
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010305                       # Number of seconds simulated
sim_ticks                                 10305428169                       # Number of ticks simulated
final_tick                               536492412933                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187604                       # Simulator instruction rate (inst/s)
host_op_rate                                   235142                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 237799                       # Simulator tick rate (ticks/s)
host_mem_usage                               67371504                       # Number of bytes of host memory used
host_seconds                                 43336.80                       # Real time elapsed on the host
sim_insts                                  8130151436                       # Number of instructions simulated
sim_ops                                   10190306144                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        82944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       292096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       319360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       100352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       156928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       319616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       156032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        83072                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1546880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       576512                       # Number of bytes written to this memory
system.physmem.bytes_written::total            576512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          648                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2282                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1226                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2497                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1219                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          649                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12085                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4504                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4504                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8048574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       422302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     28343898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       397460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     30989494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       496826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9737781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     15227703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       409881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     31014335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     15140759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       434722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      8060995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               150103419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       422302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       397460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       496826                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       409881                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       434722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3539882                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55942557                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55942557                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55942557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8048574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       422302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     28343898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       397460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     30989494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       496826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9737781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     15227703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       409881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     31014335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     15140759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       434722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      8060995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              206045975                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212119                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1841548                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202700                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       846396                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808426                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237802                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9498                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19233122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12131883                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212119                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1046228                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         565822                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        983302                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1196120                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23106298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.645483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20577712     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154974      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195154      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          310528      1.34%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130313      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168107      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195036      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           89948      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1284526      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23106298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089511                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490906                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19120104                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1107413                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516557                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1230                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        360992                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336753                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14832464                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        360992                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19139909                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          61641                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       991511                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497925                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54316                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14741208                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7699                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        37790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20582716                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68547110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68547110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3394666                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3555                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1849                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           191636                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8073                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164717                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14388903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3571                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13792084                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        14054                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1769693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3620939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23106298                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.318984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17262511     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2665290     11.53%     86.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1089092      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611555      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826777      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255668      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250167      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134409      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10829      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23106298                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94722     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13062     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12333     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11618150     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188426      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1264840      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718963      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13792084                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.558084                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             120117                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50824637                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16162253                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13430369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13912201                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10181                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       266517                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11245                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        360992                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47054                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5998                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14392478                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        11230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383859                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721466                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1850                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233663                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13550415                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243512                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241669                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962381                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915716                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718869                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548305                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13430468                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13430369                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8046100                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21619317                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.543448                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372172                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2070175                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204204                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22745306                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.541754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17528243     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2644557     11.63%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960835      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477447      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437410      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183312      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181939      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86550      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245013      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22745306                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245013                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36892746                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29146079                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1606960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.471325                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.471325                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.404641                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.404641                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60966957                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18765686                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13713239                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   4                       # Number of system calls
system.switch_cpus1.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1910255                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1562097                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       189280                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       811563                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          752675                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          196259                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8533                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     18554858                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10835729                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1910255                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       948934                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2270101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         548108                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        520128                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1142888                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       190330                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     21699874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.959123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19429773     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          122676      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          193932      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307888      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          128618      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          145276      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152556      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          100493      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1118662      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     21699874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077297                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.438458                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18385384                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       691345                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2262917                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         5730                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        354496                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       313184                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13232377                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1577                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        354496                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18412783                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         187362                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       424110                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2241601                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        79520                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13223516                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2788                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         22400                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        29439                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4646                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     18357556                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     61507973                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     61507973                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15653750                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2703806                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3358                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1843                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           239684                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1262867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       677575                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        20341                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       154109                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13204540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3366                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12493931                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        16113                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1678838                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3748991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          317                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     21699874                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575761                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268192                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16430971     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2114929      9.75%     85.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1155960      5.33%     90.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       789789      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       736799      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       211816      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       164590      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        56261      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        38759      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     21699874                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2982     12.88%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8843     38.18%     51.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11334     48.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10467096     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197035      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1514      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1155296      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       672990      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12493931                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505556                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              23159                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001854                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     46727008                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14886897                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12290982                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12517090                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37180                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       229854                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        20731                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          800                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        354496                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         125786                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11544                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13207927                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         2209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1262867                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       677575                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1843                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          8644                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       109769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108126                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       217895                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12314519                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1086246                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       179412                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1758903                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1732843                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            672657                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.498296                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12291197                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12290982                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7186168                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18769900                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.497344                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382856                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9194660                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11270243                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1937714                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3049                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       192971                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     21345378                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.527995                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.380373                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     16767675     78.55%     78.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2216845     10.39%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       864349      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       465070      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       347914      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       194245      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       120342      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       106947      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       261991      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     21345378                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9194660                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11270243                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1689857                       # Number of memory references committed
system.switch_cpus1.commit.loads              1033013                       # Number of loads committed
system.switch_cpus1.commit.membars               1522                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1617660                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10155487                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228983                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       261991                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            34291292                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           26770445                       # The number of ROB writes
system.switch_cpus1.timesIdled                 301578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3013384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9194660                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11270243                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9194660                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.687784                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.687784                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372054                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372054                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        55530916                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17041281                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12340228                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3046                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1849485                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1668178                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        98651                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       706848                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          658510                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          101864                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4349                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19600517                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11636024                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1849485                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       760374                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2299966                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         310731                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1174343                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1126531                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        99014                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23284474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.586329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.906283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20984508     90.12%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           81910      0.35%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          167914      0.72%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           70363      0.30%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          381235      1.64%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          339898      1.46%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           66098      0.28%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          137870      0.59%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1054678      4.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23284474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074838                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.470841                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19469726                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1306546                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2291514                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         7271                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        209412                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       162848                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13643889                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1443                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        209412                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19491758                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1134921                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       100659                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2278251                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        69468                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13635689                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         30543                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        24606                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1214                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     16018429                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64220589                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64220589                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     14176290                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1842116                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          804                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           170845                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3214059                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1625029                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14835                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        79624                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13606813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13072879                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7523                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1065584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2560926                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23284474                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.561442                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.356800                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18623022     79.98%     79.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1403123      6.03%     86.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1149824      4.94%     90.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       496268      2.13%     93.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       626248      2.69%     95.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       600452      2.58%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       341682      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        26880      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        16975      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23284474                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          33059     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        255030     86.31%     97.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7394      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8204023     62.76%     62.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       114361      0.87%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          782      0.01%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3132773     23.96%     87.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1620940     12.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13072879                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528982                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             295483                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022603                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     49733235                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14674342                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12960648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13368362                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        23805                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       126870                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10932                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1153                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        209412                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1092417                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        18913                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13608417                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3214059                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1625029                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          804                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         12545                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        56771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        58653                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       115424                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12981130                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3122328                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        91746                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             4743092                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1700137                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1620764                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525270                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12961082                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12960648                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7001711                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         13807738                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524441                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507086                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10520769                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12363499                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1246333                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1574                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       100595                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23075062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.535795                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.357958                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18585010     80.54%     80.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1642900      7.12%     87.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       769502      3.33%     91.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       759959      3.29%     94.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       207035      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       877451      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        65556      0.28%     99.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        48205      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       119444      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23075062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10520769                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12363499                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               4701286                       # Number of memory references committed
system.switch_cpus2.commit.loads              3087189                       # Number of loads committed
system.switch_cpus2.commit.membars                786                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1632201                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10994531                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       119712                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       119444                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36565424                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27429114                       # The number of ROB writes
system.switch_cpus2.timesIdled                 427607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1428784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10520769                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12363499                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10520769                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.348997                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.348997                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.425714                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.425714                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64170382                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       15057884                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       16239456                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1572                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2009314                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1644023                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198454                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       820950                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          788840                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          207165                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8942                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19351259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11238881                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2009314                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       996005                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2344103                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         542976                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        509502                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines          1185705                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       198424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22547119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.954318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20203016     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          108773      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          172813      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          234755      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          241248      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          204345      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          114696      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          170928      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1096545      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22547119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081305                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454771                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19154656                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       708394                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2339650                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2717                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        341701                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       330562                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13789292                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        341701                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19207030                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         135062                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       452660                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2290589                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       120074                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13783746                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         16958                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        51963                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19233150                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64120674                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     64120674                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16640284                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2592815                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3385                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1747                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           360954                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1290952                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       698581                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8126                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       241976                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13766784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13065348                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1989                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1541728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3689766                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22547119                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579469                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.266986                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16961682     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2342942     10.39%     85.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1173348      5.20%     90.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       845712      3.75%     94.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       670617      2.97%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       275819      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       174249      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90483      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        12267      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22547119                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2498     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8005     36.66%     48.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11331     51.90%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10988436     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194910      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1635      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1184145      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       696222      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13065348                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528678                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              21834                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001671                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     48701637                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15311966                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12866562                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13087182                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        25962                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       209590                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10679                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        341701                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         106725                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11693                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13770207                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1290952                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       698581                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1750                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       115008                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       226846                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12882939                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1113653                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       182408                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1809816                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1829971                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            696163                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521297                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12866683                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12866562                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7386837                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19908662                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520634                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371036                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9700626                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11937089                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1833091                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200712                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22205418                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.537576                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.376975                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17258758     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2475535     11.15%     88.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       912618      4.11%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       437077      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       397842      1.79%     96.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       213056      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       165772      0.75%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        84273      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       260487      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22205418                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9700626                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11937089                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1769254                       # Number of memory references committed
system.switch_cpus3.commit.loads              1081355                       # Number of loads committed
system.switch_cpus3.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1721508                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10755130                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       245891                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       260487                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35715033                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27882122                       # The number of ROB writes
system.switch_cpus3.timesIdled                 295415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2166139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9700626                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11937089                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9700626                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.547594                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.547594                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392527                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392527                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        57981098                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17922500                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12782556                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3296                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1946478                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1595499                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       192836                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       816457                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          759282                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          200270                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8725                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18624496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11068326                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1946478                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       959552                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2434358                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         546780                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        988987                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1148596                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       191238                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22398702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.604414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.950666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19964344     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          263675      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          304613      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          168382      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          191125      0.85%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          107366      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           73245      0.33%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          188375      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1137577      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22398702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078763                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.447870                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18470741                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1145961                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2413431                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19737                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        348830                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       316227                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2031                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13512601                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        10595                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        348830                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18501204                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         354998                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       707143                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2403795                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        82730                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13503519                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         20223                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        38779                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     18768208                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     62875458                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     62875458                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16020455                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2747753                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3612                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2043                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           224602                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1292619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       702805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        17725                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       155394                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13482806                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3618                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12746492                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18282                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1682270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3882830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22398702                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569073                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260295                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17028687     76.03%     76.03% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2160080      9.64%     85.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1161552      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       802118      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       701176      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       358451      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        88437      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        56235      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        41966      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22398702                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3193     11.51%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12099     43.63%     55.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12441     44.86%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10667857     83.69%     83.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       198993      1.56%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1561      0.01%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1180715      9.26%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       697366      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12746492                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515775                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              27733                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     47937701                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15168828                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12530816                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12774225                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        31966                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       230690                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        15656                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          781                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           24                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        348830                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         312880                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        12928                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13486452                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         3667                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1292619                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       702805                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2044                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          8999                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       111445                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       108157                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       219602                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12555099                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1107866                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       191393                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1805048                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1757047                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            697182                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.508031                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12531071                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12530816                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7447808                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19503217                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.507048                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381876                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9408901                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11543768                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1942864                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3151                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       193776                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22049872                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.523530                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.341514                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17333420     78.61%     78.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2187295      9.92%     88.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       917079      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       550025      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       381167      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       246865      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       128056      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       102809      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       203156      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22049872                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9408901                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11543768                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1749078                       # Number of memory references committed
system.switch_cpus4.commit.loads              1061929                       # Number of loads committed
system.switch_cpus4.commit.membars               1572                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1652154                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10407216                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       234904                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       203156                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35333283                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           27322111                       # The number of ROB writes
system.switch_cpus4.timesIdled                 287137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2314556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9408901                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11543768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9408901                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.626583                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.626583                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380723                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380723                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        56638134                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17391881                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12610994                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3148                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1849407                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1668048                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        98633                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       712536                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          658443                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          101929                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4329                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19603544                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11634259                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1849407                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       760372                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2299368                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         309796                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1189381                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1126675                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        99005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23301035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.585808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.905535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21001667     90.13%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           81646      0.35%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          167775      0.72%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           70699      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          380903      1.63%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          340170      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           65573      0.28%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          138075      0.59%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1054527      4.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23301035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074835                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.470770                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19472748                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1321598                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2290940                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7236                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        208508                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       162880                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13641489                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1432                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        208508                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19494784                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1149563                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       100826                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2277684                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        69665                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13633430                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         30244                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        24786                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1457                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     16015741                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     64208140                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     64208140                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     14182840                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1832857                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          804                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           170420                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3213753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1625033                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        15087                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        78528                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13605087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13073475                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7589                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1061582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2550157                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23301035                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.561068                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.356408                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18639743     80.00%     80.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1402275      6.02%     86.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1150062      4.94%     90.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       497029      2.13%     93.08% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       625929      2.69%     95.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       600535      2.58%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       341607      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        26884      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        16971      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23301035                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          32972     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        255000     86.33%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7400      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8204494     62.76%     62.76% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       114364      0.87%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          782      0.01%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3132877     23.96%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1620958     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13073475                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.529007                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             295372                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022593                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     49750946                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14668614                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12961344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13368847                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        24059                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       126098                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10667                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1151                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        208508                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1106338                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        18973                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13606691                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          139                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3213753                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1625033                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          804                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         12603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        56714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        58592                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       115306                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12981951                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3122461                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        91524                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             4743254                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1700733                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1620793                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525303                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12961795                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12961344                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7002074                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         13807602                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524469                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507117                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10524698                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12368288                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1239754                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1574                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       100572                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23092527                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.535597                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.357821                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18601390     80.55%     80.55% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1642800      7.11%     87.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       769619      3.33%     91.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       760298      3.29%     94.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       207505      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       877620      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        65504      0.28%     99.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        48116      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       119675      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23092527                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10524698                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12368288                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4702016                       # Number of memory references committed
system.switch_cpus5.commit.loads              3087650                       # Number of loads committed
system.switch_cpus5.commit.membars                786                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1632906                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10998840                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       119814                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       119675                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36580868                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           27424652                       # The number of ROB writes
system.switch_cpus5.timesIdled                 427504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1412223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10524698                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12368288                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10524698                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.348120                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.348120                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.425873                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.425873                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        64171857                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       15059481                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       16237663                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1572                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1942528                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1592300                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       192471                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       814790                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          757686                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          199847                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8707                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18587388                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11045974                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1942528                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       957533                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2429432                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         545777                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1014706                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1146338                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       190909                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22381727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.603646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.949549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19952295     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          263164      1.18%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          304008      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          168026      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          190706      0.85%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          107148      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           73129      0.33%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          187958      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1135293      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22381727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078603                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.446966                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18433884                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1171422                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2408542                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19705                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        348172                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       315562                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2029                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13485222                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        10583                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        348172                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18464281                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         363613                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       724160                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2398902                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        82597                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13476180                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         20191                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        38685                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     18730152                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     62747856                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     62747856                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15987655                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2742492                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3604                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2039                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           224304                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1289977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       701337                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        17680                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       155082                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13455365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12720453                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18228                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1679060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3875322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22381727                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.568341                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.259650                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17022765     76.06%     76.06% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2155531      9.63%     85.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1159212      5.18%     90.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       800455      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       699789      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       357722      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        88278      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        56101      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        41874      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22381727                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3183     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12078     43.64%     55.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12414     44.86%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10646131     83.69%     83.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       198590      1.56%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1557      0.01%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1178271      9.26%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       695904      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12720453                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.514722                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              27675                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     47868536                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15138169                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12505220                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12748128                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        31898                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       230255                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        15636                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          779                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           52                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        348172                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         322016                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        12895                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13459003                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         3767                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1289977                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       701337                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2040                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          8970                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       111234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       107955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       219189                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12529470                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1105602                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       190983                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1801320                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1753465                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            695718                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.506994                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12505476                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12505220                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7432553                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19463530                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506013                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381871                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9389511                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11520010                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1939171                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3143                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       193406                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22033555                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.522839                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.340756                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17326790     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2182778      9.91%     88.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       915243      4.15%     92.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       548879      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       380376      1.73%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       246375      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       127789      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       102604      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       202721      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22033555                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9389511                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11520010                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1745423                       # Number of memory references committed
system.switch_cpus6.commit.loads              1059722                       # Number of loads committed
system.switch_cpus6.commit.membars               1568                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1648766                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10385761                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       234413                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       202721                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35289950                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27266553                       # The number of ROB writes
system.switch_cpus6.timesIdled                 286565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2331531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9389511                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11520010                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9389511                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.632007                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.632007                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.379938                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.379938                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        56522275                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17356422                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12585420                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3140                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2212507                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1842233                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       202734                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       847805                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          809370                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          237853                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9549                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19252216                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12136081                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2212507                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1047223                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2530012                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         565285                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        963757                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines          1196988                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       193725                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23106694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.645611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.017280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20576682     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          154729      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          196560      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          310801      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          130145      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          168266      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          195339      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           89625      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1284547      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23106694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089527                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491076                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19138163                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1088992                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2517887                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1238                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        360412                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       336424                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14835166                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1613                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        360412                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19158167                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          62354                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       971789                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2499086                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        54882                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14742985                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          7822                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        38165                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     20589504                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     68558806                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     68558806                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17205305                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3384191                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3545                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1837                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           193626                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1382816                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       721577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8069                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       164658                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14393061                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13798824                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        13353                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1764044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3604819                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23106694                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.597179                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.319034                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17258034     74.69%     74.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2668581     11.55%     86.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1090344      4.72%     90.96% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       611923      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       827004      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       255284      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       250098      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       134646      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        10780      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23106694                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          94642     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         12909     10.77%     89.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12351     10.30%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11624389     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       188636      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1707      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1265090      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       719002      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13798824                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.558357                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             119902                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008689                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50837596                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16160755                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13438320                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13918726                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        10097                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       264359                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10634                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        360412                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          47564                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         6122                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14396627                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        11141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1382816                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       721577                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1838                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5374                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       119367                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       114275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       233642                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13557581                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1244042                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       241242                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1962924                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1916972                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            718882                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548595                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13438410                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13438320                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8053142                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         21631571                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.543770                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372287                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10010098                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12334785                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2061897                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       204244                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22746282                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.542277                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.361813                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17523099     77.04%     77.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2647809     11.64%     88.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       961671      4.23%     92.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       478497      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       437853      1.92%     96.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       183784      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       182063      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        86615      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       244891      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22746282                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10010098                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12334785                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1829400                       # Number of memory references committed
system.switch_cpus7.commit.loads              1118457                       # Number of loads committed
system.switch_cpus7.commit.membars               1720                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1787752                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11105463                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       254720                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       244891                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36897995                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29153796                       # The number of ROB writes
system.switch_cpus7.timesIdled                 294269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1606564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10010098                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12334785                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10010098                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.468833                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.468833                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.405050                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.405050                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        61001640                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18778663                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13718498                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3446                       # number of misc regfile writes
system.l20.replacements                           685                       # number of replacements
system.l20.tagsinuse                      4095.394030                       # Cycle average of tags in use
system.l20.total_refs                          252809                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4780                       # Sample count of references to valid blocks.
system.l20.avg_refs                         52.888912                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          122.394030                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    32.895561                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   313.155153                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3626.949286                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029881                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008031                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.076454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.885486                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999852                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2961                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2963                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             933                       # number of Writeback hits
system.l20.Writeback_hits::total                  933                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2977                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2979                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2977                       # number of overall hits
system.l20.overall_hits::total                   2979                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          648                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  685                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          648                       # number of demand (read+write) misses
system.l20.demand_misses::total                   685                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          648                       # number of overall misses
system.l20.overall_misses::total                  685                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    303245164                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      353919270                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    303245164                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       353919270                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    303245164                       # number of overall miss cycles
system.l20.overall_miss_latency::total      353919270                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3609                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3648                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          933                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              933                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3625                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3664                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3625                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3664                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.179551                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.187774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.178759                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.186954                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.178759                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.186954                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 467970.932099                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 516670.467153                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 467970.932099                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 516670.467153                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 467970.932099                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 516670.467153                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 398                       # number of writebacks
system.l20.writebacks::total                      398                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          648                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             685                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          648                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              685                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          648                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             685                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    256700461                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    304717720                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    256700461                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    304717720                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    256700461                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    304717720                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179551                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.187774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.186954                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.186954                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 396142.686728                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 444843.386861                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 396142.686728                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 444843.386861                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 396142.686728                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 444843.386861                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2317                       # number of replacements
system.l21.tagsinuse                      4095.612328                       # Cycle average of tags in use
system.l21.total_refs                          324676                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6413                       # Sample count of references to valid blocks.
system.l21.avg_refs                         50.627787                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.392251                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    25.026736                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   876.718008                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3156.475333                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009129                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006110                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.214042                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.770624                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999905                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4383                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4384                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1397                       # number of Writeback hits
system.l21.Writeback_hits::total                 1397                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           12                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4395                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4396                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4395                       # number of overall hits
system.l21.overall_hits::total                   4396                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2282                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2316                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2282                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2316                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2282                       # number of overall misses
system.l21.overall_misses::total                 2316                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35909639                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1165166855                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1201076494                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35909639                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1165166855                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1201076494                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35909639                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1165166855                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1201076494                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6665                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6700                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1397                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1397                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           12                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6677                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6712                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6677                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6712                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342386                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.345672                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.341770                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.345054                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.341770                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.345054                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1056165.852941                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 510590.208151                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 518599.522453                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1056165.852941                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 510590.208151                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 518599.522453                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1056165.852941                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 510590.208151                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 518599.522453                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 496                       # number of writebacks
system.l21.writebacks::total                      496                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2282                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2316                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2282                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2316                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2282                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2316                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     33455183                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1000400114                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1033855297                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     33455183                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1000400114                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1033855297                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     33455183                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1000400114                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1033855297                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342386                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.345672                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.341770                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.345054                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.341770                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.345054                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 983975.970588                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 438387.429448                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 446396.933074                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 983975.970588                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 438387.429448                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 446396.933074                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 983975.970588                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 438387.429448                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 446396.933074                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2527                       # number of replacements
system.l22.tagsinuse                      4095.907800                       # Cycle average of tags in use
system.l22.total_refs                          324539                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6623                       # Sample count of references to valid blocks.
system.l22.avg_refs                         49.001812                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           12.539033                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    22.293465                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1187.274781                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          2873.800521                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.003061                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005443                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.289862                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.701611                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         5013                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   5014                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2144                       # number of Writeback hits
system.l22.Writeback_hits::total                 2144                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         5019                       # number of demand (read+write) hits
system.l22.demand_hits::total                    5020                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         5019                       # number of overall hits
system.l22.overall_hits::total                   5020                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2495                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2527                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2495                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2527                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2495                       # number of overall misses
system.l22.overall_misses::total                 2527                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     30613191                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1267317253                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1297930444                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     30613191                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1267317253                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1297930444                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     30613191                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1267317253                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1297930444                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           33                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7508                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7541                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2144                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2144                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           33                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7514                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7547                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           33                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7514                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7547                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.332312                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.335101                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.332047                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.334835                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.332047                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.334835                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 956662.218750                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 507942.786774                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 513625.027305                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 956662.218750                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 507942.786774                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 513625.027305                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 956662.218750                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 507942.786774                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 513625.027305                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 582                       # number of writebacks
system.l22.writebacks::total                      582                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           32                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2495                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2527                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           32                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2495                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2527                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           32                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2495                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2527                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     28315591                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1088176253                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1116491844                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     28315591                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1088176253                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1116491844                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     28315591                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1088176253                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1116491844                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.332312                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.335101                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.332047                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.334835                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.332047                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.334835                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 884862.218750                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 436142.786774                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 441825.027305                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 884862.218750                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 436142.786774                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 441825.027305                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 884862.218750                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 436142.786774                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 441825.027305                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           824                       # number of replacements
system.l23.tagsinuse                      4095.371345                       # Cycle average of tags in use
system.l23.total_refs                          265091                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4917                       # Sample count of references to valid blocks.
system.l23.avg_refs                         53.913158                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.339502                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    34.802878                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   392.252078                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3589.976887                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019126                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.008497                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.095765                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.876459                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3080                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3082                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             957                       # number of Writeback hits
system.l23.Writeback_hits::total                  957                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3098                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3100                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3098                       # number of overall hits
system.l23.overall_hits::total                   3100                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          784                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  824                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          784                       # number of demand (read+write) misses
system.l23.demand_misses::total                   824                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          784                       # number of overall misses
system.l23.overall_misses::total                  824                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     39731764                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    360207667                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      399939431                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     39731764                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    360207667                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       399939431                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     39731764                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    360207667                       # number of overall miss cycles
system.l23.overall_miss_latency::total      399939431                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3864                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3906                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          957                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              957                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3882                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3924                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3882                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3924                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.202899                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.210958                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.201958                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.209990                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.201958                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.209990                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 993294.100000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 459448.554847                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 485363.387136                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 993294.100000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 459448.554847                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 485363.387136                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 993294.100000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 459448.554847                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 485363.387136                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 447                       # number of writebacks
system.l23.writebacks::total                      447                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          784                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             824                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          784                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              824                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          784                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             824                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     36858071                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    303867882                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    340725953                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     36858071                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    303867882                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    340725953                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     36858071                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    303867882                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    340725953                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.202899                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.210958                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.201958                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.209990                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.201958                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.209990                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 921451.775000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 387586.584184                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 413502.370146                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 921451.775000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 387586.584184                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 413502.370146                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 921451.775000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 387586.584184                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 413502.370146                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1263                       # number of replacements
system.l24.tagsinuse                      4095.464897                       # Cycle average of tags in use
system.l24.total_refs                          345877                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5359                       # Sample count of references to valid blocks.
system.l24.avg_refs                         64.541332                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          149.343436                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    30.559665                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   561.809015                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3353.752782                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.036461                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007461                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.137160                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.818787                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3902                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3903                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2230                       # number of Writeback hits
system.l24.Writeback_hits::total                 2230                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3917                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3918                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3917                       # number of overall hits
system.l24.overall_hits::total                   3918                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1224                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1261                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1226                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1263                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1226                       # number of overall misses
system.l24.overall_misses::total                 1263                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     28865080                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    616612778                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      645477858                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      1165579                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      1165579                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     28865080                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    617778357                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       646643437                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     28865080                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    617778357                       # number of overall miss cycles
system.l24.overall_miss_latency::total      646643437                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5126                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5164                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2230                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2230                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5143                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5181                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5143                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5181                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.238783                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.244191                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.117647                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.238382                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.243775                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.238382                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.243775                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 780137.297297                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 503768.609477                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 511877.762094                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 582789.500000                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 582789.500000                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 780137.297297                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 503897.517945                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 511990.053048                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 780137.297297                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 503897.517945                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 511990.053048                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 802                       # number of writebacks
system.l24.writebacks::total                      802                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1224                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1261                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1226                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1263                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1226                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1263                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     26206715                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    528688950                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    554895665                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      1021979                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      1021979                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     26206715                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    529710929                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    555917644                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     26206715                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    529710929                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    555917644                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.238783                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.244191                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.238382                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.243775                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.238382                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.243775                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 708289.594595                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 431935.416667                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 440044.143537                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 510989.500000                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 510989.500000                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 708289.594595                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 432064.379282                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 440156.487728                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 708289.594595                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 432064.379282                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 440156.487728                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2530                       # number of replacements
system.l25.tagsinuse                      4095.908285                       # Cycle average of tags in use
system.l25.total_refs                          324545                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6626                       # Sample count of references to valid blocks.
system.l25.avg_refs                         48.980531                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           12.629540                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    22.331744                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  1190.625844                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          2870.321158                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.003083                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005452                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.290680                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.700762                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         5018                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   5019                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            2145                       # number of Writeback hits
system.l25.Writeback_hits::total                 2145                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         5024                       # number of demand (read+write) hits
system.l25.demand_hits::total                    5025                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         5024                       # number of overall hits
system.l25.overall_hits::total                   5025                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           33                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2497                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2530                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           33                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2497                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2530                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           33                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2497                       # number of overall misses
system.l25.overall_misses::total                 2530                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     32112544                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1271837422                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1303949966                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     32112544                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1271837422                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1303949966                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     32112544                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1271837422                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1303949966                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           34                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         7515                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               7549                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         2145                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             2145                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           34                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         7521                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                7555                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           34                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         7521                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               7555                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.332269                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.335144                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.332004                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.334878                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.332004                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.334878                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 973107.393939                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 509346.184221                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 515395.243478                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 973107.393939                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 509346.184221                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 515395.243478                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 973107.393939                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 509346.184221                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 515395.243478                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 583                       # number of writebacks
system.l25.writebacks::total                      583                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           33                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2497                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2530                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           33                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2497                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2530                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           33                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2497                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2530                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     29742233                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1092528305                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1122270538                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     29742233                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1092528305                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1122270538                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     29742233                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1092528305                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1122270538                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.332269                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.335144                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.332004                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.334878                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.332004                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.334878                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 901279.787879                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 437536.365639                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 443585.192885                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 901279.787879                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 437536.365639                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 443585.192885                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 901279.787879                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 437536.365639                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 443585.192885                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1256                       # number of replacements
system.l26.tagsinuse                      4095.464836                       # Cycle average of tags in use
system.l26.total_refs                          345866                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5352                       # Sample count of references to valid blocks.
system.l26.avg_refs                         64.623692                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          149.397744                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    30.537149                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   559.739861                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3355.790082                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.036474                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007455                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.136655                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.819285                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3895                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3896                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2226                       # number of Writeback hits
system.l26.Writeback_hits::total                 2226                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3910                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3911                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3910                       # number of overall hits
system.l26.overall_hits::total                   3911                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1217                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1254                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1219                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1256                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1219                       # number of overall misses
system.l26.overall_misses::total                 1256                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     31770836                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    642069943                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      673840779                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       829926                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       829926                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     31770836                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    642899869                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       674670705                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     31770836                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    642899869                       # number of overall miss cycles
system.l26.overall_miss_latency::total      674670705                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5112                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5150                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2226                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2226                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           17                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5129                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5167                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5129                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5167                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.238067                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.243495                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.117647                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.237668                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.243081                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.237668                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.243081                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 858671.243243                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 527584.176664                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 537353.093301                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       414963                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       414963                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 858671.243243                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 527399.400328                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 537158.204618                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 858671.243243                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 527399.400328                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 537158.204618                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 797                       # number of writebacks
system.l26.writebacks::total                      797                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1217                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1254                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            2                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1219                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1256                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1219                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1256                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     29112338                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    554611806                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    583724144                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       686326                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       686326                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     29112338                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    555298132                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    584410470                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     29112338                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    555298132                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    584410470                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.238067                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.243495                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.237668                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.243081                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.237668                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.243081                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 786819.945946                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 455720.465078                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 465489.748006                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       343163                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       343163                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 786819.945946                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 455535.793273                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 465294.960191                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 786819.945946                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 455535.793273                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 465294.960191                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           684                       # number of replacements
system.l27.tagsinuse                      4095.481792                       # Cycle average of tags in use
system.l27.total_refs                          252835                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4779                       # Sample count of references to valid blocks.
system.l27.avg_refs                         52.905420                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          122.481792                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    32.076745                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   313.265810                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3627.657445                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029903                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007831                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.076481                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.885659                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         2981                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   2983                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             939                       # number of Writeback hits
system.l27.Writeback_hits::total                  939                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           14                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         2995                       # number of demand (read+write) hits
system.l27.demand_hits::total                    2997                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         2995                       # number of overall hits
system.l27.overall_hits::total                   2997                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          649                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  684                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          649                       # number of demand (read+write) misses
system.l27.demand_misses::total                   684                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          649                       # number of overall misses
system.l27.overall_misses::total                  684                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     48369861                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    291993677                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      340363538                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     48369861                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    291993677                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       340363538                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     48369861                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    291993677                       # number of overall miss cycles
system.l27.overall_miss_latency::total      340363538                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         3630                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               3667                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          939                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              939                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           14                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         3644                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                3681                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         3644                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               3681                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.178788                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.186528                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.178101                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.185819                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.178101                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.185819                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1381996.028571                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 449913.215716                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 497607.511696                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1381996.028571                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 449913.215716                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 497607.511696                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1381996.028571                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 449913.215716                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 497607.511696                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 399                       # number of writebacks
system.l27.writebacks::total                      399                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          649                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             684                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          649                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              684                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          649                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             684                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     45856861                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    245363001                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    291219862                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     45856861                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    245363001                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    291219862                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     45856861                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    245363001                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    291219862                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.178788                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.186528                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.178101                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.185819                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.178101                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.185819                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1310196.028571                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 378063.175655                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 425760.032164                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1310196.028571                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 378063.175655                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 425760.032164                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1310196.028571                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 378063.175655                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 425760.032164                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               489.839506                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204161                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2026729.070850                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.839506                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055833                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.784999                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196061                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196061                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196061                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196061                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3625                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429213                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3881                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38245.094821                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.293479                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.706521                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860521                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139479                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952613                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952613                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706666                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659279                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659279                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659279                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659279                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9223                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9298                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9298                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9298                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9298                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1290975934                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1290975934                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1297100348                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1297100348                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1297100348                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1297100348                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139973.537244                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139973.537244                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139503.156378                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139503.156378                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139503.156378                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139503.156378                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu0.dcache.writebacks::total              933                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5673                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5673                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3625                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3625                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    501829708                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    501829708                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    502968503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    502968503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    502968503                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    502968503                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 139049.517318                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 139049.517318                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 138749.931862                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 138749.931862                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 138749.931862                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 138749.931862                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.200637                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1003810516                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1912020.030476                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    28.200637                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.045193                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830450                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1142835                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1142835                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1142835                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1142835                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1142835                       # number of overall hits
system.cpu1.icache.overall_hits::total        1142835                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     45174786                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     45174786                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     45174786                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     45174786                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     45174786                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     45174786                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1142888                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1142888                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1142888                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1142888                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1142888                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1142888                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 852354.452830                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 852354.452830                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 852354.452830                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 852354.452830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 852354.452830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 852354.452830                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     36275597                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     36275597                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     36275597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     36275597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     36275597                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     36275597                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1036445.628571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1036445.628571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1036445.628571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1036445.628571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1036445.628571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1036445.628571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6677                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166833094                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6933                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24063.622386                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.884573                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.115427                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886268                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113732                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       790662                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         790662                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       653703                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        653703                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1798                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1798                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1523                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1523                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1444365                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1444365                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1444365                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1444365                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17270                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17270                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           68                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17338                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17338                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17338                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17338                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4014150091                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4014150091                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5447248                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5447248                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4019597339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4019597339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4019597339                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4019597339                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       807932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       807932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       653771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       653771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1461703                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1461703                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1461703                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1461703                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021376                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021376                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000104                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011862                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011862                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011862                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011862                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 232434.863405                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 232434.863405                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 80106.588235                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80106.588235                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 231837.428712                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 231837.428712                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 231837.428712                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 231837.428712                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1397                       # number of writebacks
system.cpu1.dcache.writebacks::total             1397                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10605                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10605                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           56                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           56                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10661                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10661                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6665                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6665                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6677                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6677                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6677                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6677                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1472331378                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1472331378                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       773400                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       773400                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1473104778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1473104778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1473104778                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1473104778                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008249                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008249                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004568                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004568                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004568                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004568                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 220904.932933                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 220904.932933                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64450                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64450                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 220623.749888                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 220623.749888                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 220623.749888                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 220623.749888                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               565.863270                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1028841803                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   576                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1786183.685764                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    23.492850                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   542.370421                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.037649                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.869183                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.906832                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1126482                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1126482                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1126482                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1126482                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1126482                       # number of overall hits
system.cpu2.icache.overall_hits::total        1126482                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     40797317                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     40797317                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     40797317                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     40797317                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     40797317                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     40797317                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1126531                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1126531                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1126531                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1126531                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1126531                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1126531                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 832598.306122                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 832598.306122                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 832598.306122                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 832598.306122                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 832598.306122                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 832598.306122                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     30945581                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30945581                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     30945581                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30945581                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     30945581                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30945581                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 937744.878788                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 937744.878788                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 937744.878788                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 937744.878788                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 937744.878788                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 937744.878788                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7514                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               405295494                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7770                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              52161.582239                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.053404                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.946596                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.433802                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.566198                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2946245                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2946245                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1612484                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1612484                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          789                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          789                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          786                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          786                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4558729                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4558729                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4558729                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4558729                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        26883                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        26883                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           20                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        26903                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         26903                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        26903                       # number of overall misses
system.cpu2.dcache.overall_misses::total        26903                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6328700928                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6328700928                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1683504                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1683504                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6330384432                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6330384432                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6330384432                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6330384432                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2973128                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2973128                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1612504                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1612504                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4585632                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4585632                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4585632                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4585632                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009042                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009042                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005867                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005867                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005867                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005867                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 235416.468698                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 235416.468698                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84175.200000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84175.200000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 235304.034197                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 235304.034197                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 235304.034197                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 235304.034197                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2144                       # number of writebacks
system.cpu2.dcache.writebacks::total             2144                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        19375                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        19375                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        19389                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        19389                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        19389                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        19389                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7508                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7508                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7514                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7514                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7514                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7514                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1632008322                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1632008322                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       407075                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       407075                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1632415397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1632415397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1632415397                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1632415397                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001639                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001639                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001639                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001639                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 217369.249068                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 217369.249068                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 67845.833333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67845.833333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 217249.853207                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 217249.853207                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 217249.853207                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 217249.853207                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.984721                       # Cycle average of tags in use
system.cpu3.icache.total_refs               998098119                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1930557.290135                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.984721                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.057668                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.818886                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1185648                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1185648                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1185648                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1185648                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1185648                       # number of overall hits
system.cpu3.icache.overall_hits::total        1185648                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     45463110                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     45463110                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     45463110                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     45463110                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     45463110                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     45463110                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1185704                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1185704                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1185704                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1185704                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1185704                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1185704                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 811841.250000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 811841.250000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 811841.250000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 811841.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 811841.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 811841.250000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       127200                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       127200                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     40203655                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     40203655                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     40203655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     40203655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     40203655                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     40203655                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 957229.880952                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 957229.880952                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 957229.880952                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 957229.880952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 957229.880952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 957229.880952                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3882                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               152129125                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4138                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36763.925810                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.009944                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.990056                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871133                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128867                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       815535                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         815535                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       684621                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        684621                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1723                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1723                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1648                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1648                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1500156                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1500156                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1500156                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1500156                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12478                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12478                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          104                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12582                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12582                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12582                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12582                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2271482069                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2271482069                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8621928                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8621928                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2280103997                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2280103997                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2280103997                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2280103997                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       828013                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       828013                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       684725                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       684725                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1512738                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1512738                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1512738                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1512738                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015070                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015070                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000152                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008317                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008317                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008317                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008317                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 182038.954079                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 182038.954079                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82903.153846                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82903.153846                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 181219.519711                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 181219.519711                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 181219.519711                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 181219.519711                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          957                       # number of writebacks
system.cpu3.dcache.writebacks::total              957                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8614                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8614                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           86                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8700                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8700                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8700                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8700                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3864                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3864                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3882                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3882                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3882                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3882                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    567242655                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    567242655                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1187373                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1187373                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    568430028                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    568430028                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    568430028                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    568430028                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004667                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004667                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002566                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002566                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146801.929348                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 146801.929348                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65965.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65965.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 146427.106646                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 146427.106646                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 146427.106646                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 146427.106646                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               513.173014                       # Cycle average of tags in use
system.cpu4.icache.total_refs               999368291                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1921862.098077                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    31.479183                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   481.693831                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.050447                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.771945                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.822393                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1148546                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1148546                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1148546                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1148546                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1148546                       # number of overall hits
system.cpu4.icache.overall_hits::total        1148546                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           50                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           50                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           50                       # number of overall misses
system.cpu4.icache.overall_misses::total           50                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     33304049                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33304049                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     33304049                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33304049                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     33304049                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33304049                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1148596                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1148596                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1148596                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1148596                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1148596                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1148596                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 666080.980000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 666080.980000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 666080.980000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 666080.980000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 666080.980000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 666080.980000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29237906                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29237906                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29237906                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29237906                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29237906                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29237906                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 769418.578947                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 769418.578947                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 769418.578947                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 769418.578947                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 769418.578947                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 769418.578947                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5143                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158002562                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5399                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              29265.153177                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   223.641765                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    32.358235                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.873601                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.126399                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       809612                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         809612                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       683282                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        683282                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1716                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1574                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1574                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1492894                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1492894                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1492894                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1492894                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        17686                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        17686                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          502                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18188                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18188                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18188                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18188                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4096386543                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4096386543                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    204747202                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    204747202                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4301133745                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4301133745                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4301133745                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4301133745                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       827298                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       827298                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       683784                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       683784                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1511082                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1511082                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1511082                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1511082                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021378                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021378                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000734                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000734                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012036                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012036                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012036                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012036                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 231617.468223                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 231617.468223                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 407862.952191                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 407862.952191                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 236481.952111                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 236481.952111                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 236481.952111                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 236481.952111                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       765598                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 153119.600000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2230                       # number of writebacks
system.cpu4.dcache.writebacks::total             2230                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        12560                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        12560                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          485                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          485                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13045                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13045                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13045                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13045                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5126                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5126                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5143                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5143                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5143                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5143                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    882994539                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    882994539                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      2156603                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      2156603                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    885151142                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    885151142                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    885151142                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    885151142                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006196                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006196                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003404                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003404                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003404                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003404                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 172258.006048                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 172258.006048                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data       126859                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total       126859                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 172107.941279                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 172107.941279                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 172107.941279                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 172107.941279                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               566.106528                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1028841940                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   577                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1783088.284229                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    23.737431                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.369098                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.038041                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.869181                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.907222                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1126619                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1126619                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1126619                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1126619                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1126619                       # number of overall hits
system.cpu5.icache.overall_hits::total        1126619                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           56                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           56                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           56                       # number of overall misses
system.cpu5.icache.overall_misses::total           56                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     45102384                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     45102384                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     45102384                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     45102384                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     45102384                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     45102384                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1126675                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1126675                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1126675                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1126675                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1126675                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1126675                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000050                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000050                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000050                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 805399.714286                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 805399.714286                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 805399.714286                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 805399.714286                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 805399.714286                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 805399.714286                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           22                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           22                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           22                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     32481957                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     32481957                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     32481957                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     32481957                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     32481957                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     32481957                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 955351.676471                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 955351.676471                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7521                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               405295435                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7777                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              52114.624534                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.052053                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.947947                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.433797                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.566203                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      2945918                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2945918                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1612753                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1612753                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          788                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          788                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          786                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          786                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4558671                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4558671                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4558671                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4558671                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        27011                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        27011                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           20                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        27031                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         27031                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        27031                       # number of overall misses
system.cpu5.dcache.overall_misses::total        27031                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   6371681186                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   6371681186                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1608012                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1608012                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   6373289198                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   6373289198                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   6373289198                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   6373289198                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      2972929                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2972929                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1612773                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1612773                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4585702                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4585702                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4585702                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4585702                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009086                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009086                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005895                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005895                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005895                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005895                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 235892.087890                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 235892.087890                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80400.600000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80400.600000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 235777.041101                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 235777.041101                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 235777.041101                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 235777.041101                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2145                       # number of writebacks
system.cpu5.dcache.writebacks::total             2145                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        19496                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        19496                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        19510                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        19510                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        19510                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        19510                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7515                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7515                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7521                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7521                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7521                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7521                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1636920115                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1636920115                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       396461                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       396461                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1637316576                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1637316576                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1637316576                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1637316576                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001640                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001640                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001640                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001640                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 217820.374584                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 217820.374584                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66076.833333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66076.833333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 217699.318708                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 217699.318708                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 217699.318708                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 217699.318708                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               513.152365                       # Cycle average of tags in use
system.cpu6.icache.total_refs               999366030                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1921857.750000                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.456316                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   481.696048                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050411                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.771949                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.822360                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1146285                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1146285                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1146285                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1146285                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1146285                       # number of overall hits
system.cpu6.icache.overall_hits::total        1146285                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     38985875                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     38985875                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     38985875                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     38985875                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     38985875                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     38985875                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1146338                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1146338                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1146338                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1146338                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1146338                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1146338                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 735582.547170                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 735582.547170                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 735582.547170                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 735582.547170                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 735582.547170                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 735582.547170                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32165232                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32165232                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32165232                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32165232                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32165232                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32165232                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 846453.473684                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 846453.473684                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 846453.473684                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 846453.473684                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 846453.473684                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 846453.473684                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5129                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               157999443                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5385                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              29340.657939                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   223.602001                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    32.397999                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.873445                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.126555                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       807922                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         807922                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       681861                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        681861                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1712                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1712                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1570                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1570                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1489783                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1489783                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1489783                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1489783                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        17648                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        17648                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          481                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          481                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18129                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18129                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18129                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18129                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4201179531                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4201179531                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    228966463                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    228966463                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4430145994                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4430145994                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4430145994                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4430145994                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       825570                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       825570                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       682342                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       682342                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1507912                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1507912                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1507912                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1507912                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021377                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021377                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000705                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000705                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012023                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012023                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012023                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012023                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 238054.143869                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 238054.143869                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 476021.752599                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 476021.752599                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 244367.918473                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 244367.918473                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 244367.918473                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 244367.918473                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       594660                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets       148665                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2226                       # number of writebacks
system.cpu6.dcache.writebacks::total             2226                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12536                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12536                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          464                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          464                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13000                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13000                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13000                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13000                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5112                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5112                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5129                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5129                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5129                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5129                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    907894023                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    907894023                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1818595                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1818595                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    909712618                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    909712618                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    909712618                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    909712618                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006192                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006192                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003401                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003401                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003401                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003401                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 177600.552230                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 177600.552230                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 106976.176471                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 106976.176471                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 177366.468707                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 177366.468707                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 177366.468707                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 177366.468707                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               489.020774                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1001205035                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2034969.583333                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    34.020774                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.054520                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.783687                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1196935                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1196935                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1196935                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1196935                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1196935                       # number of overall hits
system.cpu7.icache.overall_hits::total        1196935                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     74088178                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     74088178                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     74088178                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     74088178                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     74088178                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     74088178                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1196988                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1196988                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1196988                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1196988                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1196988                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1196988                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1397890.150943                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1397890.150943                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1397890.150943                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1397890.150943                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1397890.150943                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1397890.150943                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       209176                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       209176                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           16                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           16                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     48790049                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     48790049                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     48790049                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     48790049                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     48790049                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     48790049                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1318649.972973                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1318649.972973                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1318649.972973                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1318649.972973                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1318649.972973                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1318649.972973                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3644                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148430238                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  3900                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              38059.035385                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   220.306418                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    35.693582                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.860572                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.139428                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       952907                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         952907                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       707407                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        707407                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1806                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1723                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1723                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1660314                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1660314                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1660314                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1660314                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         9284                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         9284                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           52                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         9336                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          9336                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         9336                       # number of overall misses
system.cpu7.dcache.overall_misses::total         9336                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1271842664                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1271842664                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      4315713                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      4315713                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1276158377                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1276158377                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1276158377                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1276158377                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       962191                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       962191                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       707459                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       707459                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1669650                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1669650                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1669650                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1669650                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009649                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009649                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000074                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000074                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005592                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005592                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005592                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005592                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 136992.962516                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 136992.962516                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82994.480769                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82994.480769                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 136692.199764                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 136692.199764                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 136692.199764                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 136692.199764                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          939                       # number of writebacks
system.cpu7.dcache.writebacks::total              939                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         5654                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5654                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           38                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         5692                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         5692                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         5692                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         5692                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3630                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3630                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3644                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3644                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3644                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3644                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    491864357                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    491864357                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       935726                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       935726                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    492800083                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    492800083                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    492800083                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    492800083                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002182                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002182                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002182                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002182                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 135499.822865                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 135499.822865                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66837.571429                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66837.571429                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 135236.027168                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 135236.027168                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 135236.027168                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 135236.027168                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
