// Seed: 3346914595
module module_0;
  always @(posedge id_1) $display(id_1, 1);
  assign id_1 = 1'b0;
  wire id_2;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input tri1 id_0
    , id_9,
    input tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    output logic id_4,
    output tri id_5,
    output tri id_6,
    input tri1 id_7
);
  module_0 modCall_1 ();
  assign id_4 = 1;
  assign id_5 = 1;
  always @(1 or negedge (1)) begin : LABEL_0
    id_4 = new;
  end
  wire id_10;
endmodule
