# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
# Date created = 16:37:31  May 13, 2012
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		sdram_ov7670_vga_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE15F17C8
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:28:10  MARCH 19, 2012"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.0 Standard Edition"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name MISC_FILE "D:/fpga_project/de2_project/camera_design/sdram_ov7670_vga/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name ENABLE_CLOCK_LATENCY ON
set_global_assignment -name MISC_FILE "D:/fpga_project/vip_deveop_design/sdram_ov7670_vga/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVCMOS"
set_global_assignment -name PARTITION_NETLIST_TYPE POST_FIT -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name FMAX_REQUIREMENT "26 MHz" -section_id cmos_pclk
set_instance_assignment -name CLOCK_SETTINGS cmos_pclk -to cmos_pclk
set_global_assignment -name MISC_FILE "D:/fpga_project/VIP_design/sdram_ov7670_vga/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name NUMBER_OF_PATHS_TO_REPORT 200
set_global_assignment -name MISC_FILE "D:/fpga_project/VIP_design/sdram_ov7670_vga_v1/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name MISC_FILE "D:/fpga_project/VIP_design/sdram_ov7670_rgb/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name MISC_FILE "D:/Altera_Project/VIP_design/sdram_ov7670_rgb/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name MISC_FILE "C:/Documents and Settings/Administrator/桌面/VIP_Board_Information_Rev1.3/vip_example/06_sdram_ov7670_rgb_640480/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name STRATIX_CONFIGURATION_DEVICE EPCS16
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name MISC_FILE "F:/图像处理电路板/图像开发板程序/vip_example/06_sdram_ov7670_rgb_640480/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name MISC_FILE "C:/06_sdram_ov7670_rgb_640480/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name PROJECT_SHOW_ENTITY_NAME ON
set_global_assignment -name PROJECT_USE_SIMPLIFIED_NAMES OFF
set_global_assignment -name ENABLE_REDUCED_MEMORY_MODE OFF
set_global_assignment -name VER_COMPATIBLE_DB_DIR export_db
set_global_assignment -name AUTO_EXPORT_VER_COMPATIBLE_DB OFF
set_global_assignment -name SMART_RECOMPILE OFF
set_global_assignment -name FLOW_DISABLE_ASSEMBLER OFF
set_global_assignment -name FLOW_ENABLE_HC_COMPARE OFF
set_global_assignment -name HC_OUTPUT_DIR hc_output
set_global_assignment -name SAVE_MIGRATION_INFO_DURING_COMPILATION OFF
set_global_assignment -name FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS OFF
set_global_assignment -name RUN_FULL_COMPILE_ON_DEVICE_CHANGE ON
set_global_assignment -name FLOW_ENABLE_RTL_VIEWER OFF
set_global_assignment -name READ_OR_WRITE_IN_BYTE_ADDRESS "USE GLOBAL SETTINGS"
set_global_assignment -name FLOW_HARDCOPY_DESIGN_READINESS_CHECK ON
set_global_assignment -name FLOW_ENABLE_PARALLEL_MODULES ON
set_global_assignment -name ENABLE_COMPACT_REPORT_TABLE OFF
set_global_assignment -name DEFAULT_HOLD_MULTICYCLE "SAME AS MULTICYCLE"
set_global_assignment -name CUT_OFF_PATHS_BETWEEN_CLOCK_DOMAINS ON
set_global_assignment -name CUT_OFF_READ_DURING_WRITE_PATHS ON
set_global_assignment -name CUT_OFF_CLEAR_AND_PRESET_PATHS ON
set_global_assignment -name CUT_OFF_IO_PIN_FEEDBACK ON
set_global_assignment -name DO_COMBINED_ANALYSIS OFF
set_global_assignment -name IGNORE_CLOCK_SETTINGS OFF
set_global_assignment -name ANALYZE_LATCHES_AS_SYNCHRONOUS_ELEMENTS ON
set_global_assignment -name DO_MINMAX_ANALYSIS_USING_RISEFALL_DELAYS OFF
set_global_assignment -name ENABLE_RECOVERY_REMOVAL_ANALYSIS OFF
set_global_assignment -name NUMBER_OF_SOURCES_PER_DESTINATION_TO_REPORT 10
set_global_assignment -name NUMBER_OF_DESTINATION_TO_REPORT 10
set_global_assignment -name DO_MIN_ANALYSIS OFF
set_global_assignment -name DO_MIN_TIMING OFF
set_global_assignment -name REPORT_IO_PATHS_SEPARATELY OFF
set_global_assignment -name CLOCK_ANALYSIS_ONLY OFF
set_global_assignment -name FLOW_ENABLE_TIMING_CONSTRAINT_CHECK OFF
set_global_assignment -name TIMEQUEST_REPORT_NUM_WORST_CASE_TIMING_PATHS 100
set_global_assignment -name MUX_RESTRUCTURE AUTO
set_global_assignment -name ENABLE_IP_DEBUG OFF
set_global_assignment -name SAVE_DISK_SPACE ON
set_global_assignment -name DISABLE_OCP_HW_EVAL OFF
set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "<None>"
set_global_assignment -name VERILOG_INPUT_VERSION VERILOG_2001
set_global_assignment -name VHDL_INPUT_VERSION VHDL_1993
set_global_assignment -name COMPILATION_LEVEL FULL
set_global_assignment -name TRUE_WYSIWYG_FLOW OFF
set_global_assignment -name SMART_COMPILE_IGNORES_TDC_FOR_STRATIX_PLL_CHANGES OFF
set_global_assignment -name STATE_MACHINE_PROCESSING AUTO
set_global_assignment -name SAFE_STATE_MACHINE OFF
set_global_assignment -name EXTRACT_VERILOG_STATE_MACHINES ON
set_global_assignment -name EXTRACT_VHDL_STATE_MACHINES ON
set_global_assignment -name IGNORE_VERILOG_INITIAL_CONSTRUCTS OFF
set_global_assignment -name VERILOG_CONSTANT_LOOP_LIMIT 5000
set_global_assignment -name VERILOG_NON_CONSTANT_LOOP_LIMIT 250
set_global_assignment -name ADD_PASS_THROUGH_LOGIC_TO_INFERRED_RAMS ON
set_global_assignment -name PARALLEL_SYNTHESIS ON
set_global_assignment -name DSP_BLOCK_BALANCING AUTO
set_global_assignment -name NOT_GATE_PUSH_BACK ON
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE ON
set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS OFF
set_global_assignment -name REMOVE_DUPLICATE_REGISTERS ON
set_global_assignment -name IGNORE_CARRY_BUFFERS OFF
set_global_assignment -name IGNORE_CASCADE_BUFFERS OFF
set_global_assignment -name IGNORE_GLOBAL_BUFFERS OFF
set_global_assignment -name IGNORE_ROW_GLOBAL_BUFFERS OFF
set_global_assignment -name IGNORE_LCELL_BUFFERS OFF
set_global_assignment -name MAX7000_IGNORE_LCELL_BUFFERS AUTO
set_global_assignment -name IGNORE_SOFT_BUFFERS ON
set_global_assignment -name MAX7000_IGNORE_SOFT_BUFFERS OFF
set_global_assignment -name LIMIT_AHDL_INTEGERS_TO_32_BITS OFF
set_global_assignment -name AUTO_GLOBAL_CLOCK_MAX ON
set_global_assignment -name AUTO_GLOBAL_OE_MAX ON
set_global_assignment -name MAX_AUTO_GLOBAL_REGISTER_CONTROLS ON
set_global_assignment -name AUTO_IMPLEMENT_IN_ROM OFF
set_global_assignment -name STRATIX_TECHNOLOGY_MAPPER LUT
set_global_assignment -name MAX7000_TECHNOLOGY_MAPPER "PRODUCT TERM"
set_global_assignment -name APEX20K_TECHNOLOGY_MAPPER LUT
set_global_assignment -name MERCURY_TECHNOLOGY_MAPPER LUT
set_global_assignment -name FLEX6K_TECHNOLOGY_MAPPER LUT
set_global_assignment -name FLEX10K_TECHNOLOGY_MAPPER LUT
set_global_assignment -name OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name STRATIXII_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name CYCLONE_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name STRATIX_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name MAXII_OPTIMIZATION_TECHNIQUE BALANCED

set_global_assignment -name TOP_LEVEL_ENTITY sdram_ov7670_vga
set_global_assignment -name MISC_FILE "F:/图像处理电路板/图像开发板程序/已测试例程/9VGA_OV7670摄像头采集显示/09_sdram_ov7670_rgb_640480/dev/sdram_ov7670_vga.dpf"
set_global_assignment -name NUM_PARALLEL_PROCESSORS 2
set_global_assignment -name MAX_CONSECUTIVE_OUTPUTS_FOR_ELECTROMIGRATION 12
set_global_assignment -name MAX_CURRENT_FOR_ELECTROMIGRATION 240
set_global_assignment -name MAX_CONSECUTIVE_VIO_OUTPUTS_FOR_ELECTROMIGRATION 8
set_global_assignment -name MAX_CURRENT_FOR_VIO_ELECTROMIGRATION 240
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 256
set_global_assignment -name ENABLE_INIT_DONE_OUTPUT OFF
set_location_assignment PIN_M1 -to RESET
set_location_assignment PIN_R9 -to CLOCK
set_location_assignment PIN_H2 -to DATA0
set_location_assignment PIN_H1 -to DCLK
set_location_assignment PIN_D2 -to SCE
set_location_assignment PIN_C1 -to SDO
set_location_assignment PIN_A10 -to S_DB[0]
set_location_assignment PIN_B10 -to S_DB[1]
set_location_assignment PIN_A11 -to S_DB[2]
set_location_assignment PIN_B11 -to S_DB[3]
set_location_assignment PIN_A12 -to S_DB[4]
set_location_assignment PIN_B12 -to S_DB[5]
set_location_assignment PIN_A13 -to S_DB[6]
set_location_assignment PIN_B13 -to S_DB[7]
set_location_assignment PIN_A2 -to S_DB[8]
set_location_assignment PIN_B1 -to S_DB[9]
set_location_assignment PIN_C2 -to S_DB[10]
set_location_assignment PIN_D1 -to S_DB[11]
set_location_assignment PIN_F2 -to S_DB[12]
set_location_assignment PIN_F1 -to S_DB[13]
set_location_assignment PIN_G2 -to S_DB[14]
set_location_assignment PIN_G1 -to S_DB[15]
set_location_assignment PIN_F15 -to S_A[0]
set_location_assignment PIN_F16 -to S_A[1]
set_location_assignment PIN_G15 -to S_A[2]
set_location_assignment PIN_G16 -to S_A[3]
set_location_assignment PIN_C8 -to S_A[4]
set_location_assignment PIN_A7 -to S_A[5]
set_location_assignment PIN_B7 -to S_A[6]
set_location_assignment PIN_A6 -to S_A[7]
set_location_assignment PIN_B6 -to S_A[8]
set_location_assignment PIN_A5 -to S_A[9]
set_location_assignment PIN_D16 -to S_A[10]
set_location_assignment PIN_B5 -to S_A[11]
set_location_assignment PIN_A4 -to S_A[12]
set_location_assignment PIN_A3 -to S_CLK
set_location_assignment PIN_C16 -to S_BA[0]
set_location_assignment PIN_D15 -to S_BA[1]
set_location_assignment PIN_A15 -to S_NCAS
set_location_assignment PIN_B4 -to S_CKE
set_location_assignment PIN_B16 -to S_NRAS
set_location_assignment PIN_B14 -to S_NWE
set_location_assignment PIN_C15 -to S_NCS
set_location_assignment PIN_B3 -to S_DQM[1]
set_location_assignment PIN_A14 -to S_DQM[0]
set_location_assignment PIN_L6 -to VGAD[0]
set_location_assignment PIN_P3 -to VGAD[1]
set_location_assignment PIN_N3 -to VGAD[2]
set_location_assignment PIN_K5 -to VGAD[3]
set_location_assignment PIN_L4 -to VGAD[4]
set_location_assignment PIN_L3 -to VGAD[5]
set_location_assignment PIN_T3 -to VGAD[6]
set_location_assignment PIN_R3 -to VGAD[7]
set_location_assignment PIN_T2 -to VGAD[8]
set_location_assignment PIN_R1 -to VGAD[9]
set_location_assignment PIN_P2 -to VGAD[10]
set_location_assignment PIN_P1 -to VGAD[11]
set_location_assignment PIN_N2 -to VGAD[12]
set_location_assignment PIN_N1 -to VGAD[13]
set_location_assignment PIN_L2 -to VGAD[14]
set_location_assignment PIN_L1 -to VGAD[15]
set_location_assignment PIN_L8 -to VGA_HSYNC
set_location_assignment PIN_K6 -to VGA_VSYNC
set_location_assignment PIN_K9 -to SD_DOUT
set_location_assignment PIN_K10 -to SD_CLK
set_location_assignment PIN_L10 -to SD_DI
set_location_assignment PIN_J12 -to SD_NCS
set_location_assignment PIN_M7 -to CMOS_DB[0]
set_location_assignment PIN_N6 -to CMOS_DB[1]
set_location_assignment PIN_N8 -to CMOS_DB[2]
set_location_assignment PIN_M6 -to CMOS_DB[3]
set_location_assignment PIN_L7 -to CMOS_DB[4]
set_location_assignment PIN_P8 -to CMOS_DB[5]
set_location_assignment PIN_N9 -to CMOS_DB[6]
set_location_assignment PIN_M8 -to CMOS_DB[7]
set_location_assignment PIN_P9 -to CMOS_XCLK
set_location_assignment PIN_M16 -to CMOS_PCLK
set_location_assignment PIN_M10 -to CMOS_VSYNC
set_location_assignment PIN_N11 -to CMOS_SCLK
set_location_assignment PIN_P11 -to CMOS_SDAT
set_location_assignment PIN_M9 -to CMOS_HREF
set_location_assignment PIN_G5 -to lcd_ud
set_location_assignment PIN_F14 -to lcd_pwm
set_location_assignment PIN_G11 -to lcd_out_vs
set_location_assignment PIN_D8 -to lcd_out_rgb_r[5]
set_location_assignment PIN_F9 -to lcd_out_rgb_r[4]
set_location_assignment PIN_D6 -to lcd_out_rgb_r[3]
set_location_assignment PIN_D5 -to lcd_out_rgb_r[2]
set_location_assignment PIN_E6 -to lcd_out_rgb_r[1]
set_location_assignment PIN_D3 -to lcd_out_rgb_r[0]
set_location_assignment PIN_D9 -to lcd_out_rgb_g[5]
set_location_assignment PIN_F9 -to lcd_out_rgb_g[4]
set_location_assignment PIN_E9 -to lcd_out_rgb_g[3]
set_location_assignment PIN_E8 -to lcd_out_rgb_g[2]
set_location_assignment PIN_F8 -to lcd_out_rgb_g[1]
set_location_assignment PIN_E7 -to lcd_out_rgb_g[0]
set_location_assignment PIN_D8 -to lcd_out_rgb_b[5]
set_location_assignment PIN_C6 -to lcd_out_rgb_b[4]
set_location_assignment PIN_D6 -to lcd_out_rgb_b[3]
set_location_assignment PIN_D5 -to lcd_out_rgb_b[2]
set_location_assignment PIN_E6 -to lcd_out_rgb_b[1]
set_location_assignment PIN_D3 -to lcd_out_rgb_b[0]
set_location_assignment PIN_C14 -to lcd_out_hs
set_location_assignment PIN_D14 -to lcd_out_de
set_location_assignment PIN_C3 -to lcd_out_clk
set_location_assignment PIN_F13 -to lcd_mode
set_location_assignment PIN_F3 -to lcd_lr
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name VERILOG_FILE ../src/Sobel/SQRT.v
set_global_assignment -name VERILOG_FILE ../src/Sobel/Sobel.v
set_global_assignment -name VERILOG_FILE ../src/Sobel/PA_3.v
set_global_assignment -name VERILOG_FILE ../src/Sobel/MAC_3.v
set_global_assignment -name VERILOG_FILE ../src/Sobel/LineBuffer_3.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ov7670_vga.v
set_global_assignment -name VERILOG_FILE ../src/system_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/key_down_scan.v
set_global_assignment -name VERILOG_FILE ../src/alpha_control.v
set_global_assignment -name VERILOG_FILE ../src/seg7_lut.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_vga_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/rdfifo.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdbank_switch.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdram_cmd.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdram_para.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdram_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/sdram_wr_data.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/sdram_ip/wrfifo.v
set_global_assignment -name VERILOG_FILE ../core/vip_rom.v
set_global_assignment -name VERILOG_FILE ../core/osd_rom.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/lcd_ip/lcd_display.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/lcd_ip/lcd_driver.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/lcd_ip/lcd_para.v
set_global_assignment -name VERILOG_FILE ../src/sdram_vga_ip/lcd_ip/lcd_top.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ov7670/CMOS_Capture.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ov7670/I2C_AV_Config.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ov7670/I2C_Controller.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v
set_global_assignment -name VERILOG_FILE ../src/data_generate.v
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_global_assignment -name VERILOG_FILE ../src/SEG7_LUT.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ip/CMOS_Capture.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ip/I2C_AV_Config.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ip/I2C_Controller.v
set_global_assignment -name VERILOG_FILE ../src/cmos_i2c_ip/I2C_OV7670_Config.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/dcfifo_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/rdfifo.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_2fifo_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_cmd.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_para.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdram_wr_data.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/wrfifo.v
set_global_assignment -name VERILOG_FILE ../src/sdram_ip/sdbank_switch.v
set_global_assignment -name VERILOG_FILE ../src/lcd_ip/lcd_driver.v
set_global_assignment -name VERILOG_FILE ../src/lcd_ip/lcd_para.v
set_global_assignment -name VERILOG_FILE ../src/lcd_ip/lcd_top.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top