
*** Running vivado
    with args -log design_1_axi_derivative_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_derivative_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_axi_derivative_0_0.tcl -notrace
Command: synth_design -top design_1_axi_derivative_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 391.605 ; gain = 101.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_derivative_0_0' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ip/design_1_axi_derivative_0_0/synth/design_1_axi_derivative_0_0.vhd:82]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'axi_derivative' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/axi_derivative.vhd:46' bound to instance 'U0' of component 'axi_derivative' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ip/design_1_axi_derivative_0_0/synth/design_1_axi_derivative_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'axi_derivative' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/axi_derivative.vhd:85]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'mm_derivative' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/mm_derivative.vhd:46' bound to instance 'MM_i' of component 'mm_derivative' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/axi_derivative.vhd:191]
INFO: [Synth 8-638] synthesizing module 'mm_derivative' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/mm_derivative.vhd:78]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_out_reg[2] was removed.  [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/mm_derivative.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element slv_write_reg was removed.  [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/mm_derivative.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element slv_read_reg was removed.  [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/mm_derivative.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'mm_derivative' (1#1) [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/mm_derivative.vhd:78]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'simple_sub' declared at 'c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/simple_sub.vhd:5' bound to instance 'Derivative' of component 'simple_sub' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/axi_derivative.vhd:223]
INFO: [Synth 8-638] synthesizing module 'simple_sub' [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/simple_sub.vhd:16]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'simple_sub' (2#1) [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/simple_sub.vhd:16]
INFO: [Synth 8-226] default block is never used [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/axi_derivative.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'axi_derivative' (3#1) [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ipshared/9a27/axi_derivative.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_derivative_0_0' (4#1) [c:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.srcs/sources_1/bd/design_1/ip/design_1_axi_derivative_0_0/synth/design_1_axi_derivative_0_0.vhd:82]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_derivative has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 446.332 ; gain = 155.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 446.332 ; gain = 155.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 446.332 ; gain = 155.918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 790.906 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 790.906 ; gain = 500.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 790.906 ; gain = 500.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 790.906 ; gain = 500.492
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_state_reg' in module 'axi_derivative'
INFO: [Synth 8-5544] ROM "axi_bvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_awaddr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    addr |                              001 |                               00
                    data |                              010 |                               01
                    resp |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_state_reg' using encoding 'one-hot' in module 'axi_derivative'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 790.906 ; gain = 500.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mm_derivative 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module simple_sub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_derivative 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_axi_derivative_0_0 has port S_AXI_AWREADY driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_derivative_0_0 has port S_AXI_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_derivative_0_0 has port S_AXI_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_derivative_0_0 has port S_AXI_ARREADY driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_derivative_0_0 has port S_AXI_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_derivative_0_0 has port S_AXI_RRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design design_1_axi_derivative_0_0 has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 790.906 ; gain = 500.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 796.379 ; gain = 505.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 796.527 ; gain = 506.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 812.121 ; gain = 521.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 812.121 ; gain = 521.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 812.121 ; gain = 521.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 812.121 ; gain = 521.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 812.121 ; gain = 521.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 812.121 ; gain = 521.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 812.121 ; gain = 521.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |    33|
|3     |LUT2   |    66|
|4     |LUT3   |     2|
|5     |LUT4   |     7|
|6     |LUT5   |    64|
|7     |LUT6   |    39|
|8     |FDRE   |    96|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------------+------+
|      |Instance       |Module         |Cells |
+------+---------------+---------------+------+
|1     |top            |               |   327|
|2     |  U0           |axi_derivative |   327|
|3     |    Derivative |simple_sub     |    12|
|4     |    MM_i       |mm_derivative  |   268|
+------+---------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 812.121 ; gain = 521.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 812.121 ; gain = 177.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 812.121 ; gain = 521.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 817.559 ; gain = 538.617
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mitch/Documents/DCA/PYNQ_integration/PYNQ_integration.runs/design_1_axi_derivative_0_0_synth_1/design_1_axi_derivative_0_0.dcp' has been generated.
