{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 07:20:21 2024 " "Info: Processing started: Wed Dec 04 07:20:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lab4 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design lab4" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a2 " "Info: Atom \"lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a3 " "Info: Atom \"lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a4 " "Info: Atom \"lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a6 " "Info: Atom \"lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a5 " "Info: Atom \"lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a1 " "Info: Atom \"lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a0 " "Info: Atom \"lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a7 " "Info: Atom \"lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a8 " "Info: Atom \"lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 642 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 56 " "Critical Warning: No exact pin location assignment(s) for 56 pins of 56 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[8\] " "Info: Pin data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[8] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 24 1096 1272 40 "data\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[7] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 24 1096 1272 40 "data\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 259 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[6] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 24 1096 1272 40 "data\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[5] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 24 1096 1272 40 "data\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 261 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[4] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 24 1096 1272 40 "data\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 262 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[3] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 24 1096 1272 40 "data\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 263 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[2] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 24 1096 1272 40 "data\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 264 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[1] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 24 1096 1272 40 "data\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 265 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[0] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 24 1096 1272 40 "data\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_rom " "Info: Pin read_rom not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { read_rom } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 112 1096 1272 128 "read_rom" "" } { 104 872 1096 120 "read_rom" "" } { 160 408 464 176 "read_rom" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_rom } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_ram " "Info: Pin write_ram not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { write_ram } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 144 1096 1272 160 "write_ram" "" } { 136 1048 1096 152 "write_ram" "" } { 192 408 680 208 "write_ram" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_3 " "Info: Pin clk_3 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk_3 } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 240 1096 1272 256 "clk_3" "" } { 232 1048 1096 248 "clk_3" "" } { 336 520 640 352 "clk_3" "" } { 288 408 464 304 "clk_3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_2 " "Info: Pin clk_2 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk_2 } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 224 1096 1272 240 "clk_2" "" } { 216 1048 1096 232 "clk_2" "" } { 352 520 640 368 "clk_2" "" } { 272 408 464 288 "clk_2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_1 " "Info: Pin clk_1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk_1 } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 208 1096 1272 224 "clk_1" "" } { 200 1048 1096 216 "clk_1" "" } { 368 520 640 384 "clk_1" "" } { 256 408 464 272 "clk_1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_0 " "Info: Pin clk_0 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk_0 } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 192 1096 1272 208 "clk_0" "" } { 184 1048 1096 200 "clk_0" "" } { 384 520 640 400 "clk_0" "" } { 240 408 464 256 "clk_0" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[1\] " "Info: Pin sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sel[1] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 176 1096 1272 192 "sel\[1..0\]" "" } { 168 1048 1098 184 "sel\[1..0\]" "" } { 400 520 640 416 "sel\[1..0\]" "" } { 224 408 464 240 "sel\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[0\] " "Info: Pin sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sel[0] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 176 1096 1272 192 "sel\[1..0\]" "" } { 168 1048 1098 184 "sel\[1..0\]" "" } { 400 520 640 416 "sel\[1..0\]" "" } { 224 408 464 240 "sel\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_ram " "Info: Pin read_ram not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { read_ram } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 128 1096 1272 144 "read_ram" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_reg " "Info: Pin read_reg not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { read_reg } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 160 1096 1272 176 "read_reg" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL " "Info: Pin FL not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FL } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 344 1096 1272 360 "FL" "" } { 336 1048 1096 352 "fl" "" } { 352 408 464 368 "fl" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_AR\[8\] " "Info: Pin _AR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _AR[8] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 320 1096 1272 336 "_AR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _AR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_AR\[7\] " "Info: Pin _AR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _AR[7] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 320 1096 1272 336 "_AR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _AR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_AR\[6\] " "Info: Pin _AR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _AR[6] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 320 1096 1272 336 "_AR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _AR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_AR\[5\] " "Info: Pin _AR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _AR[5] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 320 1096 1272 336 "_AR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _AR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_AR\[4\] " "Info: Pin _AR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _AR[4] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 320 1096 1272 336 "_AR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _AR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_AR\[3\] " "Info: Pin _AR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _AR[3] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 320 1096 1272 336 "_AR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _AR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_AR\[2\] " "Info: Pin _AR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _AR[2] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 320 1096 1272 336 "_AR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _AR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_AR\[1\] " "Info: Pin _AR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _AR[1] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 320 1096 1272 336 "_AR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _AR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_AR\[0\] " "Info: Pin _AR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _AR[0] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 320 1096 1272 336 "_AR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _AR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_DR\[8\] " "Info: Pin _DR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _DR[8] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 304 1096 1272 320 "_DR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _DR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_DR\[7\] " "Info: Pin _DR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _DR[7] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 304 1096 1272 320 "_DR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _DR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_DR\[6\] " "Info: Pin _DR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _DR[6] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 304 1096 1272 320 "_DR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _DR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_DR\[5\] " "Info: Pin _DR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _DR[5] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 304 1096 1272 320 "_DR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _DR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_DR\[4\] " "Info: Pin _DR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _DR[4] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 304 1096 1272 320 "_DR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _DR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_DR\[3\] " "Info: Pin _DR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _DR[3] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 304 1096 1272 320 "_DR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _DR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_DR\[2\] " "Info: Pin _DR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _DR[2] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 304 1096 1272 320 "_DR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _DR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_DR\[1\] " "Info: Pin _DR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _DR[1] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 304 1096 1272 320 "_DR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _DR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_DR\[0\] " "Info: Pin _DR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _DR[0] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 304 1096 1272 320 "_DR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _DR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_IR\[8\] " "Info: Pin _IR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _IR[8] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 288 1096 1272 304 "_IR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _IR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 241 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_IR\[7\] " "Info: Pin _IR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _IR[7] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 288 1096 1272 304 "_IR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_IR\[6\] " "Info: Pin _IR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _IR[6] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 288 1096 1272 304 "_IR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_IR\[5\] " "Info: Pin _IR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _IR[5] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 288 1096 1272 304 "_IR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_IR\[4\] " "Info: Pin _IR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _IR[4] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 288 1096 1272 304 "_IR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_IR\[3\] " "Info: Pin _IR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _IR[3] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 288 1096 1272 304 "_IR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_IR\[2\] " "Info: Pin _IR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _IR[2] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 288 1096 1272 304 "_IR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_IR\[1\] " "Info: Pin _IR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _IR[1] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 288 1096 1272 304 "_IR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_IR\[0\] " "Info: Pin _IR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { _IR[0] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 288 1096 1272 304 "_IR\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { _IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Info: Pin address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[7] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { -40 640 816 -24 "address\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Info: Pin address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[6] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { -40 640 816 -24 "address\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Info: Pin address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[5] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { -40 640 816 -24 "address\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[4] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { -40 640 816 -24 "address\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[3] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { -40 640 816 -24 "address\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[2] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { -40 640 816 -24 "address\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[1] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { -40 640 816 -24 "address\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[0] } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { -40 640 816 -24 "address\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 88 -56 112 104 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node cu:inst8\|lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_r3i.tdf" "" { Text "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/db/cntr_r3i.tdf" 53 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node cu:inst8\|lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_r3i.tdf" "" { Text "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/db/cntr_r3i.tdf" 53 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node cu:inst8\|lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_r3i.tdf" "" { Text "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/db/cntr_r3i.tdf" 53 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|inst14 " "Info: Destination node cu:inst8\|inst14" {  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { 448 416 480 496 "inst14" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|inst18 " "Info: Destination node cu:inst8\|inst18" {  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { 560 416 480 608 "inst18" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 209 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|inst19 " "Info: Destination node cu:inst8\|inst19" {  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { 664 416 480 712 "inst19" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|inst12 " "Info: Destination node cu:inst8\|inst12" {  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { 144 512 576 192 "inst12" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|inst20 " "Info: Destination node cu:inst8\|inst20" {  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { 768 416 480 816 "inst20" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|inst23 " "Info: Destination node cu:inst8\|inst23" {  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { 880 416 480 928 "inst23" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 205 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "lab4.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/lab4.bdf" { { 88 -56 112 104 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cu:inst8\|inst18  " "Info: Automatically promoted node cu:inst8\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { 560 416 480 608 "inst18" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 209 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cu:inst8\|inst19  " "Info: Automatically promoted node cu:inst8\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { 664 416 480 712 "inst19" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cu:inst8\|inst23  " "Info: Automatically promoted node cu:inst8\|inst23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { 880 416 480 928 "inst23" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 205 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cu:inst8\|inst12  " "Info: Automatically promoted node cu:inst8\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { 144 512 576 192 "inst12" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cu:inst8\|inst20  " "Info: Automatically promoted node cu:inst8\|inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { 768 416 480 816 "inst20" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cu:inst8\|inst14  " "Info: Automatically promoted node cu:inst8\|inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Destination node cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[4\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Destination node cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node cu:inst8\|lpm_dff1:IR\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { 448 416 480 496 "inst14" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cu:inst8\|inst4~0  " "Info: Automatically promoted node cu:inst8\|inst4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { 240 608 672 288 "inst4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 377 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cu:inst8\|inst45~0  " "Info: Automatically promoted node cu:inst8\|inst45~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cu.bdf" "" { Schematic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/cu.bdf" { { -32 208 272 16 "inst45" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|inst45~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/" 0 { } { { 0 { 0 ""} 0 348 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "55 unused 3.3V 0 55 0 " "Info: Number of I/O pins in group: 55 (unused VREF, 3.3V VCCIO, 0 input, 55 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.265 ns register memory " "Info: Estimated most critical path is register to memory delay of 3.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cu:inst8\|lpm_dff1:DR9\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LAB_X13_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X13_Y7; Fanout = 1; REG Node = 'cu:inst8\|lpm_dff1:DR9\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.115 ns) + CELL(0.272 ns) 0.387 ns lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13 2 COMB LAB_X13_Y7 1 " "Info: 2: + IC(0.115 ns) + CELL(0.272 ns) = 0.387 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.387 ns" { cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[3] lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]~13 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.053 ns) 1.139 ns lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~14 3 COMB LAB_X17_Y7 2 " "Info: 3: + IC(0.699 ns) + CELL(0.053 ns) = 1.139 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]~13 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]~14 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.357 ns) 2.112 ns lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~15 4 COMB LAB_X15_Y6 6 " "Info: 4: + IC(0.616 ns) + CELL(0.357 ns) = 2.112 ns; Loc. = LAB_X15_Y6; Fanout = 6; COMB Node = 'lpm_bustri1:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]~14 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.134 ns) 3.265 ns lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a3~porta_datain_reg0 5 MEM M4K_X8_Y4 1 " "Info: 5: + IC(1.019 ns) + CELL(0.134 ns) = 3.265 ns; Loc. = M4K_X8_Y4; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst7\|altsyncram:altsyncram_component\|altsyncram_hkc1:auto_generated\|ram_block1a3~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]~15 lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_hkc1.tdf" "" { Text "C:/Users/Alexsandr/Desktop/lab4/Снитко/lab4-Копейка/lab4/db/altsyncram_hkc1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.816 ns ( 24.99 % ) " "Info: Total cell delay = 0.816 ns ( 24.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.449 ns ( 75.01 % ) " "Info: Total interconnect delay = 2.449 ns ( 75.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component|dffs[3] lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]~13 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]~14 lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]~15 lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "55 " "Warning: Found 55 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[8\] 0 " "Info: Pin \"data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Info: Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Info: Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Info: Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Info: Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Info: Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Info: Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Info: Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Info: Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_rom 0 " "Info: Pin \"read_rom\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_ram 0 " "Info: Pin \"write_ram\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_3 0 " "Info: Pin \"clk_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_2 0 " "Info: Pin \"clk_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_1 0 " "Info: Pin \"clk_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_0 0 " "Info: Pin \"clk_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sel\[1\] 0 " "Info: Pin \"sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sel\[0\] 0 " "Info: Pin \"sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_ram 0 " "Info: Pin \"read_ram\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_reg 0 " "Info: Pin \"read_reg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL 0 " "Info: Pin \"FL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AR\[8\] 0 " "Info: Pin \"_AR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AR\[7\] 0 " "Info: Pin \"_AR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AR\[6\] 0 " "Info: Pin \"_AR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AR\[5\] 0 " "Info: Pin \"_AR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AR\[4\] 0 " "Info: Pin \"_AR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AR\[3\] 0 " "Info: Pin \"_AR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AR\[2\] 0 " "Info: Pin \"_AR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AR\[1\] 0 " "Info: Pin \"_AR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AR\[0\] 0 " "Info: Pin \"_AR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DR\[8\] 0 " "Info: Pin \"_DR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DR\[7\] 0 " "Info: Pin \"_DR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DR\[6\] 0 " "Info: Pin \"_DR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DR\[5\] 0 " "Info: Pin \"_DR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DR\[4\] 0 " "Info: Pin \"_DR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DR\[3\] 0 " "Info: Pin \"_DR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DR\[2\] 0 " "Info: Pin \"_DR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DR\[1\] 0 " "Info: Pin \"_DR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DR\[0\] 0 " "Info: Pin \"_DR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IR\[8\] 0 " "Info: Pin \"_IR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IR\[7\] 0 " "Info: Pin \"_IR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IR\[6\] 0 " "Info: Pin \"_IR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IR\[5\] 0 " "Info: Pin \"_IR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IR\[4\] 0 " "Info: Pin \"_IR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IR\[3\] 0 " "Info: Pin \"_IR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IR\[2\] 0 " "Info: Pin \"_IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IR\[1\] 0 " "Info: Pin \"_IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IR\[0\] 0 " "Info: Pin \"_IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[7\] 0 " "Info: Pin \"address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[6\] 0 " "Info: Pin \"address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[5\] 0 " "Info: Pin \"address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[4\] 0 " "Info: Pin \"address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[3\] 0 " "Info: Pin \"address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[2\] 0 " "Info: Pin \"address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[1\] 0 " "Info: Pin \"address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[0\] 0 " "Info: Pin \"address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 07:20:24 2024 " "Info: Processing ended: Wed Dec 04 07:20:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
