(PCB EEPROM_module
 (parser
  (host_cad ARES)
  (host_version 8.15 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -0.05080 -0.05080 34.05080 16.05080))
  (boundary (path signal 0.10160 0.00000 0.00000 34.00000 0.00000 34.00000 16.00000
   0.00000 16.00000 0.00000 0.00000))
  (keepout
   (path TOP 0.10160 30.00000 3.00000 32.70000 3.00000 32.70000 13.00000 30.00000 13.00000
    30.00000 3.00000)
  )
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_SIGNAL
   (spare
    $VIA_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 1.00000)
   (clearance 0.40000 (type wire_via))
   (clearance 0.40000 (type wire_smd))
   (clearance 0.40000 (type wire_pin))
   (clearance 0.40000 (type wire_wire))
   (clearance 0.20000 (type via_pin))
   (clearance 0.20000 (type via_via))
   (clearance 0.20000 (type via_smd))
  )
 )
 (placement
  (component "SIL-100-04_J1" (place J1 4.00000 11.81000 front 270))
  (component 0603_D1 (place D1 7.40000 14.00000 front 0))
  (component RESC1608X50A_R1 (place R1 7.40000 12.00000 front 0))
  (component RESC1608X50A_R2 (place R2 7.40000 10.00000 front 0))
  (component RESC1608X50A_R3 (place R3 7.40000 8.00000 front 0))
  (component RESC1608X50A_R4 (place R4 7.40000 6.00000 front 0))
  (component RESC1608X50A_R5 (place R5 7.40000 4.00000 front 0))
  (component CAPC1608X87_C1 (place C1 7.40000 2.00000 front 0))
  (component "SOIC127P600X175-8N_U1" (place U1 14.30000 8.00000 front 270))
  (component DIL08_SW1 (place SW1 20.00000 12.00000 front 270))
 )
 (library
  (image "SIL-100-04_J1" (side front)
   (outline (rect TOP -2.59080 -2.59080 10.21080 3.86080))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
  )
  (image 0603_D1 (side front)
   (outline (rect TOP -0.44450 -0.45720 2.17170 0.45720))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 1.72720 0.00000)
  )
  (image RESC1608X50A_R1 (side front)
   (outline (rect TOP -0.77500 -0.77500 2.37500 0.77500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 1.60000 0.00000)
  )
  (image RESC1608X50A_R2 (side front)
   (outline (rect TOP -0.77500 -0.77500 2.37500 0.77500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 1.60000 0.00000)
  )
  (image RESC1608X50A_R3 (side front)
   (outline (rect TOP -0.77500 -0.77500 2.37500 0.77500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 1.60000 0.00000)
  )
  (image RESC1608X50A_R4 (side front)
   (outline (rect TOP -0.77500 -0.77500 2.37500 0.77500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 1.60000 0.00000)
  )
  (image RESC1608X50A_R5 (side front)
   (outline (rect TOP -0.77500 -0.77500 2.37500 0.77500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 1.60000 0.00000)
  )
  (image CAPC1608X87_C1 (side front)
   (outline (rect TOP -0.77500 -0.77500 2.37500 0.77500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 1.60000 0.00000)
  )
  (image "SOIC127P600X175-8N_U1" (side front)
   (outline (rect TOP -3.74500 -2.80500 3.74500 2.80500))
   (pin PS3 (rotate 0) 0 -2.71000 1.90500)
   (pin PS3 (rotate 0) 1 -2.71000 0.63500)
   (pin PS3 (rotate 0) 2 -2.71000 -0.63500)
   (pin PS3 (rotate 0) 3 -2.71000 -1.90500)
   (pin PS3 (rotate 0) 4 2.71000 -1.90500)
   (pin PS3 (rotate 0) 5 2.71000 -0.63500)
   (pin PS3 (rotate 0) 6 2.71000 0.63500)
   (pin PS3 (rotate 0) 7 2.71000 1.90500)
  )
  (image DIL08_SW1 (side front)
   (outline (rect TOP -1.32080 -0.88900 8.94080 8.50900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
   (pin PS4 (rotate 0) 2 5.08000 0.00000)
   (pin PS4 (rotate 0) 3 7.62000 0.00000)
   (pin PS4 (rotate 0) 4 7.62000 7.62000)
   (pin PS4 (rotate 0) 5 5.08000 7.62000)
   (pin PS4 (rotate 0) 6 2.54000 7.62000)
   (pin PS4 (rotate 0) 7 0.00000 7.62000)
  )
  (padstack PS0 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS1 (absolute on) (shape (rect TOP -0.44450 -0.44450 0.44450 0.44450)))
  (padstack PS2 (absolute on) (shape (rect TOP -0.46990 -0.49530 0.46990 0.49530)))
  (padstack PS3 (absolute on) (shape (rect TOP -0.76000 -0.32500 0.76000 0.32500)))
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00009"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D1-1 R1-1)
  )
  (net "A0"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R5-0 U1-0 SW1-0)
  )
  (net "A1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R4-0 U1-1 SW1-1)
  )
  (net "A2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R3-0 U1-2 SW1-2)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins J1-3 R1-0 R2-1 R3-1 R4-1 R5-1 C1-0 U1-3)
  )
  (net "SCL"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-1 U1-5)
  )
  (net "SDA"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-2 U1-4)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins J1-0 D1-0 C1-1 U1-7 SW1-4 SW1-5 SW1-6 SW1-7)
  )
  (net "WP"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R2-0 U1-6 SW1-3)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.50800)
    (clearance 1.00000)
    (clearance 0.40000 (type wire_via))
    (clearance 0.40000 (type wire_smd))
    (clearance 0.40000 (type wire_pin))
    (clearance 0.40000 (type wire_wire))
    (clearance 0.20000 (type via_pin))
    (clearance 0.20000 (type via_via))
    (clearance 0.20000 (type via_smd))
   )
  )
  (class SIGNAL
   "#00009"
   "A0"
   "A1"
   "A2"
   "SCL"
   "SDA"
   "WP"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.30480)
    (clearance 1.00000)
    (clearance 0.40000 (type wire_via))
    (clearance 0.40000 (type wire_smd))
    (clearance 0.40000 (type wire_pin))
    (clearance 0.40000 (type wire_wire))
    (clearance 0.20000 (type via_pin))
    (clearance 0.20000 (type via_via))
    (clearance 0.20000 (type via_smd))
   )
  )
 )
 (wiring
 )
)
