Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Dec 15 18:18:44 2021
| Host         : jrmerkel-MS-7C02 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   382 |
|    Minimum number of control sets                        |   382 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   753 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   382 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    65 |
| >= 6 to < 8        |    35 |
| >= 8 to < 10       |    39 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     2 |
| >= 16              |   206 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             474 |          194 |
| No           | No                    | Yes                    |              58 |           17 |
| No           | Yes                   | No                     |            1935 |          833 |
| Yes          | No                    | No                     |            5994 |         1873 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            3814 |         1408 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/RSD_0/inst/main/main/core/ifStage/p_7_out |                                                                                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/core/ifStage/isFlushed_reg[1]_i_2_n_0                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_29                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_28                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_29                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/core/scheduler/FSM_onehot_regState_reg[phase][1]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_29                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/core/scheduler/FSM_onehot_regState_reg[phase][1]_0                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_29                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/core/scheduler/FSM_onehot_regState_reg[phase][1]_1                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_29                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/core/scheduler/FSM_onehot_regState_reg[phase][1]_2                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_29                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/core/scheduler/FSM_onehot_regState_reg[phase][1]_3                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_29                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/core/scheduler/FSM_onehot_regState_reg[phase][1]_6                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_29                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/core/scheduler/FSM_onehot_regState_reg[phase][1]_4                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_29                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/core/scheduler/FSM_onehot_regState_reg[phase][1]_5                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_29                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/core/scheduler/FSM_onehot_regState_reg[phase][1]_7                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/E[0]                                                                                                                                                                                                             | design_1_i/RSD_0/inst/main/main/rstController/pipeReg[1][microOps][1][cond][2]_i_3                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/E[0]                                                                                                                                                                                                             | design_1_i/RSD_0/inst/main/main/rstController/pipeReg[0][microOps][1][cond][2]_i_3                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/wakeupPipelineRegister/regTail[3]_i_6_0[0]                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/rstController/rst0_0                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memoryDependencyPredictor/mdt/rBank/genblk2[1].rBank/array_reg_384_511_0_0_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/storeCommitter/E[0]                                                                                                                                                                                                       | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/pipeReg_reg[1][valid]_1[0]                                                                                                                                                                             | design_1_i/RSD_0/inst/main/main/rstController/rst0_0                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/FSM_onehot_regState_reg[phase][1]_2[0]                                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/FSM_onehot_regState_reg[phase][1]_3[0]                                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/pipeReg                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/core/renameLogic/scalarFreeList/rstIndex[4]_i_1_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/core/issueQueue/issueQueueFreeList/rstIndex[3]_i_1__0_n_0                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/core/destinationRAM/rstIndex[3]_i_1__3_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockDivUnit[0].divUnit/div/regPhase_reg[1]_0                                                                                                                                                                  | design_1_i/RSD_0/inst/main/main/core/complexExStage/pipeReg_reg[0][valid]_3                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memoryDependencyPredictor/mdt/rBank/genblk2[1].rBank/array_reg_0_127_0_0_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memoryDependencyPredictor/mdt/rBank/genblk2[0].rBank/array_reg_384_511_0_0_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memoryDependencyPredictor/mdt/rBank/genblk2[0].rBank/array_reg_0_127_0_0_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[valid][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/loadQueue/loadQueuePointer/resetIndex_reg[9]_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/loadQueue/loadQueuePointer/resetIndex_reg[9]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/loadQueue/loadQueuePointer/resetIndex_reg[8]_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/loadQueue/loadQueuePointer/resetIndex_reg[8]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/FSM_sequential_mshr[1][phase][3]_i_1_n_0                                                                                                                                                               | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/E[0]                                                                                                                                                                                                             | design_1_i/RSD_0/inst/main/main/core/pdStage/pipeReg_reg[1][insn][4]_0                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/E[0]                                                                                                                                                                                                             | design_1_i/RSD_0/inst/main/main/core/pdStage/pipeReg_reg[0][insn][4]_0                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/E[0]                                                                                                                                                                                         | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/p_0_in                                                                                                                                                                                                           | design_1_i/RSD_0/inst/main/main/core/memExStage/rst_reg                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqIDFreeList/pointer/E[0]                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqIDFreeList/pointer/SR[0]                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/E[0]                                                                                                                                                                                                             | design_1_i/RSD_0/inst/main/main/core/pdStage/pipeReg_reg[0][insn][2]_1                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[9]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[7]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[8]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[10]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/p_0_in                                                                                                                                                                                                           | design_1_i/RSD_0/inst/main/main/core/memExStage/rst_reg_1                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[11]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[12]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/E[0]                                                                                                                                                                                                             | design_1_i/RSD_0/inst/main/main/core/pdStage/pipeReg_reg[0][insn][2]_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[13]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/E[0]                                                                                                                                                                                                             | design_1_i/RSD_0/inst/main/main/core/pdStage/pipeReg_reg[1][insn][2]_1                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/E[0]                                                                                                                                                                                                             | design_1_i/RSD_0/inst/main/main/core/pdStage/pipeReg_reg[1][insn][2]_0                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[14]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[15]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/FSM_sequential_mshr[0][phase][4]_i_1_n_0                                                                                                                                                               | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/rstController/rst0_0                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/intRwStage/E[0]                                                                                                                                                                                                           | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/axi_arready0                                                                                                                                                                                     | design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/axi_arready0                                                                                                                                                                                     | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/axi_awready0                                                                                                                                                                                     | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/sel                                                                                                                                                                                                    | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[6]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[1]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/renameLogicCommitter/E[0]                                                                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[2]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[3]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/p_72_in                                                                                                                                                                                                   | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[4]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_2[5]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/complexExStage/p_22_out                                                                                                                                                                                                   | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_1[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][1]_7[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][1]_8[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][1]_6[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][1]_3[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][1]_2[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][0]_rep__0_1[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/replayQueue/canBeFlushedEntryCount[5]_i_1_n_0                                                                                                                                                                             | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[refetchType][1]_2[0]                                                                                                                                                                         | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/regHead[5]_i_1_n_0                                                                                                                                                                           | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/pointer/WEBWE[0]                                                                                                                                                                    | design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/pointer/pop                                                                                                                                                                         | design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][0]_rep__0_2[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][1]_14[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][1]_13[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][1]_12[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][1]_1[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][1]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][0]_rep__0_3[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                        | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/p_0_in                                                                                                                                                                                                           | design_1_i/RSD_0/inst/main/main/core/memExStage/rst_reg_0                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/pipeReg_reg[1][valid]_2[0]                                                                                                                                                                             | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/E[0]                                                                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_0                                                                                                                                                                       | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/renameLogicCommitter/nextPhase                                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/rstController/nextRecoveryCount                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][brResult][execTaken]_0                                                                                                                                                                          | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/FSM_onehot_regState_reg[phase][1]_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[0][line][55]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/FSM_sequential_mshr_reg[0][phase][4]_2[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/issueQueue/issueQueueFreeList/queuePointer/rstIndex_reg[0]_3                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/renameLogicCommitter/weBank                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/renameLogicCommitter/regTail_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/array_reg_0_127_0_0_i_2__1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/issueQueue/issueQueueFreeList/queuePointer/rstIndex_reg[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/issueQueue/issueQueueFreeList/queuePointer/rstIndex_reg[0]_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/issueQueue/issueQueueFreeList/queuePointer/rstIndex_reg[0]_1                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/issueQueue/issueQueueFreeList/queuePointer/rstIndex_reg[0]_2                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/array_reg_128_255_0_0_i_1__1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/issueQueue/issueQueueFreeList/queuePointer/we                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/issueQueue/issueQueueFreeList/queuePointer/regTail_reg[2]_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/issueQueue/issueQueueFreeList/queuePointer/regTail_reg[0]_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[0][line][63]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[1][line][23]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[1][line][15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[1][line][31]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/rstController/regFlushStart_reg[0]                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[1][line][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[1][line][63]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[1][line][55]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[1][line][47]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[1][line][39]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[0][line][47]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/cacheFlushManager/E[0]                                                                                                                                                                                                    | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[0][line][15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[0][line][23]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[0][line][39]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[0][line][31]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[0][line][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/iCache/regMissTag0                                                                                                                                                                                                        | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/p_0_in                                                                                                                                                                                                           | design_1_i/RSD_0/inst/main/main/core/memRrStage/pipeReg_reg[0][memQueueData][memOpInfo][operandTypeB][1]_1                                                                                                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/p_0_in                                                                                                                                                                                                           | design_1_i/RSD_0/inst/main/main/core/memRrStage/pipeReg_reg[1][memQueueData][memOpInfo][operandTypeB][1]_1                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/p_0_in                                                                                                                                                                                                           | design_1_i/RSD_0/inst/main/main/core/memRrStage/pipeReg_reg[0][memQueueData][memOpInfo][operandTypeA][1]_0                                                                                                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/p_0_in                                                                                                                                                                                                           | design_1_i/RSD_0/inst/main/main/core/memRrStage/pipeReg_reg[1][memQueueData][memOpInfo][operandTypeA][1]_1                                                                                                                                                                      |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/replayQueue/pointer/E[0]                                                                                                                                                                                                  | design_1_i/RSD_0/inst/main/main/core/recoveryManager/p_0_out                                                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memExStage/pipeReg_reg[0][memQueueData][memOpInfo][addrIn][imm][6]_3[0]                                                                                                                                                   | design_1_i/RSD_0/inst/main/main/core/csrUnit/csrReg[mtval][30]_i_1_n_0                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memExStage/pipeReg_reg[0][memQueueData][memOpInfo][addrIn][imm][6]_4[0]                                                                                                                                                   | design_1_i/RSD_0/inst/main/main/core/recoveryManager/SR[0]                                                                                                                                                                                                                      |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/rstController/rstTrigger                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][0]_rep__1_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][0]_rep__1_1[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_9[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_8[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_7[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_6[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_5[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_4[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_3[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][1]_15[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][2]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][2]_1[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][2]_2[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][2]_3[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_10[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][issueQueuePtr][3]_11[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/FSM_sequential_mshr_reg[0][phase][0]_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             19 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memExStage/pipeReg_reg[0][memQueueData][memOpInfo][addrIn][imm][6]_3[0]                                                                                                                                                   | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |               11 |             19 |         1.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr2_out                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               10 |             19 |         1.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memExStage/pipeReg_reg[0][memQueueData][memOpInfo][addrIn][imm][6]_4[0]                                                                                                                                                   | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                8 |             19 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/E[0]                                                                                                                                                                                                             | design_1_i/RSD_0/inst/main/main/core/pdStage/pipeReg_reg[1][insn][1]_0                                                                                                                                                                                                          |               13 |             19 |         1.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/FSM_onehot_regState_reg[phase][1]_1[0]                                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                5 |             19 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/idStage/decodeStageBranchResolver/ras[1][18]_i_1_n_0                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/idStage/decodeStageBranchResolver/ras[3][18]_i_1_n_0                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                9 |             19 |         2.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/idStage/decodeStageBranchResolver/ras[0][18]_i_1_n_0                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                8 |             19 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/E[0]                                                                                                                                                                                                             | design_1_i/RSD_0/inst/main/main/core/pdStage/pipeReg_reg[0][insn][1]_0                                                                                                                                                                                                          |               13 |             19 |         1.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[1][victimAddr][isUncachable]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               11 |             19 |         1.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/idStage/decodeStageBranchResolver/ras[2][18]_i_1_n_0                                                                                                                                                                      | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                9 |             19 |         2.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/p_74_in                                                                                                                                                                                           | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/E[0]                                                                                                                                                                                                   | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                8 |             23 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][1]__0_1[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][0]__0_2[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][0]__0_3[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][0]__0_4[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][1]__0_2[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][1]__0_10[0]                                                                                                                                                | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][1]__0_3[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][1]__0_4[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][1]__0_5[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][1]__0_6[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][1]__0_7[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][1]__0_8[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][1]__0_9[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][3]__0_10[0]                                                                                                                                                | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][3]__0_8[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[1][memQueueData][memOpInfo][storeQueuePtr][3]__0_9[0]                                                                                                                                                 | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[1][tagDataOut][0][10]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/mshr[0][tagValidOut][1]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memExStage/pipeReg_reg[0][memQueueData][memOpInfo][addrIn][imm][1]_1[0]                                                                                                                                                   | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |               12 |             26 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqIDFreeList/pointer/SR[0]                                                                                                                                                                                                |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/core/memRwStage/SR[0]                                                                                                                                                                                                                           |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/replayQueue/pointer/E[0]                                                                                                                                                                                                  | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |               13 |             27 |         2.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[recoveryFromRwStage]_0[0]                                                                                                                                                                    | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[0]_5[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[23][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |               12 |             29 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[3]_4[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[20][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |                7 |             29 |         4.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[3]_5[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[3][btbWA][9]_i_1_n_0                                                                                                                                                                                                          |               10 |             29 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[1]_4[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[16][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |               11 |             29 |         2.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[1]_3[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[6][btbWA][9]_i_1_n_0                                                                                                                                                                                                          |                7 |             29 |         4.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[1]_2[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[18][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |                9 |             29 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[1]_1[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[8][btbWA][9]_i_1_n_0                                                                                                                                                                                                          |               11 |             29 |         2.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[1]_0[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[13][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |                9 |             29 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[0]_9[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[5][btbWA][9]_i_1_n_0                                                                                                                                                                                                          |               13 |             29 |         2.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[0]_7[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[19][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[0]_6[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[21][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |                7 |             29 |         4.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[0]_8[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[17][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |                9 |             29 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[3]_3[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[4][btbWA][9]_i_1_n_0                                                                                                                                                                                                          |               10 |             29 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[3]_2[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[7][btbWA][9]_i_1_n_0                                                                                                                                                                                                          |               18 |             29 |         1.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[3]_1[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[30][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |               15 |             29 |         1.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[3]_0[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[29][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |               12 |             29 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[2]_5[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[1][btbWA][9]_i_1_n_0                                                                                                                                                                                                          |               10 |             29 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[2]_4[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[2][btbWA][9]_i_1_n_0                                                                                                                                                                                                          |               11 |             29 |         2.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[2]_3[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[9][btbWA][9]_i_1_n_0                                                                                                                                                                                                          |               16 |             29 |         1.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[2]_2[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[12][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[1]_5[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[0][btbWA][9]_i_1_n_0                                                                                                                                                                                                          |               15 |             29 |         1.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[2]_1[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[15][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |               12 |             29 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[2]_0[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[24][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |                9 |             29 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[0]_3[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[11][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |                7 |             29 |         4.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[0]_2[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[28][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |               12 |             29 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[0]_1[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[14][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |               10 |             29 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[0]_4[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[27][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |                9 |             29 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[0]_0[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[25][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |               11 |             29 |         2.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/E[0]                                                                                                                                                                                                  | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[31][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |               20 |             29 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[4]_0[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[10][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |               10 |             29 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[3]_7[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[26][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |               11 |             29 |         2.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/btb/btbQueuePointer/regHeadStorage_reg[3]_6[0]                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/core/btb/btbQueue[22][btbWA][9]_i_1_n_0                                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memExStage/pipeReg_reg[0][memQueueData][memOpInfo][addrIn][imm][3]_1[0]                                                                                                                                                   | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |               18 |             30 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][3]__0_2[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][3]__0_9[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][3]__0_8[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][1]__0_7[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][3]__0_4[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/slv_reg_rden                                                                                                                                                                                     | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/axi_rdata[31]_i_1__0_n_0                                                                                                                                                                                          |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][0]__0_4[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][0]__0_0[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][3]__0_3[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][3]__0_11[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][2]__0_0[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][3]__0_10[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][2]__0_1[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][3]__0_1[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][1]__0_3[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][memQueueData][memOpInfo][loadQueuePtr][2]__0_2[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[8][31]_i_1_n_0                                                                                                                                                                               | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[28][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[2][31]_i_1_n_0                                                                                                                                                                               | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[30][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[31][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[6][31]_i_1_n_0                                                                                                                                                                               | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[7][31]_i_1_n_0                                                                                                                                                                               | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[9][31]_i_1_n_0                                                                                                                                                                               | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/we[1]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/we[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/slv_reg_rden                                                                                                                                                                                     | design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/storeCommitter/perfCounterIF\\.storeMiss[0]_83                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/storeCommitter/dataStagePipeReg_reg[blockAddr][0]_0[0]                                                                                                                                                                    | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/storeCommitter/dataStagePipeReg_reg[blockAddr][0]_0[1]                                                                                                                                                                    | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/memory_we0                                                                                                                                                                  | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/sel                                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockDivUnit[0].divUnit/div/regQ[31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[24][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[23][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[22][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[21][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[20][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[1][31]_i_1_n_0                                                                                                                                                                               | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[19][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[18][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[17][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[16][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[27][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[15][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/perfCounterIF\\.loadMiss[0]_363                                                                                                                                                                                   | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[14][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[13][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[12][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[11][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[10][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memExStage/pipeReg_reg[0][memQueueData][memOpInfo][addrIn][imm][3]_0[0]                                                                                                                                                   | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memExStage/E[0]                                                                                                                                                                                                           | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memExStage/pipeReg_reg[0][memQueueData][memOpInfo][addrIn][imm][0]_3[0]                                                                                                                                                   | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[29][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[26][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/mem[25][31]_i_1_n_0                                                                                                                                                                              | design_1_i/RSD_0/inst/main/main/axi4LitePsToPlControlRegister/controlQueue/pointer/SR[0]                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockDivUnit[0].divUnit/div/regR[32]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               15 |             33 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/rst_reg_3[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               13 |             33 |         2.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/we[4]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/we[5]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/we[4]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/replayQueue/pointer/we[2]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/replayQueue/pointer/we[1]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/replayQueue/pointer/we[3]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/we[3]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/we[2]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/we[5]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/we[6]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/wakeupPipelineRegister/we[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/regFlush_reg_1                                                                                                                                                                                         | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |               14 |             38 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[valid]_0[0]                                                                                                                                                                                    | design_1_i/RSD_0/inst/main/main/core/memRwStage/SR[0]                                                                                                                                                                                                                           |               14 |             40 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqIDFreeList/pointer/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                   |                                                                                                                                                                                                                                                                                 |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             44 |         6.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                7 |             44 |         6.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               12 |             44 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               11 |             47 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/rstController/SR[0]                                                                                                                                                                                                                             |               19 |             48 |         2.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/storeCommitter/p_5_in                                                                                                                                                                                                     | design_1_i/RSD_0/inst/main/main/core/storeCommitter/tagStagePipeReg[condEnabled]_i_1_n_0                                                                                                                                                                                        |               20 |             58 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/weBank                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4Memory/start_single_burst_write                                                                                                                                                                                            | design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqIDFreeList/pointer/SR[0]                                                                                                                                                                                                |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/regTail_reg[0]_rep                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/complexExStage/pipeReg_reg[0][valid]_0                                                                                                                                                                                    | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |               30 |             67 |         2.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/write                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               11 |             74 |         6.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/write[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               11 |             74 |         6.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/axi4Memory/memoryWriteDataQueue/pointer/pushMemoryWriteData                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               11 |             88 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/rmtWE3_out                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               16 |            110 |         6.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/rnStage/serializer/rmtWE[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               16 |            110 |         6.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.executeStore[0]_92                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               14 |            112 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][valid]_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               18 |            144 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_29                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               64 |            190 |         2.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/ifStage/p_17_in                                                                                                                                                                                                           | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |               67 |            216 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/rst_reg_1[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               91 |            374 |         4.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              195 |            475 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg_reg[0][opDst][writeReg]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |              123 |            492 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/we[1]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |              123 |            492 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/we[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |              123 |            492 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg_reg[0][complexQueueData][opDst][writeReg]                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |              123 |            492 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |              201 |            696 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/recoveryManager/p_72_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |              113 |            904 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/pipeReg_reg[0][valid]_15                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |              148 |           1180 |         7.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/core/dsStage/wakeupSelectIF\\.write[1]_361                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |              166 |           1324 |         7.98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                | design_1_i/RSD_0/inst/main/main/rstController/rst0                                                                                                                                                                                                                              |              745 |           1711 |         2.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/RSD_0/inst/main/main/rstController/p_0_in                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |              930 |           3362 |         3.62 |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


