

================================================================
== Vitis HLS Report for 'proc_2_1'
================================================================
* Date:           Tue Oct 11 17:22:08 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        myproj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.676 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_proc_2_1_Pipeline_VITIS_LOOP_75_1_fu_30  |proc_2_1_Pipeline_VITIS_LOOP_75_1  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_proc_2_1_Pipeline_VITIS_LOOP_79_2_fu_41  |proc_2_1_Pipeline_VITIS_LOOP_79_2  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       46|      199|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       85|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       55|      286|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+----+-----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+----+-----+-----+
    |grp_proc_2_1_Pipeline_VITIS_LOOP_75_1_fu_30  |proc_2_1_Pipeline_VITIS_LOOP_75_1  |        0|   0|  39|  129|    0|
    |grp_proc_2_1_Pipeline_VITIS_LOOP_79_2_fu_41  |proc_2_1_Pipeline_VITIS_LOOP_79_2  |        0|   0|   7|   70|    0|
    +---------------------------------------------+-----------------------------------+---------+----+----+-----+-----+
    |Total                                        |                                   |        0|   0|  46|  199|    0|
    +---------------------------------------------+-----------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  31|          6|    1|          6|
    |ap_done                |   9|          2|    1|          2|
    |data_channel121_write  |   9|          2|    1|          2|
    |data_channel12_read    |   9|          2|    1|          2|
    |data_channel232_write  |   9|          2|    1|          2|
    |data_channel23_read    |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  85|         18|    7|         18|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                 |  5|   0|    5|          0|
    |ap_done_reg                                               |  1|   0|    1|          0|
    |grp_proc_2_1_Pipeline_VITIS_LOOP_75_1_fu_30_ap_start_reg  |  1|   0|    1|          0|
    |grp_proc_2_1_Pipeline_VITIS_LOOP_79_2_fu_41_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                            |  1|   0|    1|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     |  9|   0|    9|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|         proc_2_1|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|         proc_2_1|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|         proc_2_1|  return value|
|start_full_n                    |   in|    1|  ap_ctrl_hs|         proc_2_1|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|         proc_2_1|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|         proc_2_1|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|         proc_2_1|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|         proc_2_1|  return value|
|start_out                       |  out|    1|  ap_ctrl_hs|         proc_2_1|  return value|
|start_write                     |  out|    1|  ap_ctrl_hs|         proc_2_1|  return value|
|data_channel12_dout             |   in|   32|     ap_fifo|   data_channel12|       pointer|
|data_channel12_num_data_valid   |   in|    2|     ap_fifo|   data_channel12|       pointer|
|data_channel12_fifo_cap         |   in|    2|     ap_fifo|   data_channel12|       pointer|
|data_channel12_empty_n          |   in|    1|     ap_fifo|   data_channel12|       pointer|
|data_channel12_read             |  out|    1|     ap_fifo|   data_channel12|       pointer|
|data_channel23_dout             |   in|   32|     ap_fifo|   data_channel23|       pointer|
|data_channel23_num_data_valid   |   in|    2|     ap_fifo|   data_channel23|       pointer|
|data_channel23_fifo_cap         |   in|    2|     ap_fifo|   data_channel23|       pointer|
|data_channel23_empty_n          |   in|    1|     ap_fifo|   data_channel23|       pointer|
|data_channel23_read             |  out|    1|     ap_fifo|   data_channel23|       pointer|
|data_channel121_din             |  out|   32|     ap_fifo|  data_channel121|       pointer|
|data_channel121_num_data_valid  |   in|    2|     ap_fifo|  data_channel121|       pointer|
|data_channel121_fifo_cap        |   in|    2|     ap_fifo|  data_channel121|       pointer|
|data_channel121_full_n          |   in|    1|     ap_fifo|  data_channel121|       pointer|
|data_channel121_write           |  out|    1|     ap_fifo|  data_channel121|       pointer|
|data_channel232_din             |  out|   32|     ap_fifo|  data_channel232|       pointer|
|data_channel232_num_data_valid  |   in|    2|     ap_fifo|  data_channel232|       pointer|
|data_channel232_fifo_cap        |   in|    2|     ap_fifo|  data_channel232|       pointer|
|data_channel232_full_n          |   in|    1|     ap_fifo|  data_channel232|       pointer|
|data_channel232_write           |  out|    1|     ap_fifo|  data_channel232|       pointer|
+--------------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add_phi_loc = alloca i64 1"   --->   Operation 6 'alloca' 'add_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 7 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @proc_2_1_Pipeline_VITIS_LOOP_75_1, i32 %data_channel12, i32 %data_channel23, i32 %data_channel121, i32 %add_phi_loc"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.04>
ST_2 : Operation 9 [1/2] (1.04ns)   --->   "%call_ln0 = call void @proc_2_1_Pipeline_VITIS_LOOP_75_1, i32 %data_channel12, i32 %data_channel23, i32 %data_channel121, i32 %add_phi_loc"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%empty_13 = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty_13' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%add_phi_loc_load = load i32 %add_phi_loc"   --->   Operation 11 'load' 'add_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%empty_14 = wait i32 @_ssdm_op_Wait"   --->   Operation 12 'wait' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @proc_2_1_Pipeline_VITIS_LOOP_79_2, i32 %add_phi_loc_load, i32 %data_channel232"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_channel232, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_channel121, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_channel12, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_channel23, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln0 = call void @proc_2_1_Pipeline_VITIS_LOOP_79_2, i32 %add_phi_loc_load, i32 %data_channel232"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [example.cpp:82]   --->   Operation 19 'ret' 'ret_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_channel12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_channel23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_channel121]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_channel232]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add_phi_loc       (alloca       ) [ 011110]
empty             (wait         ) [ 000000]
call_ln0          (call         ) [ 000000]
empty_13          (wait         ) [ 000000]
add_phi_loc_load  (load         ) [ 000001]
empty_14          (wait         ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
call_ln0          (call         ) [ 000000]
ret_ln82          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_channel12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_channel12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_channel23">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_channel23"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_channel121">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_channel121"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_channel232">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_channel232"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="proc_2_1_Pipeline_VITIS_LOOP_75_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="proc_2_1_Pipeline_VITIS_LOOP_79_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="add_phi_loc_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_phi_loc/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_proc_2_1_Pipeline_VITIS_LOOP_75_1_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="0" index="2" bw="32" slack="0"/>
<pin id="34" dir="0" index="3" bw="32" slack="0"/>
<pin id="35" dir="0" index="4" bw="32" slack="0"/>
<pin id="36" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_proc_2_1_Pipeline_VITIS_LOOP_79_2_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="0" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="0"/>
<pin id="44" dir="0" index="2" bw="32" slack="0"/>
<pin id="45" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="48" class="1004" name="add_phi_loc_load_load_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="3"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_phi_loc_load/4 "/>
</bind>
</comp>

<comp id="52" class="1005" name="add_phi_loc_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_phi_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="37"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="38"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="30" pin=3"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="41" pin=2"/></net>

<net id="51"><net_src comp="48" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="55"><net_src comp="26" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="56"><net_src comp="52" pin="1"/><net_sink comp="30" pin=4"/></net>

<net id="57"><net_src comp="52" pin="1"/><net_sink comp="48" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_channel12 | {}
	Port: data_channel23 | {}
	Port: data_channel121 | {1 2 }
	Port: data_channel232 | {4 5 }
 - Input state : 
	Port: proc_2_1 : data_channel12 | {1 2 }
	Port: proc_2_1 : data_channel23 | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
		call_ln0 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|   call   | grp_proc_2_1_Pipeline_VITIS_LOOP_75_1_fu_30 |    36   |    60   |
|          | grp_proc_2_1_Pipeline_VITIS_LOOP_79_2_fu_41 |    36   |    21   |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    72   |    81   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_phi_loc_reg_52|   32   |
+------------------+--------+
|       Total      |   32   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   72   |   81   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   104  |   81   |
+-----------+--------+--------+
