/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [18:0] _04_;
  wire [7:0] _05_;
  wire [17:0] _06_;
  wire [22:0] _07_;
  wire [14:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire [18:0] celloutsig_0_32z;
  wire [16:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[128] ? in_data[137] : in_data[158];
  assign celloutsig_0_24z = !(celloutsig_0_17z[7] ? celloutsig_0_7z[0] : celloutsig_0_4z[0]);
  assign celloutsig_0_26z = !(celloutsig_0_10z[2] ? celloutsig_0_15z : celloutsig_0_13z);
  assign celloutsig_0_29z = ~(_00_ | celloutsig_0_24z);
  assign celloutsig_0_43z = ~celloutsig_0_13z;
  assign celloutsig_0_3z = ~((in_data[19] | celloutsig_0_0z[2]) & celloutsig_0_0z[11]);
  assign celloutsig_1_6z = celloutsig_1_2z[6] ^ celloutsig_1_2z[0];
  assign celloutsig_1_7z = celloutsig_1_1z ^ celloutsig_1_6z;
  assign celloutsig_0_15z = celloutsig_0_13z ^ celloutsig_0_7z[2];
  assign celloutsig_0_19z = _02_ ^ celloutsig_0_3z;
  assign celloutsig_1_8z = { celloutsig_1_2z[4:2], celloutsig_1_6z } + { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_19z = in_data[130:123] + { _05_[7:1], _03_ };
  assign celloutsig_0_11z = in_data[53:39] + celloutsig_0_0z;
  assign celloutsig_0_17z = { in_data[22:20], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_13z } + { celloutsig_0_16z[10:9], celloutsig_0_10z };
  assign celloutsig_0_32z = { _02_, _04_[17:13], _00_, _04_[11:1], celloutsig_0_15z } + { celloutsig_0_0z[8:4], celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_14z[2:1], celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_25z };
  reg [17:0] _23_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _23_ <= 18'h00000;
    else _23_ <= in_data[154:137];
  assign { _06_[17:12], _01_, _06_[10:8], _05_[7:1], _03_ } = _23_;
  reg [22:0] _24_;
  always_ff @(negedge clkin_data[0], negedge out_data[128])
    if (!out_data[128]) _24_ <= 23'h000000;
    else _24_ <= { celloutsig_0_0z[10:3], celloutsig_0_0z };
  assign { _07_[22], _02_, _04_[17:13], _00_, _04_[11:1], _07_[3:0] } = _24_;
  assign celloutsig_0_30z = in_data[89:74] / { 1'h1, celloutsig_0_16z[2:1], 4'hf, celloutsig_0_6z[3:0], celloutsig_0_19z, celloutsig_0_7z };
  assign celloutsig_0_13z = celloutsig_0_10z[3:1] && celloutsig_0_11z[4:2];
  assign celloutsig_0_25z = { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z } && { celloutsig_0_0z[10:9], celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_1z = ! in_data[187:157];
  assign celloutsig_0_5z = ! { in_data[52:45], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_12z = ! { in_data[162:152], celloutsig_1_0z };
  assign celloutsig_0_1z = ! celloutsig_0_0z[5:3];
  assign celloutsig_0_10z = in_data[32:27] % { 1'h1, _04_[6:2] };
  assign celloutsig_0_35z = celloutsig_0_10z[3] ? celloutsig_0_32z[16:0] : { celloutsig_0_30z[12:0], celloutsig_0_26z, celloutsig_0_22z };
  assign celloutsig_1_2z = in_data[156] ? { in_data[143:137], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } : { in_data[125:117], celloutsig_1_1z };
  assign celloutsig_0_14z[2:1] = celloutsig_0_3z ? { celloutsig_0_0z[3], 1'h1 } : celloutsig_0_10z[2:1];
  assign celloutsig_0_16z = celloutsig_0_9z[3] ? { celloutsig_0_14z[2:1], celloutsig_0_5z, celloutsig_0_12z, 4'hf, celloutsig_0_6z[3:0], celloutsig_0_4z } : { celloutsig_0_9z[14:4], 1'h0, celloutsig_0_9z[2:0] };
  assign celloutsig_0_12z = { _04_[9], celloutsig_0_1z } != { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_2z = celloutsig_0_0z[9:3] != { in_data[72:67], celloutsig_0_1z };
  assign celloutsig_0_9z = - { _04_[14:13], _00_, _04_[11:1], _07_[3:0] };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } << { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_42z = celloutsig_0_0z[8:6] ~^ { celloutsig_0_35z[3:2], celloutsig_0_24z };
  assign celloutsig_0_22z = { celloutsig_0_14z[2:1], celloutsig_0_5z } ~^ { _07_[22], _02_, _04_[17] };
  assign celloutsig_0_0z = in_data[40:26] ^ in_data[64:50];
  assign celloutsig_0_7z = { in_data[28:26], celloutsig_0_1z } ^ in_data[20:17];
  assign out_data[148] = ~ _06_[12];
  assign out_data[138] = ~ celloutsig_1_2z[0];
  assign { celloutsig_0_6z[0], celloutsig_0_6z[3:1] } = { celloutsig_0_5z, celloutsig_0_4z } ~^ { celloutsig_0_2z, celloutsig_0_0z[7], celloutsig_0_2z, celloutsig_0_3z };
  assign { celloutsig_1_3z[5:3], celloutsig_1_3z[1], celloutsig_1_3z[2] } = { celloutsig_1_2z[6:4], celloutsig_1_1z, celloutsig_1_0z } ~^ { celloutsig_1_2z[4:2], celloutsig_1_2z[0], celloutsig_1_2z[1] };
  assign { celloutsig_1_4z[1], celloutsig_1_4z[3], celloutsig_1_4z[4] } = { celloutsig_1_1z, celloutsig_1_3z[1], celloutsig_1_3z[2] } ~^ { celloutsig_1_3z[1], celloutsig_1_3z[3], celloutsig_1_3z[4] };
  assign { celloutsig_1_9z[0], celloutsig_1_9z[5:2], celloutsig_1_9z[7:6] } = { celloutsig_1_7z, celloutsig_1_4z[4:3], celloutsig_1_3z[2], celloutsig_1_4z[1], in_data[136:135] } | { in_data[179], in_data[184:181], in_data[186:185] };
  assign celloutsig_1_11z[3:1] = celloutsig_1_8z[3:1] ~^ { celloutsig_1_4z[3], celloutsig_1_3z[2], celloutsig_1_4z[1] };
  assign { out_data[137], out_data[142:139], out_data[144:143], out_data[131:129], out_data[136:133], out_data[128], out_data[132], out_data[153:149], out_data[147:145] } = { celloutsig_1_9z[0], celloutsig_1_9z[5:2], celloutsig_1_9z[7:6], celloutsig_1_11z[3:1], celloutsig_1_8z, celloutsig_1_8z[0], celloutsig_1_7z, _06_[17:13], _01_, _06_[10:9] } ^ { celloutsig_1_2z[9], celloutsig_1_2z[4:1], celloutsig_1_2z[6:5], celloutsig_1_2z[3:1], celloutsig_1_2z[8:5], celloutsig_1_2z[0], celloutsig_1_2z[4], celloutsig_1_12z, celloutsig_1_4z[4:3], celloutsig_1_3z[2], celloutsig_1_4z[1], celloutsig_1_2z[9:7] };
  assign { _04_[18], _04_[12], _04_[0] } = { _02_, _00_, celloutsig_0_15z };
  assign _05_[0] = _03_;
  assign { _06_[11], _06_[7:0] } = { _01_, _05_[7:1], _03_ };
  assign _07_[21:4] = { _02_, _04_[17:13], _00_, _04_[11:1] };
  assign celloutsig_0_14z[0] = celloutsig_0_5z;
  assign celloutsig_0_6z[7:4] = 4'hf;
  assign celloutsig_1_11z[0] = celloutsig_1_8z[0];
  assign celloutsig_1_3z[0] = 1'h1;
  assign { celloutsig_1_4z[2], celloutsig_1_4z[0] } = { celloutsig_1_3z[2], 1'h1 };
  assign celloutsig_1_9z[1] = 1'h1;
  assign { out_data[103:96], out_data[34:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
