
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx" "*.svh"]] 
# }
# synth_design -top dmx_tx \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top dmx_tx -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35066
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:115]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:116]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:117]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:118]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:120]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:179]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:180]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:181]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:182]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:183]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:184]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:185]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:186]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:187]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:188]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:189]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:190]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:191]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:192]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:193]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:194]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:195]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:196]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:197]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:198]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:199]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:200]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:201]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:202]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:203]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmx_tx with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:204]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2718.902 ; gain = 0.000 ; free physical = 265129 ; free virtual = 440700
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dmx_tx' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:18]
INFO: [Synth 8-6157] synthesizing module 'dmx_dpram' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_dpram.v:18]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'dmx_dpram' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_dpram.v:18]
INFO: [Synth 8-155] case statement is not full and has no default [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:223]
INFO: [Synth 8-6155] done synthesizing module 'dmx_tx' (2#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/dmx_tx.v:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2718.902 ; gain = 0.000 ; free physical = 264337 ; free virtual = 439945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2718.902 ; gain = 0.000 ; free physical = 265108 ; free virtual = 440716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2726.777 ; gain = 7.875 ; free physical = 265079 ; free virtual = 440687
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dmx_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    MTBP |       00000000000000000000000001 |                            00000
                   BREAK |       00000000000000000000000010 |                            00001
                    MAB1 |       00000000000000000000000100 |                            00010
                    MAB2 |       00000000000000000000001000 |                            00011
                SC_START |       00000000000000000000010000 |                            00100
                   SC_D0 |       00000000000000000000100000 |                            00101
                   SC_D1 |       00000000000000000001000000 |                            00110
                   SC_D2 |       00000000000000000010000000 |                            00111
                   SC_D3 |       00000000000000000100000000 |                            01000
                   SC_D4 |       00000000000000001000000000 |                            01001
                   SC_D5 |       00000000000000010000000000 |                            01010
                   SC_D6 |       00000000000000100000000000 |                            01011
                   SC_D7 |       00000000000001000000000000 |                            01100
                SC_STOP1 |       00000000000010000000000000 |                            01101
                SC_STOP2 |       00000000000100000000000000 |                            01110
                   START |       00000000001000000000000000 |                            01111
                      D0 |       00000000010000000000000000 |                            10000
                      D1 |       00000000100000000000000000 |                            10001
                      D2 |       00000001000000000000000000 |                            10010
                      D3 |       00000010000000000000000000 |                            10011
                      D4 |       00000100000000000000000000 |                            10100
                      D5 |       00001000000000000000000000 |                            10101
                      D6 |       00010000000000000000000000 |                            10110
                      D7 |       00100000000000000000000000 |                            10111
                   STOP1 |       01000000000000000000000000 |                            11000
                   STOP2 |       10000000000000000000000000 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'dmx_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2726.785 ; gain = 7.883 ; free physical = 264551 ; free virtual = 440156
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 515   
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input 4096 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	  26 Input   26 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1025  
	  26 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	  26 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:03:26 . Memory (MB): peak = 2770.770 ; gain = 51.867 ; free physical = 265936 ; free virtual = 441562
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:03:27 . Memory (MB): peak = 2770.773 ; gain = 51.871 ; free physical = 265935 ; free virtual = 441561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:57 ; elapsed = 00:03:30 . Memory (MB): peak = 2770.773 ; gain = 51.871 ; free physical = 265938 ; free virtual = 441564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:03:33 . Memory (MB): peak = 2770.773 ; gain = 51.871 ; free physical = 265938 ; free virtual = 441564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:03:33 . Memory (MB): peak = 2770.773 ; gain = 51.871 ; free physical = 265938 ; free virtual = 441564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:01 ; elapsed = 00:03:34 . Memory (MB): peak = 2770.773 ; gain = 51.871 ; free physical = 265938 ; free virtual = 441564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:01 ; elapsed = 00:03:34 . Memory (MB): peak = 2770.773 ; gain = 51.871 ; free physical = 265938 ; free virtual = 441564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:01 ; elapsed = 00:03:34 . Memory (MB): peak = 2770.773 ; gain = 51.871 ; free physical = 265938 ; free virtual = 441564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:01 ; elapsed = 00:03:34 . Memory (MB): peak = 2770.773 ; gain = 51.871 ; free physical = 265938 ; free virtual = 441564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    12|
|3     |LUT2  |    24|
|4     |LUT3  |    78|
|5     |LUT4  |   528|
|6     |LUT5  |     7|
|7     |LUT6  |  2273|
|8     |MUXF7 |  1088|
|9     |MUXF8 |   512|
|10    |FDRE  |  4195|
|11    |FDSE  |     7|
|12    |IBUF  |    26|
|13    |OBUF  |    33|
+------+------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |  8784|
|2     |  channels |dmx_dpram |  8553|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:01 ; elapsed = 00:03:34 . Memory (MB): peak = 2770.773 ; gain = 51.871 ; free physical = 265938 ; free virtual = 441564
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:01 ; elapsed = 00:03:34 . Memory (MB): peak = 2770.773 ; gain = 51.871 ; free physical = 265939 ; free virtual = 441565
Synthesis Optimization Complete : Time (s): cpu = 00:03:01 ; elapsed = 00:03:34 . Memory (MB): peak = 2770.777 ; gain = 51.871 ; free physical = 265939 ; free virtual = 441565
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2770.785 ; gain = 0.000 ; free physical = 266024 ; free virtual = 441650
INFO: [Netlist 29-17] Analyzing 1600 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dmx_tx' is not ideal for floorplanning, since the cellview 'dmx_dpram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.785 ; gain = 0.000 ; free physical = 265957 ; free virtual = 441583
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ec22cf25
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:10 ; elapsed = 00:03:38 . Memory (MB): peak = 2770.785 ; gain = 52.012 ; free physical = 266116 ; free virtual = 441742
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/util_temp_dmx_tx_vivado_synth.log
# report_timing_summary -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/timing_temp_dmx_tx_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2917.586 ; gain = 146.801 ; free physical = 265672 ; free virtual = 441331
# report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/power_temp_dmx_tx_vivado_synth.log
Command: report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/dmx512_tx/power_temp_dmx_tx_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Aug 31 23:46:39 2022...
real 258.54
user 218.81
sys 41.67
