User-defined configuration file (./cfg_files/SRAM_cache.cfg) is loaded


cap input beginning: 262144 bytes
Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 256KB
Data Width : 512Bits (64Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...

valid inputs

inputParameter->numLevelsMemCell == [2, 4]: 2
inputParameter->isMLC == [true, false]: false
inputParameter->fileMemCell == "[SRAM, RRAM]": ./cell_defs/SRAM.cell
cell->memCellType == [memristor (5)]: 0

continuing


=============
CONFIGURATION
=============
Bank Organization: 128 x 32
 - Row Activation   : 1 / 128
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 8 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 4
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 954.330um x 288.958um = 275761.389um^2
 |--- Mat Area      = 7.456um x 9.030um = 67.325um^2   (53.740%)
 |--- Subarray Area = 3.728um x 3.755um = 13.997um^2   (64.620%)
 - Area Efficiency = 53.740%
Timing:
 -  Read Latency = 316.886ps
 |--- H-Tree Latency = 142.114ps
 |--- Mat Latency    = 174.772ps
    |--- Predecoder Latency = 70.713ps
    |--- Subarray Latency   = 104.059ps
       |--- Row Decoder Latency = 39.948ps
       |--- Bitline Latency     = 36.693ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 23.431ps
       |--- Precharge Latency   = 29.351ps
 - Write Latency = 245.829ps
 |--- H-Tree Latency = 71.057ps
 |--- Mat Latency    = 174.772ps
    |--- Predecoder Latency = 70.713ps
    |--- Subarray Latency   = 104.059ps
       |--- Row Decoder Latency = 39.948ps
       |--- Charge Latency      = 7.427ps
 - Read Bandwidth  = 684.767GB/s
 - Write Bandwidth = 615.035GB/s
Power:
 -  Read Dynamic Energy = 77.023pJ
 |--- H-Tree Dynamic Energy = 74.948pJ
 |--- Mat Dynamic Energy    = 0.065pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.016pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Senseamp Dynamic Energy    = 0.001pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Precharge Dynamic Energy   = 0.006pJ
 - Write Dynamic Energy = 75.824pJ
 |--- H-Tree Dynamic Energy = 74.948pJ
 |--- Mat Dynamic Energy    = 0.027pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.006pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Mux Dynamic Energy         = 0.001pJ
 - Leakage Power = 30.707uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 7.497nW per mat

Finished!
