14:12:45 DEBUG : Logs will be stored at 'D:/Semester1/CEG5203/workspace/project-fpga/IDE.log'.
14:12:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Semester1\CEG5203\workspace\project-fpga\temp_xsdb_launch_script.tcl
14:12:48 INFO  : Registering command handlers for Vitis TCF services
14:12:48 INFO  : Platform repository initialization has completed.
14:12:51 INFO  : XSCT server has started successfully.
14:12:51 INFO  : Successfully done setting XSCT server connection channel  
14:12:51 INFO  : plnx-install-location is set to ''
14:12:51 INFO  : Successfully done query RDI_DATADIR 
14:12:51 INFO  : Successfully done setting workspace for the tool. 
14:45:35 DEBUG : Logs will be stored at 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/IDE.log'.
14:45:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\temp_xsdb_launch_script.tcl
14:45:38 INFO  : Platform repository initialization has completed.
14:45:39 INFO  : Registering command handlers for Vitis TCF services
14:45:40 INFO  : XSCT server has started successfully.
14:45:40 INFO  : Successfully done setting XSCT server connection channel  
14:45:40 INFO  : plnx-install-location is set to ''
14:45:40 INFO  : Successfully done setting workspace for the tool. 
14:45:40 INFO  : Successfully done query RDI_DATADIR 
14:56:56 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;ceg5203_project
14:56:56 WARN  : Failed to closehw "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/hw/design_1_wrapper.xsa"
Reason: D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
14:58:11 INFO  : Result from executing command 'getProjects': ceg5203_project
14:58:11 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:02:56 INFO  : Result from executing command 'getProjects': ceg5203_project
15:02:56 INFO  : Result from executing command 'getPlatforms': ceg5203_project|D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/ceg5203_project.xpfm;xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:02:57 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
15:04:04 INFO  : Result from executing command 'removePlatformRepo': 
15:07:56 INFO  : Result from executing command 'getProjects': ceg5203_project
15:07:56 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:07:57 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
15:19:31 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
15:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:27 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
15:32:27 INFO  : 'jtag frequency' command is executed.
15:32:27 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:32:27 INFO  : Context for 'APU' is selected.
15:32:28 INFO  : System reset is completed.
15:32:31 INFO  : 'after 3000' command is executed.
15:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
15:32:35 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
15:32:35 INFO  : Context for 'APU' is selected.
15:32:36 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
15:32:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:36 INFO  : Context for 'APU' is selected.
15:32:36 INFO  : Boot mode is read from the target.
15:32:39 INFO  : Boot mode of the target is set to jtag.
15:32:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:32:40 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:32:40 INFO  : 'set bp_32_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:32:41 INFO  : 'con -block -timeout 60' command is executed.
15:32:41 INFO  : 'bpremove $bp_32_40_fsbl_bp' command is executed.
15:32:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:32:41 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
15:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_32_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
----------------End of Script----------------

15:32:41 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
15:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:15 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
15:33:15 INFO  : 'jtag frequency' command is executed.
15:33:15 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:33:15 INFO  : Context for 'APU' is selected.
15:33:15 INFO  : System reset is completed.
15:33:18 INFO  : 'after 3000' command is executed.
15:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
15:33:22 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
15:33:22 INFO  : Context for 'APU' is selected.
15:33:22 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
15:33:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:22 INFO  : Context for 'APU' is selected.
15:33:22 INFO  : Boot mode is read from the target.
15:33:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:23 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:23 INFO  : 'set bp_33_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:33:24 INFO  : 'con -block -timeout 60' command is executed.
15:33:24 INFO  : 'bpremove $bp_33_23_fsbl_bp' command is executed.
15:33:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:25 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_33_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:25 INFO  : 'con' command is executed.
15:33:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:33:25 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
15:36:01 INFO  : Disconnected from the channel tcfchan#4.
15:36:37 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
15:36:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:46 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
15:36:46 INFO  : 'jtag frequency' command is executed.
15:36:46 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:36:46 INFO  : Context for 'APU' is selected.
15:36:46 INFO  : System reset is completed.
15:36:50 INFO  : 'after 3000' command is executed.
15:36:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
15:36:54 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
15:36:54 INFO  : Context for 'APU' is selected.
15:36:54 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
15:36:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:54 INFO  : Context for 'APU' is selected.
15:36:54 INFO  : Boot mode is read from the target.
15:36:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:55 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:55 INFO  : 'set bp_36_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:36:56 INFO  : 'con -block -timeout 60' command is executed.
15:36:56 INFO  : 'bpremove $bp_36_55_fsbl_bp' command is executed.
15:36:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:57 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_36_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:57 INFO  : 'con' command is executed.
15:36:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:36:57 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
15:39:42 INFO  : Disconnected from the channel tcfchan#5.
15:43:13 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
15:43:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:20 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
15:43:20 INFO  : 'jtag frequency' command is executed.
15:43:20 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:43:20 INFO  : Context for 'APU' is selected.
15:43:20 INFO  : System reset is completed.
15:43:23 INFO  : 'after 3000' command is executed.
15:43:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
15:43:28 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
15:43:28 INFO  : Context for 'APU' is selected.
15:43:28 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
15:43:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:28 INFO  : Context for 'APU' is selected.
15:43:28 INFO  : Boot mode is read from the target.
15:43:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:29 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:29 INFO  : 'set bp_43_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:43:30 INFO  : 'con -block -timeout 60' command is executed.
15:43:30 INFO  : 'bpremove $bp_43_29_fsbl_bp' command is executed.
15:43:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:31 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_43_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:31 INFO  : 'con' command is executed.
15:43:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:43:31 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
15:51:05 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
15:51:12 INFO  : Disconnected from the channel tcfchan#6.
15:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:14 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
15:51:14 INFO  : 'jtag frequency' command is executed.
15:51:14 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:51:14 INFO  : Context for 'APU' is selected.
15:51:14 INFO  : System reset is completed.
15:51:17 INFO  : 'after 3000' command is executed.
15:51:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
15:51:22 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
15:51:22 INFO  : Context for 'APU' is selected.
15:51:22 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
15:51:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:22 INFO  : Context for 'APU' is selected.
15:51:22 INFO  : Boot mode is read from the target.
15:51:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:23 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:23 INFO  : 'set bp_51_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:51:24 INFO  : 'con -block -timeout 60' command is executed.
15:51:24 INFO  : 'bpremove $bp_51_23_fsbl_bp' command is executed.
15:51:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:25 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_51_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:25 INFO  : 'con' command is executed.
15:51:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:51:25 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:05:57 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:06:37 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:09:34 INFO  : Disconnected from the channel tcfchan#7.
18:09:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:39 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:09:39 INFO  : 'jtag frequency' command is executed.
18:09:39 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:09:39 INFO  : Context for 'APU' is selected.
18:09:39 INFO  : System reset is completed.
18:09:42 INFO  : 'after 3000' command is executed.
18:09:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:09:47 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:09:47 INFO  : Context for 'APU' is selected.
18:09:47 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:09:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:47 INFO  : Context for 'APU' is selected.
18:09:47 INFO  : Boot mode is read from the target.
18:09:49 INFO  : Boot mode of the target is set to jtag.
18:09:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:09:50 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:09:50 INFO  : 'set bp_9_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:09:51 INFO  : 'con -block -timeout 60' command is executed.
18:09:51 INFO  : 'bpremove $bp_9_50_fsbl_bp' command is executed.
18:09:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:09:51 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
18:09:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_9_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
----------------End of Script----------------

18:09:51 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
18:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:33 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:10:33 INFO  : 'jtag frequency' command is executed.
18:10:33 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:10:33 INFO  : Context for 'APU' is selected.
18:10:33 INFO  : System reset is completed.
18:10:37 INFO  : 'after 3000' command is executed.
18:10:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:10:41 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:10:41 INFO  : Context for 'APU' is selected.
18:10:41 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:10:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:41 INFO  : Context for 'APU' is selected.
18:10:41 INFO  : Boot mode is read from the target.
18:10:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:42 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:42 INFO  : 'set bp_10_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:10:43 INFO  : 'con -block -timeout 60' command is executed.
18:10:43 INFO  : 'bpremove $bp_10_42_fsbl_bp' command is executed.
18:10:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:44 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_10_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:44 INFO  : 'con' command is executed.
18:10:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:10:44 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:11:30 INFO  : Disconnected from the channel tcfchan#8.
18:12:13 DEBUG : Logs will be stored at 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/IDE.log'.
18:12:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\temp_xsdb_launch_script.tcl
18:12:16 INFO  : XSCT server has started successfully.
18:12:16 INFO  : Successfully done setting XSCT server connection channel  
18:12:16 INFO  : plnx-install-location is set to ''
18:12:16 INFO  : Successfully done setting workspace for the tool. 
18:12:17 INFO  : Successfully done query RDI_DATADIR 
18:12:17 INFO  : Platform repository initialization has completed.
18:12:17 INFO  : Registering command handlers for Vitis TCF services
18:12:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:39 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:12:39 INFO  : 'jtag frequency' command is executed.
18:12:39 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:12:39 INFO  : Context for 'APU' is selected.
18:12:39 INFO  : System reset is completed.
18:12:42 INFO  : 'after 3000' command is executed.
18:12:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:12:47 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:12:47 INFO  : Context for 'APU' is selected.
18:12:47 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:12:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:47 INFO  : Context for 'APU' is selected.
18:12:47 INFO  : Boot mode is read from the target.
18:12:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:12:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:12:48 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:12:48 INFO  : 'set bp_12_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:12:49 INFO  : 'con -block -timeout 60' command is executed.
18:12:49 INFO  : 'bpremove $bp_12_48_fsbl_bp' command is executed.
18:12:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:12:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:12:50 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:12:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_12_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:12:50 INFO  : 'con' command is executed.
18:12:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:12:50 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:13:04 INFO  : Disconnected from the channel tcfchan#1.
18:13:36 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:13:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa is already opened

18:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:10 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:14:10 INFO  : 'jtag frequency' command is executed.
18:14:10 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:14:10 INFO  : Context for 'APU' is selected.
18:14:10 INFO  : System reset is completed.
18:14:13 INFO  : 'after 3000' command is executed.
18:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:14:18 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:14:18 INFO  : Context for 'APU' is selected.
18:14:19 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:14:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:19 INFO  : Context for 'APU' is selected.
18:14:19 INFO  : Boot mode is read from the target.
18:14:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:14:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:14:19 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:14:19 INFO  : 'set bp_14_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:14:20 INFO  : 'con -block -timeout 60' command is executed.
18:14:20 INFO  : 'bpremove $bp_14_19_fsbl_bp' command is executed.
18:14:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:14:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:14:21 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:14:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_14_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:14:21 INFO  : 'con' command is executed.
18:14:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:14:21 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:14:32 INFO  : Disconnected from the channel tcfchan#3.
18:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:15:13 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:15:26 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:15:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa is already opened

18:17:24 DEBUG : Logs will be stored at 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/IDE.log'.
18:17:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\temp_xsdb_launch_script.tcl
18:17:27 INFO  : XSCT server has started successfully.
18:17:27 INFO  : Successfully done setting XSCT server connection channel  
18:17:27 INFO  : plnx-install-location is set to ''
18:17:27 INFO  : Successfully done setting workspace for the tool. 
18:17:28 INFO  : Successfully done query RDI_DATADIR 
18:17:28 INFO  : Platform repository initialization has completed.
18:17:28 INFO  : Registering command handlers for Vitis TCF services
18:17:45 INFO  : Result from executing command 'removePlatformRepo': 
18:26:31 INFO  : Result from executing command 'getProjects': ceg5203_project
18:26:31 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:26:32 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:27:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:22 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:27:22 INFO  : 'jtag frequency' command is executed.
18:27:22 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:27:22 INFO  : Context for 'APU' is selected.
18:27:23 INFO  : System reset is completed.
18:27:26 INFO  : 'after 3000' command is executed.
18:27:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:27:31 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:27:31 INFO  : Context for 'APU' is selected.
18:27:31 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:27:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:31 INFO  : Context for 'APU' is selected.
18:27:31 INFO  : Boot mode is read from the target.
18:27:33 INFO  : Boot mode of the target is set to jtag.
18:27:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:27:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:27:34 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:27:34 INFO  : 'set bp_27_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:27:35 INFO  : 'con -block -timeout 60' command is executed.
18:27:35 INFO  : 'bpremove $bp_27_34_fsbl_bp' command is executed.
18:27:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:27:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:27:35 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
18:27:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_27_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
----------------End of Script----------------

18:27:35 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
18:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:56 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:27:56 INFO  : 'jtag frequency' command is executed.
18:27:56 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:27:56 INFO  : Context for 'APU' is selected.
18:27:56 INFO  : System reset is completed.
18:27:59 INFO  : 'after 3000' command is executed.
18:27:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:28:04 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:28:04 INFO  : Context for 'APU' is selected.
18:28:04 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:28:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:04 INFO  : Context for 'APU' is selected.
18:28:04 INFO  : Boot mode is read from the target.
18:28:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:28:05 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:28:05 INFO  : 'set bp_28_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:28:06 INFO  : 'con -block -timeout 60' command is executed.
18:28:06 INFO  : 'bpremove $bp_28_5_fsbl_bp' command is executed.
18:28:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:28:06 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:28:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_28_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:28:07 INFO  : 'con' command is executed.
18:28:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:28:07 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:28:36 INFO  : Disconnected from the channel tcfchan#3.
18:41:40 INFO  : Result from executing command 'removePlatformRepo': 
18:45:22 INFO  : Result from executing command 'getProjects': ceg5203_project
18:45:22 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:45:23 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:47:47 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:59 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:47:59 INFO  : 'jtag frequency' command is executed.
18:47:59 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:47:59 INFO  : Context for 'APU' is selected.
18:47:59 INFO  : System reset is completed.
18:48:02 INFO  : 'after 3000' command is executed.
18:48:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:48:07 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:48:07 INFO  : Context for 'APU' is selected.
18:48:07 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:48:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:07 INFO  : Context for 'APU' is selected.
18:48:07 INFO  : Boot mode is read from the target.
18:48:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:48:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:48:08 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:48:08 INFO  : 'set bp_48_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:48:09 INFO  : 'con -block -timeout 60' command is executed.
18:48:09 INFO  : 'bpremove $bp_48_8_fsbl_bp' command is executed.
18:48:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:48:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:48:10 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:48:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_48_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:48:10 INFO  : 'con' command is executed.
18:48:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:48:10 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:48:30 INFO  : Disconnected from the channel tcfchan#6.
18:49:35 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:49:53 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:50:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:02 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:50:02 INFO  : 'jtag frequency' command is executed.
18:50:02 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:50:02 INFO  : Context for 'APU' is selected.
18:50:02 INFO  : System reset is completed.
18:50:05 INFO  : 'after 3000' command is executed.
18:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:50:10 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:50:10 INFO  : Context for 'APU' is selected.
18:50:10 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:50:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:10 INFO  : Context for 'APU' is selected.
18:50:10 INFO  : Boot mode is read from the target.
18:50:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:50:11 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:50:11 INFO  : 'set bp_50_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:50:12 INFO  : 'con -block -timeout 60' command is executed.
18:50:12 INFO  : 'bpremove $bp_50_11_fsbl_bp' command is executed.
18:50:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:50:13 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:50:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_50_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:13 INFO  : 'con' command is executed.
18:50:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:50:13 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:50:36 INFO  : Disconnected from the channel tcfchan#7.
18:51:54 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:52:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:02 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:52:02 INFO  : 'jtag frequency' command is executed.
18:52:02 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:52:02 INFO  : Context for 'APU' is selected.
18:52:02 INFO  : System reset is completed.
18:52:05 INFO  : 'after 3000' command is executed.
18:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:52:10 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:52:10 INFO  : Context for 'APU' is selected.
18:52:10 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:52:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:10 INFO  : Context for 'APU' is selected.
18:52:10 INFO  : Boot mode is read from the target.
18:52:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:52:11 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:52:11 INFO  : 'set bp_52_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:52:12 INFO  : 'con -block -timeout 60' command is executed.
18:52:12 INFO  : 'bpremove $bp_52_11_fsbl_bp' command is executed.
18:52:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:52:13 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:52:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_52_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:52:13 INFO  : 'con' command is executed.
18:52:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:52:13 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:52:35 INFO  : Disconnected from the channel tcfchan#8.
18:52:58 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:21 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:53:21 INFO  : 'jtag frequency' command is executed.
18:53:21 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:53:21 INFO  : Context for 'APU' is selected.
18:53:21 INFO  : System reset is completed.
18:53:24 INFO  : 'after 3000' command is executed.
18:53:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:53:29 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:53:29 INFO  : Context for 'APU' is selected.
18:53:29 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:53:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:29 INFO  : Context for 'APU' is selected.
18:53:29 INFO  : Boot mode is read from the target.
18:53:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:53:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:53:30 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:53:30 INFO  : 'set bp_53_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:53:31 INFO  : 'con -block -timeout 60' command is executed.
18:53:31 INFO  : 'bpremove $bp_53_30_fsbl_bp' command is executed.
18:53:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:53:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:53:32 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:53:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_53_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:53:32 INFO  : 'con' command is executed.
18:53:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:53:32 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:59:28 INFO  : Disconnected from the channel tcfchan#10.
19:06:07 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:08:02 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:08:36 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:44 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:08:44 INFO  : 'jtag frequency' command is executed.
19:08:44 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:08:44 INFO  : Context for 'APU' is selected.
19:08:44 INFO  : System reset is completed.
19:08:47 INFO  : 'after 3000' command is executed.
19:08:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:08:52 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:08:52 INFO  : Context for 'APU' is selected.
19:08:52 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:52 INFO  : Context for 'APU' is selected.
19:08:52 INFO  : Boot mode is read from the target.
19:08:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:08:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:08:53 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:08:53 INFO  : 'set bp_8_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:08:54 INFO  : 'con -block -timeout 60' command is executed.
19:08:54 INFO  : 'bpremove $bp_8_53_fsbl_bp' command is executed.
19:08:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:08:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:08:55 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:08:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_8_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:08:55 INFO  : 'con' command is executed.
19:08:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:08:55 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:10:29 INFO  : Disconnected from the channel tcfchan#11.
19:10:38 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:12:59 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:13:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:06 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:13:06 INFO  : 'jtag frequency' command is executed.
19:13:06 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:13:06 INFO  : Context for 'APU' is selected.
19:13:06 INFO  : System reset is completed.
19:13:09 INFO  : 'after 3000' command is executed.
19:13:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:13:14 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:13:14 INFO  : Context for 'APU' is selected.
19:13:14 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:13:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:14 INFO  : Context for 'APU' is selected.
19:13:14 INFO  : Boot mode is read from the target.
19:13:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:13:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:13:15 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:13:15 INFO  : 'set bp_13_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:13:15 INFO  : 'con -block -timeout 60' command is executed.
19:13:15 INFO  : 'bpremove $bp_13_15_fsbl_bp' command is executed.
19:13:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:13:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:13:16 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:13:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_13_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:13:16 INFO  : 'con' command is executed.
19:13:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:13:16 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:14:09 INFO  : Disconnected from the channel tcfchan#12.
19:17:38 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:44 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:17:44 INFO  : 'jtag frequency' command is executed.
19:17:44 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:17:45 INFO  : Context for 'APU' is selected.
19:17:45 INFO  : System reset is completed.
19:17:48 INFO  : 'after 3000' command is executed.
19:17:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:17:53 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:17:53 INFO  : Context for 'APU' is selected.
19:17:53 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:53 INFO  : Context for 'APU' is selected.
19:17:53 INFO  : Boot mode is read from the target.
19:17:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:17:53 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:17:53 INFO  : 'set bp_17_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:17:55 INFO  : 'con -block -timeout 60' command is executed.
19:17:55 INFO  : 'bpremove $bp_17_53_fsbl_bp' command is executed.
19:17:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:17:55 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:17:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_17_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:56 INFO  : 'con' command is executed.
19:17:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:17:56 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:19:04 INFO  : Disconnected from the channel tcfchan#13.
19:19:07 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:13 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:19:13 INFO  : 'jtag frequency' command is executed.
19:19:13 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:19:13 INFO  : Context for 'APU' is selected.
19:19:13 INFO  : System reset is completed.
19:19:16 INFO  : 'after 3000' command is executed.
19:19:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:19:20 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:19:20 INFO  : Context for 'APU' is selected.
19:19:20 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:19:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:20 INFO  : Context for 'APU' is selected.
19:19:20 INFO  : Boot mode is read from the target.
19:19:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:19:21 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:19:21 INFO  : 'set bp_19_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:19:21 INFO  : 'con -block -timeout 60' command is executed.
19:19:21 INFO  : 'bpremove $bp_19_21_fsbl_bp' command is executed.
19:19:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:19:22 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:19:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_19_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:22 INFO  : 'con' command is executed.
19:19:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:19:22 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:22:10 INFO  : Disconnected from the channel tcfchan#14.
19:22:15 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:19 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:22:19 INFO  : 'jtag frequency' command is executed.
19:22:19 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:22:19 INFO  : Context for 'APU' is selected.
19:22:19 INFO  : System reset is completed.
19:22:22 INFO  : 'after 3000' command is executed.
19:22:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:22:26 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:22:27 INFO  : Context for 'APU' is selected.
19:22:27 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:22:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:27 INFO  : Context for 'APU' is selected.
19:22:27 INFO  : Boot mode is read from the target.
19:22:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:22:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:22:27 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:22:27 INFO  : 'set bp_22_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:22:28 INFO  : 'con -block -timeout 60' command is executed.
19:22:28 INFO  : 'bpremove $bp_22_27_fsbl_bp' command is executed.
19:22:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:22:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:22:29 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:22:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_22_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:22:29 INFO  : 'con' command is executed.
19:22:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:22:29 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:24:25 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:24:33 INFO  : Disconnected from the channel tcfchan#15.
19:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:36 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:24:36 INFO  : 'jtag frequency' command is executed.
19:24:36 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:24:36 INFO  : Context for 'APU' is selected.
19:24:36 INFO  : System reset is completed.
19:24:39 INFO  : 'after 3000' command is executed.
19:24:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:24:44 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:24:44 INFO  : Context for 'APU' is selected.
19:24:44 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:24:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:44 INFO  : Context for 'APU' is selected.
19:24:44 INFO  : Boot mode is read from the target.
19:24:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:24:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:24:44 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:24:44 INFO  : 'set bp_24_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:24:45 INFO  : 'con -block -timeout 60' command is executed.
19:24:45 INFO  : 'bpremove $bp_24_44_fsbl_bp' command is executed.
19:24:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:24:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:24:46 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:24:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_24_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:24:46 INFO  : 'con' command is executed.
19:24:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:24:46 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:26:15 INFO  : Disconnected from the channel tcfchan#16.
19:26:32 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:26:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:40 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:26:40 INFO  : 'jtag frequency' command is executed.
19:26:40 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:26:40 INFO  : Context for 'APU' is selected.
19:26:40 INFO  : System reset is completed.
19:26:43 INFO  : 'after 3000' command is executed.
19:26:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:26:48 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:26:48 INFO  : Context for 'APU' is selected.
19:26:48 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:48 INFO  : Context for 'APU' is selected.
19:26:48 INFO  : Boot mode is read from the target.
19:26:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:26:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:26:49 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:26:49 INFO  : 'set bp_26_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:26:50 INFO  : 'con -block -timeout 60' command is executed.
19:26:50 INFO  : 'bpremove $bp_26_49_fsbl_bp' command is executed.
19:26:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:26:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:26:51 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:26:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_26_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:26:51 INFO  : 'con' command is executed.
19:26:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:26:51 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:29:23 INFO  : Disconnected from the channel tcfchan#17.
19:32:30 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:38 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:32:38 INFO  : 'jtag frequency' command is executed.
19:32:38 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:32:38 INFO  : Context for 'APU' is selected.
19:32:38 INFO  : System reset is completed.
19:32:41 INFO  : 'after 3000' command is executed.
19:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:32:46 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:32:46 INFO  : Context for 'APU' is selected.
19:32:46 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:32:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:46 INFO  : Context for 'APU' is selected.
19:32:46 INFO  : Boot mode is read from the target.
19:32:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:32:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:32:47 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:32:47 INFO  : 'set bp_32_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:32:47 INFO  : 'con -block -timeout 60' command is executed.
19:32:47 INFO  : 'bpremove $bp_32_47_fsbl_bp' command is executed.
19:32:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:32:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:32:48 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:32:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_32_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:32:48 INFO  : 'con' command is executed.
19:32:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:32:48 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:33:18 INFO  : Disconnected from the channel tcfchan#18.
19:33:41 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:04 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:34:04 INFO  : 'jtag frequency' command is executed.
19:34:04 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:34:04 INFO  : Context for 'APU' is selected.
19:34:04 INFO  : System reset is completed.
19:34:07 INFO  : 'after 3000' command is executed.
19:34:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:34:12 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:34:12 INFO  : Context for 'APU' is selected.
19:34:12 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:34:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:12 INFO  : Context for 'APU' is selected.
19:34:12 INFO  : Boot mode is read from the target.
19:34:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:12 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:34:12 INFO  : 'set bp_34_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:34:13 INFO  : 'con -block -timeout 60' command is executed.
19:34:13 INFO  : 'bpremove $bp_34_12_fsbl_bp' command is executed.
19:34:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:15 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:34:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_34_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:15 INFO  : 'con' command is executed.
19:34:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:34:15 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:34:40 INFO  : Disconnected from the channel tcfchan#20.
19:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:45 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:34:45 INFO  : 'jtag frequency' command is executed.
19:34:45 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:34:45 INFO  : Context for 'APU' is selected.
19:34:45 INFO  : System reset is completed.
19:34:48 INFO  : 'after 3000' command is executed.
19:34:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:34:52 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:34:52 INFO  : Context for 'APU' is selected.
19:34:53 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:34:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:53 INFO  : Context for 'APU' is selected.
19:34:53 INFO  : Boot mode is read from the target.
19:34:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:53 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:34:53 INFO  : 'set bp_34_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:34:54 INFO  : 'con -block -timeout 60' command is executed.
19:34:54 INFO  : 'bpremove $bp_34_53_fsbl_bp' command is executed.
19:34:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:55 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:34:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_34_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:55 INFO  : 'con' command is executed.
19:34:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:34:55 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:35:20 INFO  : Disconnected from the channel tcfchan#21.
19:39:58 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:11 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:40:12 INFO  : 'jtag frequency' command is executed.
19:40:12 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:40:12 INFO  : Context for 'APU' is selected.
19:40:12 INFO  : System reset is completed.
19:40:15 INFO  : 'after 3000' command is executed.
19:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:40:20 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:40:20 INFO  : Context for 'APU' is selected.
19:40:20 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:40:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:20 INFO  : Context for 'APU' is selected.
19:40:20 INFO  : Boot mode is read from the target.
19:40:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:40:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:40:20 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:40:20 INFO  : 'set bp_40_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:40:22 INFO  : 'con -block -timeout 60' command is executed.
19:40:22 INFO  : 'bpremove $bp_40_20_fsbl_bp' command is executed.
19:40:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:40:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:40:23 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:40:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_40_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:40:23 INFO  : 'con' command is executed.
19:40:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:40:23 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:41:43 INFO  : Disconnected from the channel tcfchan#22.
14:30:59 DEBUG : Logs will be stored at 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/IDE.log'.
14:31:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\temp_xsdb_launch_script.tcl
14:31:03 INFO  : XSCT server has started successfully.
14:31:03 INFO  : Successfully done setting XSCT server connection channel  
14:31:03 INFO  : plnx-install-location is set to ''
14:31:03 INFO  : Successfully done setting workspace for the tool. 
14:31:03 INFO  : Registering command handlers for Vitis TCF services
14:31:03 INFO  : Platform repository initialization has completed.
14:31:03 INFO  : Successfully done query RDI_DATADIR 
14:31:51 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
14:34:31 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
14:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:54 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
14:35:54 INFO  : 'jtag frequency' command is executed.
14:35:54 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:35:54 INFO  : Context for 'APU' is selected.
14:35:55 INFO  : System reset is completed.
14:35:58 INFO  : 'after 3000' command is executed.
14:35:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
14:36:03 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
14:36:03 INFO  : Context for 'APU' is selected.
14:36:03 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
14:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:03 INFO  : Context for 'APU' is selected.
14:36:03 INFO  : Boot mode is read from the target.
14:36:05 INFO  : Boot mode of the target is set to jtag.
14:36:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:06 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:36:06 INFO  : 'set bp_36_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:36:07 INFO  : 'con -block -timeout 60' command is executed.
14:36:07 INFO  : 'bpremove $bp_36_6_fsbl_bp' command is executed.
14:36:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:07 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
14:36:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_36_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
----------------End of Script----------------

14:36:07 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
14:36:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:40 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
14:36:40 INFO  : 'jtag frequency' command is executed.
14:36:40 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:36:40 INFO  : Context for 'APU' is selected.
14:36:40 INFO  : System reset is completed.
14:36:43 INFO  : 'after 3000' command is executed.
14:36:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
14:36:48 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
14:36:48 INFO  : Context for 'APU' is selected.
14:36:48 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
14:36:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:48 INFO  : Context for 'APU' is selected.
14:36:48 INFO  : Boot mode is read from the target.
14:36:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:48 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:36:48 INFO  : 'set bp_36_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:36:49 INFO  : 'con -block -timeout 60' command is executed.
14:36:49 INFO  : 'bpremove $bp_36_48_fsbl_bp' command is executed.
14:36:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:50 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
14:36:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_36_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:50 INFO  : 'con' command is executed.
14:36:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:36:50 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
14:38:20 INFO  : Disconnected from the channel tcfchan#1.
14:38:38 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
14:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:52 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
14:38:52 INFO  : 'jtag frequency' command is executed.
14:38:52 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:38:53 INFO  : Context for 'APU' is selected.
14:38:53 INFO  : System reset is completed.
14:38:56 INFO  : 'after 3000' command is executed.
14:38:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
14:39:01 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
14:39:01 INFO  : Context for 'APU' is selected.
14:39:01 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
14:39:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:01 INFO  : Context for 'APU' is selected.
14:39:01 INFO  : Boot mode is read from the target.
14:39:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:39:02 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:39:02 INFO  : 'set bp_39_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:39:03 INFO  : 'con -block -timeout 60' command is executed.
14:39:03 INFO  : 'bpremove $bp_39_2_fsbl_bp' command is executed.
14:39:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:39:04 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
14:39:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_39_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:04 INFO  : 'con' command is executed.
14:39:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:39:04 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
14:39:29 INFO  : Disconnected from the channel tcfchan#2.
14:39:48 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
14:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:01 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
14:40:01 INFO  : 'jtag frequency' command is executed.
14:40:01 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:40:01 INFO  : Context for 'APU' is selected.
14:40:01 INFO  : System reset is completed.
14:40:04 INFO  : 'after 3000' command is executed.
14:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
14:40:09 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
14:40:09 INFO  : Context for 'APU' is selected.
14:40:09 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
14:40:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:09 INFO  : Context for 'APU' is selected.
14:40:09 INFO  : Boot mode is read from the target.
14:40:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:40:10 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:10 INFO  : 'set bp_40_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:40:10 INFO  : 'con -block -timeout 60' command is executed.
14:40:10 INFO  : 'bpremove $bp_40_10_fsbl_bp' command is executed.
14:40:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:40:11 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_40_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:11 INFO  : 'con' command is executed.
14:40:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:40:11 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
14:40:26 INFO  : Disconnected from the channel tcfchan#3.
14:40:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:40 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
14:40:40 INFO  : 'jtag frequency' command is executed.
14:40:40 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:40:40 INFO  : Context for 'APU' is selected.
14:40:40 INFO  : System reset is completed.
14:40:43 INFO  : 'after 3000' command is executed.
14:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
14:40:48 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
14:40:48 INFO  : Context for 'APU' is selected.
14:40:55 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
14:40:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:55 INFO  : Context for 'APU' is selected.
14:40:55 INFO  : Boot mode is read from the target.
14:40:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:40:56 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:56 INFO  : 'set bp_40_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:40:56 INFO  : 'con -block -timeout 60' command is executed.
14:40:56 INFO  : 'bpremove $bp_40_56_fsbl_bp' command is executed.
14:40:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:40:57 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_40_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:57 INFO  : 'con' command is executed.
14:40:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:40:57 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
14:42:11 INFO  : Disconnected from the channel tcfchan#4.
18:13:02 DEBUG : Logs will be stored at 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/IDE.log'.
18:13:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\temp_xsdb_launch_script.tcl
18:13:06 INFO  : XSCT server has started successfully.
18:13:06 INFO  : Successfully done setting XSCT server connection channel  
18:13:06 INFO  : plnx-install-location is set to ''
18:13:06 INFO  : Successfully done setting workspace for the tool. 
18:13:07 INFO  : Registering command handlers for Vitis TCF services
18:13:07 INFO  : Successfully done query RDI_DATADIR 
18:13:07 INFO  : Platform repository initialization has completed.
18:14:34 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:15:11 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:16:56 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:20:23 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:22:19 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:23:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:02 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:23:02 INFO  : 'jtag frequency' command is executed.
18:23:02 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:23:02 INFO  : Context for 'APU' is selected.
18:23:03 INFO  : System reset is completed.
18:23:06 INFO  : 'after 3000' command is executed.
18:23:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:23:10 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:23:11 INFO  : Context for 'APU' is selected.
18:23:11 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:23:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:11 INFO  : Context for 'APU' is selected.
18:23:11 INFO  : Boot mode is read from the target.
18:23:14 INFO  : Boot mode of the target is set to jtag.
18:23:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:23:15 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:23:15 INFO  : 'set bp_23_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:23:16 INFO  : 'con -block -timeout 60' command is executed.
18:23:16 INFO  : 'bpremove $bp_23_15_fsbl_bp' command is executed.
18:23:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:23:16 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
18:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_23_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
----------------End of Script----------------

18:23:16 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
18:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:45 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:23:45 INFO  : 'jtag frequency' command is executed.
18:23:45 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:23:45 INFO  : Context for 'APU' is selected.
18:23:45 INFO  : System reset is completed.
18:23:48 INFO  : 'after 3000' command is executed.
18:23:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:23:52 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:23:53 INFO  : Context for 'APU' is selected.
18:23:53 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:23:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:53 INFO  : Context for 'APU' is selected.
18:23:53 INFO  : Boot mode is read from the target.
18:23:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:23:53 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:23:53 INFO  : 'set bp_23_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:23:54 INFO  : 'con -block -timeout 60' command is executed.
18:23:54 INFO  : 'bpremove $bp_23_53_fsbl_bp' command is executed.
18:23:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:23:55 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:23:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_23_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:55 INFO  : 'con' command is executed.
18:23:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:23:55 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:24:37 INFO  : Disconnected from the channel tcfchan#1.
18:24:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:42 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:24:42 INFO  : 'jtag frequency' command is executed.
18:24:42 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:24:42 INFO  : Context for 'APU' is selected.
18:24:42 INFO  : System reset is completed.
18:24:45 INFO  : 'after 3000' command is executed.
18:24:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:24:50 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:24:50 INFO  : Context for 'APU' is selected.
18:24:56 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:24:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:56 INFO  : Context for 'APU' is selected.
18:24:56 INFO  : Boot mode is read from the target.
18:24:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:24:56 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:24:57 INFO  : 'set bp_24_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:24:58 INFO  : 'con -block -timeout 60' command is executed.
18:24:58 INFO  : 'bpremove $bp_24_56_fsbl_bp' command is executed.
18:24:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:24:58 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:24:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_24_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:24:58 INFO  : 'con' command is executed.
18:24:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:24:58 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:25:30 INFO  : Disconnected from the channel tcfchan#2.
18:26:06 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:32:27 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:34 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:32:34 INFO  : 'jtag frequency' command is executed.
18:32:34 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:32:34 INFO  : Context for 'APU' is selected.
18:32:34 INFO  : System reset is completed.
18:32:37 INFO  : 'after 3000' command is executed.
18:32:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:32:42 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:32:42 INFO  : Context for 'APU' is selected.
18:32:43 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:32:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:43 INFO  : Context for 'APU' is selected.
18:32:43 INFO  : Boot mode is read from the target.
18:32:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:32:44 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:32:44 INFO  : 'set bp_32_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:32:44 INFO  : 'con -block -timeout 60' command is executed.
18:32:44 INFO  : 'bpremove $bp_32_44_fsbl_bp' command is executed.
18:32:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:32:44 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:32:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_32_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:32:44 INFO  : 'con' command is executed.
18:32:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:32:44 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:33:00 INFO  : Disconnected from the channel tcfchan#3.
18:34:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:00 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:34:00 INFO  : 'jtag frequency' command is executed.
18:34:00 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:34:00 INFO  : Context for 'APU' is selected.
18:34:01 INFO  : System reset is completed.
18:34:04 INFO  : 'after 3000' command is executed.
18:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:34:08 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:34:08 INFO  : Context for 'APU' is selected.
18:34:15 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:34:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:15 INFO  : Context for 'APU' is selected.
18:34:15 INFO  : Boot mode is read from the target.
18:34:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:34:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:34:16 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:34:16 INFO  : 'set bp_34_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:34:17 INFO  : 'con -block -timeout 60' command is executed.
18:34:17 INFO  : 'bpremove $bp_34_16_fsbl_bp' command is executed.
18:34:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:34:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:34:17 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_34_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:34:17 INFO  : 'con' command is executed.
18:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:34:17 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:34:50 INFO  : Disconnected from the channel tcfchan#4.
18:43:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:31 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:43:31 INFO  : 'jtag frequency' command is executed.
18:43:31 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:43:31 INFO  : Context for 'APU' is selected.
18:43:31 INFO  : System reset is completed.
18:43:34 INFO  : 'after 3000' command is executed.
18:43:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:43:39 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:43:39 INFO  : Context for 'APU' is selected.
18:43:46 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:43:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:46 INFO  : Context for 'APU' is selected.
18:43:46 INFO  : Boot mode is read from the target.
18:43:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:43:46 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:43:46 INFO  : 'set bp_43_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:43:46 INFO  : 'con -block -timeout 60' command is executed.
18:43:46 INFO  : 'bpremove $bp_43_46_fsbl_bp' command is executed.
18:43:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:43:47 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_43_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:47 INFO  : 'con' command is executed.
18:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:43:47 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:46:57 INFO  : Disconnected from the channel tcfchan#5.
18:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:03 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:47:03 INFO  : 'jtag frequency' command is executed.
18:47:03 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:47:03 INFO  : Context for 'APU' is selected.
18:47:03 INFO  : System reset is completed.
18:47:06 INFO  : 'after 3000' command is executed.
18:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:47:11 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:47:11 INFO  : Context for 'APU' is selected.
18:47:17 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:47:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:18 INFO  : Context for 'APU' is selected.
18:47:18 INFO  : Boot mode is read from the target.
18:47:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:47:18 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:47:18 INFO  : 'set bp_47_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:47:18 INFO  : 'con -block -timeout 60' command is executed.
18:47:18 INFO  : 'bpremove $bp_47_18_fsbl_bp' command is executed.
18:47:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:47:19 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:47:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_47_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:19 INFO  : 'con' command is executed.
18:47:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:47:19 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:56:42 INFO  : Disconnected from the channel tcfchan#6.
18:57:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:03 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:57:03 INFO  : 'jtag frequency' command is executed.
18:57:03 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:57:03 INFO  : Context for 'APU' is selected.
18:57:03 INFO  : System reset is completed.
18:57:06 INFO  : 'after 3000' command is executed.
18:57:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:57:11 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:57:11 INFO  : Context for 'APU' is selected.
18:57:17 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:57:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:17 INFO  : Context for 'APU' is selected.
18:57:17 INFO  : Boot mode is read from the target.
18:57:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:57:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:57:18 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:57:18 INFO  : 'set bp_57_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:57:18 INFO  : 'con -block -timeout 60' command is executed.
18:57:18 INFO  : 'bpremove $bp_57_18_fsbl_bp' command is executed.
18:57:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:57:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:57:19 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:57:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_57_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:57:19 INFO  : 'con' command is executed.
18:57:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:57:19 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:01:28 INFO  : Disconnected from the channel tcfchan#7.
19:01:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:31 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:01:31 INFO  : 'jtag frequency' command is executed.
19:01:31 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:01:31 INFO  : Context for 'APU' is selected.
19:01:32 INFO  : System reset is completed.
19:01:35 INFO  : 'after 3000' command is executed.
19:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:01:39 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:01:39 INFO  : Context for 'APU' is selected.
19:01:45 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:01:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:45 INFO  : Context for 'APU' is selected.
19:01:45 INFO  : Boot mode is read from the target.
19:01:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:01:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:01:46 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:01:46 INFO  : 'set bp_1_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:01:47 INFO  : 'con -block -timeout 60' command is executed.
19:01:47 INFO  : 'bpremove $bp_1_46_fsbl_bp' command is executed.
19:01:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:01:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:01:48 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:01:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_1_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:01:48 INFO  : 'con' command is executed.
19:01:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:01:48 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:11:14 INFO  : Disconnected from the channel tcfchan#8.
19:11:47 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:33 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:14:33 INFO  : 'jtag frequency' command is executed.
19:14:33 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:14:33 INFO  : Context for 'APU' is selected.
19:14:33 INFO  : System reset is completed.
19:14:36 INFO  : 'after 3000' command is executed.
19:14:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:14:41 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:14:41 INFO  : Context for 'APU' is selected.
19:14:42 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:14:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:42 INFO  : Context for 'APU' is selected.
19:14:42 INFO  : Boot mode is read from the target.
19:14:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:14:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:14:43 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:14:43 INFO  : 'set bp_14_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:14:43 INFO  : 'con -block -timeout 60' command is executed.
19:14:43 INFO  : 'bpremove $bp_14_43_fsbl_bp' command is executed.
19:14:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:14:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:14:43 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:14:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_14_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:14:43 INFO  : 'con' command is executed.
19:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:14:43 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:17:45 INFO  : Disconnected from the channel tcfchan#9.
19:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:53 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:18:53 INFO  : 'jtag frequency' command is executed.
19:18:53 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:18:53 INFO  : Context for 'APU' is selected.
19:18:53 INFO  : System reset is completed.
19:18:56 INFO  : 'after 3000' command is executed.
19:18:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:19:01 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:19:01 INFO  : Context for 'APU' is selected.
19:19:07 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:19:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:07 INFO  : Context for 'APU' is selected.
19:19:07 INFO  : Boot mode is read from the target.
19:19:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:19:07 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:19:08 INFO  : 'set bp_19_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:19:08 INFO  : 'con -block -timeout 60' command is executed.
19:19:08 INFO  : 'bpremove $bp_19_7_fsbl_bp' command is executed.
19:19:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:19:08 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_19_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:08 INFO  : 'con' command is executed.
19:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:19:08 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:19:19 INFO  : Disconnected from the channel tcfchan#10.
19:19:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:40 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:19:40 INFO  : 'jtag frequency' command is executed.
19:19:40 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:19:40 INFO  : Context for 'APU' is selected.
19:19:40 INFO  : System reset is completed.
19:19:43 INFO  : 'after 3000' command is executed.
19:19:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:19:48 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:19:48 INFO  : Context for 'APU' is selected.
19:19:54 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:19:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:54 INFO  : Context for 'APU' is selected.
19:19:54 INFO  : Boot mode is read from the target.
19:19:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:19:55 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:19:55 INFO  : 'set bp_19_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:19:55 INFO  : 'con -block -timeout 60' command is executed.
19:19:55 INFO  : 'bpremove $bp_19_55_fsbl_bp' command is executed.
19:19:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:19:55 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:19:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_19_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:56 INFO  : 'con' command is executed.
19:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:19:56 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:32:27 INFO  : Disconnected from the channel tcfchan#11.
19:36:08 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:36:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:27 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:36:27 INFO  : 'jtag frequency' command is executed.
19:36:27 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:36:27 INFO  : Context for 'APU' is selected.
19:36:27 INFO  : System reset is completed.
19:36:30 INFO  : 'after 3000' command is executed.
19:36:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:36:35 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:36:35 INFO  : Context for 'APU' is selected.
19:36:36 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:36:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:36 INFO  : Context for 'APU' is selected.
19:36:36 INFO  : Boot mode is read from the target.
19:36:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:36:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:36:36 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:36:36 INFO  : 'set bp_36_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:36:37 INFO  : 'con -block -timeout 60' command is executed.
19:36:37 INFO  : 'bpremove $bp_36_36_fsbl_bp' command is executed.
19:36:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:36:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:36:38 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_36_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:36:38 INFO  : 'con' command is executed.
19:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:36:38 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:38:28 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:43:46 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:44:34 INFO  : Disconnected from the channel tcfchan#12.
19:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:36 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:44:36 INFO  : 'jtag frequency' command is executed.
19:44:36 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:44:36 INFO  : Context for 'APU' is selected.
19:44:36 INFO  : System reset is completed.
19:44:39 INFO  : 'after 3000' command is executed.
19:44:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:44:44 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:44:44 INFO  : Context for 'APU' is selected.
19:44:51 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:51 INFO  : Context for 'APU' is selected.
19:44:51 INFO  : Boot mode is read from the target.
19:44:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:51 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:51 INFO  : 'set bp_44_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:44:52 INFO  : 'con -block -timeout 60' command is executed.
19:44:52 INFO  : 'bpremove $bp_44_51_fsbl_bp' command is executed.
19:44:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:53 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_44_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:53 INFO  : 'con' command is executed.
19:44:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:44:53 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:46:37 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:46:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa is already opened

19:47:09 INFO  : Disconnected from the channel tcfchan#13.
19:47:13 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
19:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:17 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
19:52:17 INFO  : 'jtag frequency' command is executed.
19:52:17 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:52:17 INFO  : Context for 'APU' is selected.
19:52:17 INFO  : System reset is completed.
19:52:20 INFO  : 'after 3000' command is executed.
19:52:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
19:52:25 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
19:52:25 INFO  : Context for 'APU' is selected.
19:52:26 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
19:52:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:26 INFO  : Context for 'APU' is selected.
19:52:26 INFO  : Boot mode is read from the target.
19:52:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:52:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:52:26 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:52:26 INFO  : 'set bp_52_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:52:26 INFO  : 'con -block -timeout 60' command is executed.
19:52:26 INFO  : 'bpremove $bp_52_26_fsbl_bp' command is executed.
19:52:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:52:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:52:27 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
19:52:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_52_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:52:27 INFO  : 'con' command is executed.
19:52:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:52:27 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
19:59:28 INFO  : Disconnected from the channel tcfchan#15.
21:23:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:46 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
21:23:46 INFO  : 'jtag frequency' command is executed.
21:23:46 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:23:46 INFO  : Context for 'APU' is selected.
21:23:47 INFO  : System reset is completed.
21:23:50 INFO  : 'after 3000' command is executed.
21:23:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
21:23:54 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
21:23:54 INFO  : Context for 'APU' is selected.
21:24:01 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
21:24:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:01 INFO  : Context for 'APU' is selected.
21:24:01 INFO  : Boot mode is read from the target.
21:24:04 INFO  : Boot mode of the target is set to jtag.
21:24:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:24:05 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:24:05 INFO  : 'set bp_24_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:24:06 INFO  : 'con -block -timeout 60' command is executed.
21:24:06 INFO  : 'bpremove $bp_24_5_fsbl_bp' command is executed.
21:24:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:24:06 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
21:24:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_24_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
----------------End of Script----------------

21:24:06 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
21:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:36 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
21:24:36 INFO  : 'jtag frequency' command is executed.
21:24:36 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:24:36 INFO  : Context for 'APU' is selected.
21:24:36 INFO  : System reset is completed.
21:24:40 INFO  : 'after 3000' command is executed.
21:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
21:24:44 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
21:24:44 INFO  : Context for 'APU' is selected.
21:24:44 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
21:24:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:44 INFO  : Context for 'APU' is selected.
21:24:44 INFO  : Boot mode is read from the target.
21:24:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:24:45 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:24:45 INFO  : 'set bp_24_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:24:46 INFO  : 'con -block -timeout 60' command is executed.
21:24:46 INFO  : 'bpremove $bp_24_45_fsbl_bp' command is executed.
21:24:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:24:46 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
21:24:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_24_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:46 INFO  : 'con' command is executed.
21:24:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:24:46 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
21:34:44 INFO  : Disconnected from the channel tcfchan#16.
21:34:53 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
21:35:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:22 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
21:35:22 INFO  : 'jtag frequency' command is executed.
21:35:22 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:35:22 INFO  : Context for 'APU' is selected.
21:35:22 INFO  : System reset is completed.
21:35:25 INFO  : 'after 3000' command is executed.
21:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
21:35:30 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
21:35:30 INFO  : Context for 'APU' is selected.
21:35:31 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
21:35:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:31 INFO  : Context for 'APU' is selected.
21:35:31 INFO  : Boot mode is read from the target.
21:35:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:35:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:35:31 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:35:31 INFO  : 'set bp_35_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:35:31 INFO  : 'con -block -timeout 60' command is executed.
21:35:31 INFO  : 'bpremove $bp_35_31_fsbl_bp' command is executed.
21:35:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:35:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:35:32 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
21:35:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_35_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:35:32 INFO  : 'con' command is executed.
21:35:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:35:32 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
21:36:48 INFO  : Disconnected from the channel tcfchan#17.
21:37:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:06 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
21:37:06 INFO  : 'jtag frequency' command is executed.
21:37:06 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:37:06 INFO  : Context for 'APU' is selected.
21:37:06 INFO  : System reset is completed.
21:37:09 INFO  : 'after 3000' command is executed.
21:37:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
21:37:14 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
21:37:14 INFO  : Context for 'APU' is selected.
21:37:21 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
21:37:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:21 INFO  : Context for 'APU' is selected.
21:37:21 INFO  : Boot mode is read from the target.
21:37:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:37:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:37:21 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:37:21 INFO  : 'set bp_37_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:37:22 INFO  : 'con -block -timeout 60' command is executed.
21:37:22 INFO  : 'bpremove $bp_37_21_fsbl_bp' command is executed.
21:37:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:37:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:37:23 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
21:37:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_37_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:37:23 INFO  : 'con' command is executed.
21:37:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:37:23 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
21:41:23 INFO  : Disconnected from the channel tcfchan#18.
21:48:16 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
21:48:57 INFO  : Result from executing command 'removePlatformRepo': 
21:52:46 INFO  : Result from executing command 'getProjects': ceg5203_project
21:52:46 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
21:52:47 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
21:53:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:06 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
21:53:06 INFO  : 'jtag frequency' command is executed.
21:53:06 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:53:06 INFO  : Context for 'APU' is selected.
21:53:06 INFO  : System reset is completed.
21:53:09 INFO  : 'after 3000' command is executed.
21:53:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
21:53:14 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
21:53:14 INFO  : Context for 'APU' is selected.
21:53:15 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
21:53:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:15 INFO  : Context for 'APU' is selected.
21:53:15 INFO  : Boot mode is read from the target.
21:53:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:53:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:53:16 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:53:16 INFO  : 'set bp_53_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:53:16 INFO  : 'con -block -timeout 60' command is executed.
21:53:16 INFO  : 'bpremove $bp_53_16_fsbl_bp' command is executed.
21:53:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:53:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:53:16 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
21:53:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_53_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:53:16 INFO  : 'con' command is executed.
21:53:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:53:16 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
21:54:24 INFO  : Disconnected from the channel tcfchan#21.
21:58:41 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
21:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:57 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
21:58:57 INFO  : 'jtag frequency' command is executed.
21:58:57 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:58:57 INFO  : Context for 'APU' is selected.
21:58:57 INFO  : System reset is completed.
21:59:00 INFO  : 'after 3000' command is executed.
21:59:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
21:59:05 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
21:59:05 INFO  : Context for 'APU' is selected.
21:59:05 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
21:59:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:05 INFO  : Context for 'APU' is selected.
21:59:05 INFO  : Boot mode is read from the target.
21:59:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:59:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:59:06 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:59:06 INFO  : 'set bp_59_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:59:06 INFO  : 'con -block -timeout 60' command is executed.
21:59:06 INFO  : 'bpremove $bp_59_6_fsbl_bp' command is executed.
21:59:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:59:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:59:07 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
21:59:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_59_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:59:07 INFO  : 'con' command is executed.
21:59:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:59:07 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
22:00:34 INFO  : Disconnected from the channel tcfchan#22.
20:08:25 DEBUG : Logs will be stored at 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/IDE.log'.
20:08:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\temp_xsdb_launch_script.tcl
20:08:28 INFO  : XSCT server has started successfully.
20:08:28 INFO  : Successfully done setting XSCT server connection channel  
20:08:28 INFO  : plnx-install-location is set to ''
20:08:28 INFO  : Successfully done setting workspace for the tool. 
20:08:29 INFO  : Registering command handlers for Vitis TCF services
20:08:29 INFO  : Successfully done query RDI_DATADIR 
20:08:29 INFO  : Platform repository initialization has completed.
20:10:39 INFO  : Hardware specification for platform project 'ceg5203_project' is updated.
20:10:48 INFO  : Result from executing command 'removePlatformRepo': 
20:15:53 INFO  : Result from executing command 'getProjects': ceg5203_project
20:15:53 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
20:15:53 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
20:20:58 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
20:22:38 INFO  : Successfully removed platform .
20:22:38 INFO  : Platform 'ceg5203_project' is added to custom repositories.
20:22:50 INFO  : Result from executing command 'removePlatformRepo': 
20:26:22 INFO  : Result from executing command 'getProjects': ceg5203_project
20:26:22 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
20:26:23 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
20:26:27 INFO  : The hardware specification used by project 'sobel_filter' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:26:27 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
20:26:27 INFO  : The updated bitstream files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream' in project 'sobel_filter'.
20:26:27 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit\psu_init.tcl' stored in project is removed.
20:26:27 INFO  : The updated ps init files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit' in project 'sobel_filter'.
20:28:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:10 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
20:28:10 INFO  : 'jtag frequency' command is executed.
20:28:10 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:28:10 INFO  : Context for 'APU' is selected.
20:28:11 INFO  : System reset is completed.
20:28:14 INFO  : 'after 3000' command is executed.
20:28:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
20:28:18 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
20:28:19 INFO  : Context for 'APU' is selected.
20:28:19 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
20:28:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:19 INFO  : Context for 'APU' is selected.
20:28:19 INFO  : Boot mode is read from the target.
20:28:29 INFO  : Boot mode of the target is set to jtag.
20:28:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:28:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:28:30 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:28:30 INFO  : 'set bp_28_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:28:31 INFO  : 'con -block -timeout 60' command is executed.
20:28:31 INFO  : 'bpremove $bp_28_30_fsbl_bp' command is executed.
20:28:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:28:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:28:31 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
20:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_28_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
----------------End of Script----------------

20:28:31 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
20:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:08 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
20:29:08 INFO  : 'jtag frequency' command is executed.
20:29:08 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:29:08 INFO  : Context for 'APU' is selected.
20:29:08 INFO  : System reset is completed.
20:29:11 INFO  : 'after 3000' command is executed.
20:29:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
20:29:15 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
20:29:15 INFO  : Context for 'APU' is selected.
20:29:15 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
20:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:15 INFO  : Context for 'APU' is selected.
20:29:16 INFO  : Boot mode is read from the target.
20:29:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:29:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:29:16 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:29:16 INFO  : 'set bp_29_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:29:17 INFO  : 'con -block -timeout 60' command is executed.
20:29:17 INFO  : 'bpremove $bp_29_16_fsbl_bp' command is executed.
20:29:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:29:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:29:18 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
20:29:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_29_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:29:18 INFO  : 'con' command is executed.
20:29:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:29:18 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
20:31:47 INFO  : Disconnected from the channel tcfchan#6.
20:33:56 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
20:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:06 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
20:34:06 INFO  : 'jtag frequency' command is executed.
20:34:06 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:34:06 INFO  : Context for 'APU' is selected.
20:34:06 INFO  : System reset is completed.
20:34:09 INFO  : 'after 3000' command is executed.
20:34:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
20:34:14 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
20:34:14 INFO  : Context for 'APU' is selected.
20:34:14 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
20:34:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:14 INFO  : Context for 'APU' is selected.
20:34:14 INFO  : Boot mode is read from the target.
20:34:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:34:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:34:15 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:34:15 INFO  : 'set bp_34_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:34:16 INFO  : 'con -block -timeout 60' command is executed.
20:34:16 INFO  : 'bpremove $bp_34_15_fsbl_bp' command is executed.
20:34:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:34:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:34:17 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
20:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_34_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:34:17 INFO  : 'con' command is executed.
20:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:34:17 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
20:35:05 INFO  : Disconnected from the channel tcfchan#7.
20:35:50 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
20:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:18 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
20:36:18 INFO  : 'jtag frequency' command is executed.
20:36:18 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:36:18 INFO  : Context for 'APU' is selected.
20:36:18 INFO  : System reset is completed.
20:36:21 INFO  : 'after 3000' command is executed.
20:36:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
20:36:26 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
20:36:26 INFO  : Context for 'APU' is selected.
20:36:26 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
20:36:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:26 INFO  : Context for 'APU' is selected.
20:36:26 INFO  : Boot mode is read from the target.
20:36:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:36:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:36:27 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:36:27 INFO  : 'set bp_36_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:36:28 INFO  : 'con -block -timeout 60' command is executed.
20:36:28 INFO  : 'bpremove $bp_36_27_fsbl_bp' command is executed.
20:36:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:36:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:36:29 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
20:36:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_36_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:36:29 INFO  : 'con' command is executed.
20:36:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:36:29 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
20:37:17 INFO  : Disconnected from the channel tcfchan#9.
22:43:44 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
22:44:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:57 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
22:44:57 INFO  : 'jtag frequency' command is executed.
22:44:57 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:44:57 INFO  : Context for 'APU' is selected.
22:44:58 INFO  : System reset is completed.
22:45:01 INFO  : 'after 3000' command is executed.
22:45:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
22:45:05 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
22:45:05 INFO  : Context for 'APU' is selected.
22:45:05 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
22:45:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:06 INFO  : Context for 'APU' is selected.
22:45:06 INFO  : Boot mode is read from the target.
22:45:07 INFO  : Boot mode of the target is set to jtag.
22:45:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:45:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:45:08 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:45:08 INFO  : 'set bp_45_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:45:09 INFO  : 'con -block -timeout 60' command is executed.
22:45:09 INFO  : 'bpremove $bp_45_8_fsbl_bp' command is executed.
22:45:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:45:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:45:09 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
22:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_45_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
----------------End of Script----------------

22:45:09 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
22:45:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:34 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
22:45:34 INFO  : 'jtag frequency' command is executed.
22:45:34 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:45:34 INFO  : Context for 'APU' is selected.
22:45:34 INFO  : System reset is completed.
22:45:37 INFO  : 'after 3000' command is executed.
22:45:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
22:45:41 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
22:45:41 INFO  : Context for 'APU' is selected.
22:45:41 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
22:45:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:41 INFO  : Context for 'APU' is selected.
22:45:41 INFO  : Boot mode is read from the target.
22:45:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:45:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:45:42 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:45:42 INFO  : 'set bp_45_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:45:43 INFO  : 'con -block -timeout 60' command is executed.
22:45:43 INFO  : 'bpremove $bp_45_42_fsbl_bp' command is executed.
22:45:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:45:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:45:44 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
22:45:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_45_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:45:44 INFO  : 'con' command is executed.
22:45:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:45:44 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
22:50:34 INFO  : Disconnected from the channel tcfchan#10.
22:52:25 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
22:52:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:36 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
22:52:36 INFO  : 'jtag frequency' command is executed.
22:52:36 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:52:36 INFO  : Context for 'APU' is selected.
22:52:36 INFO  : System reset is completed.
22:52:39 INFO  : 'after 3000' command is executed.
22:52:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
22:52:44 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
22:52:44 INFO  : Context for 'APU' is selected.
22:52:44 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
22:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:44 INFO  : Context for 'APU' is selected.
22:52:44 INFO  : Boot mode is read from the target.
22:52:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:52:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:52:45 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:52:45 INFO  : 'set bp_52_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:52:46 INFO  : 'con -block -timeout 60' command is executed.
22:52:46 INFO  : 'bpremove $bp_52_45_fsbl_bp' command is executed.
22:52:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:52:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:52:47 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
22:52:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_52_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:52:47 INFO  : 'con' command is executed.
22:52:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:52:47 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
22:55:53 INFO  : Disconnected from the channel tcfchan#11.
23:07:25 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
23:08:39 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
23:09:49 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
23:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:57 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
23:09:57 INFO  : 'jtag frequency' command is executed.
23:09:57 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:09:57 INFO  : Context for 'APU' is selected.
23:09:57 INFO  : System reset is completed.
23:10:00 INFO  : 'after 3000' command is executed.
23:10:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
23:10:05 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
23:10:05 INFO  : Context for 'APU' is selected.
23:10:05 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
23:10:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:05 INFO  : Context for 'APU' is selected.
23:10:05 INFO  : Boot mode is read from the target.
23:10:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:10:05 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:10:06 INFO  : 'set bp_10_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:10:07 INFO  : 'con -block -timeout 60' command is executed.
23:10:07 INFO  : 'bpremove $bp_10_5_fsbl_bp' command is executed.
23:10:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:10:07 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
23:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_10_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:08 INFO  : 'con' command is executed.
23:10:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:10:08 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
23:11:31 INFO  : Disconnected from the channel tcfchan#12.
23:14:33 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
23:16:54 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
23:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:01 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
23:17:01 INFO  : 'jtag frequency' command is executed.
23:17:01 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:17:01 INFO  : Context for 'APU' is selected.
23:17:01 INFO  : System reset is completed.
23:17:04 INFO  : 'after 3000' command is executed.
23:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
23:17:09 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
23:17:09 INFO  : Context for 'APU' is selected.
23:17:09 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
23:17:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:09 INFO  : Context for 'APU' is selected.
23:17:09 INFO  : Boot mode is read from the target.
23:17:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:17:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:17:10 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:17:10 INFO  : 'set bp_17_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:17:11 INFO  : 'con -block -timeout 60' command is executed.
23:17:11 INFO  : 'bpremove $bp_17_10_fsbl_bp' command is executed.
23:17:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:17:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:17:11 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
23:17:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_17_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:17:11 INFO  : 'con' command is executed.
23:17:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:17:11 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
23:20:20 INFO  : Disconnected from the channel tcfchan#13.
23:20:24 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
23:20:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:31 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
23:20:31 INFO  : 'jtag frequency' command is executed.
23:20:31 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:20:31 INFO  : Context for 'APU' is selected.
23:20:31 INFO  : System reset is completed.
23:20:34 INFO  : 'after 3000' command is executed.
23:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
23:20:38 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
23:20:38 INFO  : Context for 'APU' is selected.
23:20:38 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
23:20:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:38 INFO  : Context for 'APU' is selected.
23:20:38 INFO  : Boot mode is read from the target.
23:20:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:20:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:20:39 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:20:39 INFO  : 'set bp_20_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:20:40 INFO  : 'con -block -timeout 60' command is executed.
23:20:40 INFO  : 'bpremove $bp_20_39_fsbl_bp' command is executed.
23:20:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:20:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:20:40 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
23:20:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_20_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:20:41 INFO  : 'con' command is executed.
23:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:20:41 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
23:21:38 INFO  : Disconnected from the channel tcfchan#14.
13:01:32 INFO  : Hardware specification for platform project 'ceg5203_project' is updated.
13:01:46 INFO  : Result from executing command 'removePlatformRepo': 
13:06:06 INFO  : Result from executing command 'getProjects': ceg5203_project
13:06:06 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:06:07 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
13:06:22 INFO  : Result from executing command 'removePlatformRepo': 
13:10:16 INFO  : Result from executing command 'getProjects': ceg5203_project
13:10:16 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:10:18 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
13:19:51 INFO  : The hardware specification used by project 'sobel_filter' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:19:51 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
13:19:51 INFO  : The updated bitstream files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream' in project 'sobel_filter'.
13:19:51 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit\psu_init.tcl' stored in project is removed.
13:19:51 INFO  : The updated ps init files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit' in project 'sobel_filter'.
13:19:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:55 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
13:19:55 INFO  : 'jtag frequency' command is executed.
13:19:55 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:19:55 INFO  : Context for 'APU' is selected.
13:19:56 INFO  : System reset is completed.
13:19:59 INFO  : 'after 3000' command is executed.
13:19:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
13:20:03 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
13:20:03 INFO  : Context for 'APU' is selected.
13:20:04 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
13:20:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:04 INFO  : Context for 'APU' is selected.
13:20:04 INFO  : Boot mode is read from the target.
13:20:06 INFO  : Boot mode of the target is set to jtag.
13:20:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:20:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:20:06 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:20:06 INFO  : 'set bp_20_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:20:07 INFO  : 'con -block -timeout 60' command is executed.
13:20:07 INFO  : 'bpremove $bp_20_6_fsbl_bp' command is executed.
13:20:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:20:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:20:08 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
13:20:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_20_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
----------------End of Script----------------

13:20:08 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
13:20:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:28 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
13:20:28 INFO  : 'jtag frequency' command is executed.
13:20:28 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:20:28 INFO  : Context for 'APU' is selected.
13:20:28 INFO  : System reset is completed.
13:20:31 INFO  : 'after 3000' command is executed.
13:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
13:20:35 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
13:20:35 INFO  : Context for 'APU' is selected.
13:20:35 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
13:20:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:35 INFO  : Context for 'APU' is selected.
13:20:35 INFO  : Boot mode is read from the target.
13:20:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:20:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:20:36 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:20:36 INFO  : 'set bp_20_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:20:37 INFO  : 'con -block -timeout 60' command is executed.
13:20:37 INFO  : 'bpremove $bp_20_36_fsbl_bp' command is executed.
13:20:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:20:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:20:37 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
13:20:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_20_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:20:38 INFO  : 'con' command is executed.
13:20:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:20:38 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
13:32:04 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
13:32:12 INFO  : Disconnected from the channel tcfchan#19.
13:32:28 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
13:32:48 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
13:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:01 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
13:33:01 INFO  : 'jtag frequency' command is executed.
13:33:01 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:33:01 INFO  : Context for 'APU' is selected.
13:33:01 INFO  : System reset is completed.
13:33:04 INFO  : 'after 3000' command is executed.
13:33:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
13:33:09 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
13:33:09 INFO  : Context for 'APU' is selected.
13:33:09 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
13:33:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:09 INFO  : Context for 'APU' is selected.
13:33:09 INFO  : Boot mode is read from the target.
13:33:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:33:10 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:33:10 INFO  : 'set bp_33_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:33:11 INFO  : 'con -block -timeout 60' command is executed.
13:33:11 INFO  : 'bpremove $bp_33_10_fsbl_bp' command is executed.
13:33:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:33:12 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
13:33:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_33_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:12 INFO  : 'con' command is executed.
13:33:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:33:12 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
13:35:33 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
13:39:47 INFO  : Disconnected from the channel tcfchan#20.
13:39:59 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
13:40:05 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
13:40:23 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
14:08:14 INFO  : Hardware specification for platform project 'ceg5203_project' is updated.
14:08:25 INFO  : Result from executing command 'removePlatformRepo': 
14:12:46 INFO  : Result from executing command 'getProjects': ceg5203_project
14:12:46 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:12:47 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
14:13:30 INFO  : The hardware specification used by project 'sobel_filter' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:13:30 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
14:13:30 INFO  : The updated bitstream files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream' in project 'sobel_filter'.
14:13:30 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit\psu_init.tcl' stored in project is removed.
14:13:31 INFO  : The updated ps init files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit' in project 'sobel_filter'.
14:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:35 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
14:13:35 INFO  : 'jtag frequency' command is executed.
14:13:35 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:13:35 INFO  : Context for 'APU' is selected.
14:13:35 INFO  : System reset is completed.
14:13:38 INFO  : 'after 3000' command is executed.
14:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
14:13:43 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
14:13:43 INFO  : Context for 'APU' is selected.
14:13:43 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
14:13:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:43 INFO  : Context for 'APU' is selected.
14:13:43 INFO  : Boot mode is read from the target.
14:13:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:44 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:44 INFO  : 'set bp_13_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:13:44 INFO  : 'con -block -timeout 60' command is executed.
14:13:44 INFO  : 'bpremove $bp_13_44_fsbl_bp' command is executed.
14:13:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:45 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_13_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:45 INFO  : 'con' command is executed.
14:13:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:13:45 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
14:20:35 INFO  : Disconnected from the channel tcfchan#23.
17:24:42 INFO  : Hardware specification for platform project 'ceg5203_project' is updated.
17:24:49 INFO  : Result from executing command 'removePlatformRepo': 
17:29:12 INFO  : Result from executing command 'getProjects': ceg5203_project
17:29:12 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:29:13 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
17:29:59 INFO  : The hardware specification used by project 'sobel_filter' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:29:59 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:29:59 INFO  : The updated bitstream files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream' in project 'sobel_filter'.
17:29:59 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit\psu_init.tcl' stored in project is removed.
17:30:00 INFO  : The updated ps init files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit' in project 'sobel_filter'.
17:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:04 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
17:30:04 INFO  : 'jtag frequency' command is executed.
17:30:04 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:30:04 INFO  : Context for 'APU' is selected.
17:30:05 INFO  : System reset is completed.
17:30:08 INFO  : 'after 3000' command is executed.
17:30:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
17:30:13 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
17:30:13 INFO  : Context for 'APU' is selected.
17:30:13 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
17:30:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:13 INFO  : Context for 'APU' is selected.
17:30:13 INFO  : Boot mode is read from the target.
17:30:15 INFO  : Boot mode of the target is set to jtag.
17:30:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:15 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:15 INFO  : 'set bp_30_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:30:17 INFO  : 'con -block -timeout 60' command is executed.
17:30:17 INFO  : 'bpremove $bp_30_15_fsbl_bp' command is executed.
17:30:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:17 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
17:30:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_30_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
----------------End of Script----------------

17:30:17 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
17:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:44 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
17:30:44 INFO  : 'jtag frequency' command is executed.
17:30:44 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:30:44 INFO  : Context for 'APU' is selected.
17:30:44 INFO  : System reset is completed.
17:30:47 INFO  : 'after 3000' command is executed.
17:30:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
17:30:52 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
17:30:52 INFO  : Context for 'APU' is selected.
17:30:52 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
17:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:52 INFO  : Context for 'APU' is selected.
17:30:52 INFO  : Boot mode is read from the target.
17:30:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:52 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:52 INFO  : 'set bp_30_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:30:53 INFO  : 'con -block -timeout 60' command is executed.
17:30:53 INFO  : 'bpremove $bp_30_52_fsbl_bp' command is executed.
17:30:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:54 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_30_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:54 INFO  : 'con' command is executed.
17:30:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:30:54 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
17:35:14 INFO  : Disconnected from the channel tcfchan#26.
17:36:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:31 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
17:36:31 INFO  : 'jtag frequency' command is executed.
17:36:31 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:36:31 INFO  : Context for 'APU' is selected.
17:36:31 INFO  : System reset is completed.
17:36:34 INFO  : 'after 3000' command is executed.
17:36:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
17:36:39 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
17:36:39 INFO  : Context for 'APU' is selected.
17:36:39 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
17:36:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:39 INFO  : Context for 'APU' is selected.
17:36:39 INFO  : Boot mode is read from the target.
17:36:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:36:40 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:36:40 INFO  : 'set bp_36_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:36:40 INFO  : 'con -block -timeout 60' command is executed.
17:36:40 INFO  : 'bpremove $bp_36_40_fsbl_bp' command is executed.
17:36:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:36:41 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
17:36:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_36_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:36:41 INFO  : 'con' command is executed.
17:36:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:36:41 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
17:37:16 INFO  : Disconnected from the channel tcfchan#27.
17:37:22 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
17:37:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:33 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
17:37:33 INFO  : 'jtag frequency' command is executed.
17:37:33 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:37:33 INFO  : Context for 'APU' is selected.
17:37:33 INFO  : System reset is completed.
17:37:36 INFO  : 'after 3000' command is executed.
17:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
17:37:41 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
17:37:41 INFO  : Context for 'APU' is selected.
17:37:41 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
17:37:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:41 INFO  : Context for 'APU' is selected.
17:37:41 INFO  : Boot mode is read from the target.
17:37:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:41 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:42 INFO  : 'set bp_37_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:37:42 INFO  : 'con -block -timeout 60' command is executed.
17:37:42 INFO  : 'bpremove $bp_37_41_fsbl_bp' command is executed.
17:37:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:37:42 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
17:37:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_37_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:37:42 INFO  : 'con' command is executed.
17:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:37:42 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
17:45:32 INFO  : Disconnected from the channel tcfchan#28.
17:45:44 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
17:45:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:51 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
17:45:51 INFO  : 'jtag frequency' command is executed.
17:45:51 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:45:51 INFO  : Context for 'APU' is selected.
17:45:51 INFO  : System reset is completed.
17:45:54 INFO  : 'after 3000' command is executed.
17:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
17:45:59 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
17:45:59 INFO  : Context for 'APU' is selected.
17:45:59 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
17:45:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:59 INFO  : Context for 'APU' is selected.
17:45:59 INFO  : Boot mode is read from the target.
17:45:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:45:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:46:00 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:46:00 INFO  : 'set bp_46_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:46:00 INFO  : 'con -block -timeout 60' command is executed.
17:46:00 INFO  : 'bpremove $bp_46_0_fsbl_bp' command is executed.
17:46:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:46:00 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
17:46:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_46_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:01 INFO  : 'con' command is executed.
17:46:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:46:01 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
17:46:30 INFO  : Disconnected from the channel tcfchan#29.
17:48:17 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
17:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:23 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
17:48:23 INFO  : 'jtag frequency' command is executed.
17:48:23 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:48:23 INFO  : Context for 'APU' is selected.
17:48:24 INFO  : System reset is completed.
17:48:27 INFO  : 'after 3000' command is executed.
17:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
17:48:32 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
17:48:32 INFO  : Context for 'APU' is selected.
17:48:32 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
17:48:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:32 INFO  : Context for 'APU' is selected.
17:48:32 INFO  : Boot mode is read from the target.
17:48:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:48:32 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:48:32 INFO  : 'set bp_48_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:48:33 INFO  : 'con -block -timeout 60' command is executed.
17:48:33 INFO  : 'bpremove $bp_48_32_fsbl_bp' command is executed.
17:48:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:48:33 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
17:48:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_48_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:33 INFO  : 'con' command is executed.
17:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:48:33 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
17:50:26 INFO  : Disconnected from the channel tcfchan#30.
17:51:04 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
17:51:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:19 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
17:51:19 INFO  : 'jtag frequency' command is executed.
17:51:19 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:51:19 INFO  : Context for 'APU' is selected.
17:51:19 INFO  : System reset is completed.
17:51:22 INFO  : 'after 3000' command is executed.
17:51:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
17:51:27 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
17:51:27 INFO  : Context for 'APU' is selected.
17:51:27 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
17:51:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:27 INFO  : Context for 'APU' is selected.
17:51:27 INFO  : Boot mode is read from the target.
17:51:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:51:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:51:28 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:51:28 INFO  : 'set bp_51_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:51:28 INFO  : 'con -block -timeout 60' command is executed.
17:51:28 INFO  : 'bpremove $bp_51_28_fsbl_bp' command is executed.
17:51:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:51:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:51:29 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
17:51:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_51_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:51:29 INFO  : 'con' command is executed.
17:51:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:51:29 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
17:59:19 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
17:59:29 INFO  : Disconnected from the channel tcfchan#31.
18:09:44 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:09:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:53 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:09:53 INFO  : 'jtag frequency' command is executed.
18:09:53 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:09:53 INFO  : Context for 'APU' is selected.
18:09:53 INFO  : System reset is completed.
18:09:56 INFO  : 'after 3000' command is executed.
18:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:10:01 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:10:01 INFO  : Context for 'APU' is selected.
18:10:01 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:10:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:01 INFO  : Context for 'APU' is selected.
18:10:01 INFO  : Boot mode is read from the target.
18:10:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:01 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:01 INFO  : 'set bp_10_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:10:02 INFO  : 'con -block -timeout 60' command is executed.
18:10:02 INFO  : 'bpremove $bp_10_1_fsbl_bp' command is executed.
18:10:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:02 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_10_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:02 INFO  : 'con' command is executed.
18:10:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:10:02 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:15:53 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:16:01 INFO  : Disconnected from the channel tcfchan#32.
18:16:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:04 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:16:05 INFO  : 'jtag frequency' command is executed.
18:16:05 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:16:05 INFO  : Context for 'APU' is selected.
18:16:05 INFO  : System reset is completed.
18:16:08 INFO  : 'after 3000' command is executed.
18:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:16:12 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:16:12 INFO  : Context for 'APU' is selected.
18:16:12 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:16:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:12 INFO  : Context for 'APU' is selected.
18:16:12 INFO  : Boot mode is read from the target.
18:16:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:16:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:16:13 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:16:13 INFO  : 'set bp_16_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:16:14 INFO  : 'con -block -timeout 60' command is executed.
18:16:14 INFO  : 'bpremove $bp_16_13_fsbl_bp' command is executed.
18:16:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:16:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:16:14 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:16:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_16_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:16:15 INFO  : 'con' command is executed.
18:16:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:16:15 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:17:14 INFO  : Disconnected from the channel tcfchan#33.
18:17:18 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
18:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:30 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
18:17:30 INFO  : 'jtag frequency' command is executed.
18:17:30 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:17:30 INFO  : Context for 'APU' is selected.
18:17:30 INFO  : System reset is completed.
18:17:33 INFO  : 'after 3000' command is executed.
18:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
18:17:38 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
18:17:38 INFO  : Context for 'APU' is selected.
18:17:38 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
18:17:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:38 INFO  : Context for 'APU' is selected.
18:17:38 INFO  : Boot mode is read from the target.
18:17:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:17:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:17:39 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:17:39 INFO  : 'set bp_17_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:17:40 INFO  : 'con -block -timeout 60' command is executed.
18:17:40 INFO  : 'bpremove $bp_17_39_fsbl_bp' command is executed.
18:17:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:17:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:17:40 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
18:17:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_17_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:17:40 INFO  : 'con' command is executed.
18:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:17:40 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
18:30:49 INFO  : Disconnected from the channel tcfchan#34.
18:44:07 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
21:46:16 DEBUG : Logs will be stored at 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/IDE.log'.
21:46:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\temp_xsdb_launch_script.tcl
21:46:20 INFO  : XSCT server has started successfully.
21:46:20 INFO  : plnx-install-location is set to ''
21:46:20 INFO  : Successfully done setting XSCT server connection channel  
21:46:20 INFO  : Successfully done setting workspace for the tool. 
21:46:21 INFO  : Registering command handlers for Vitis TCF services
21:46:21 INFO  : Successfully done query RDI_DATADIR 
21:46:21 INFO  : Platform repository initialization has completed.
21:48:19 INFO  : Hardware specification for platform project 'ceg5203_project' is updated.
21:50:12 INFO  : Result from executing command 'getProjects': ceg5203_project
21:50:12 INFO  : Result from executing command 'getPlatforms': ceg5203_project|D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/ceg5203_project.xpfm;xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
21:50:13 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
21:50:55 INFO  : The hardware specification used by project 'sobel_filter' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:50:55 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
21:50:55 INFO  : The updated bitstream files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream' in project 'sobel_filter'.
21:50:55 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit\psu_init.tcl' stored in project is removed.
21:50:56 INFO  : The updated ps init files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit' in project 'sobel_filter'.
21:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:00 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
21:51:00 INFO  : 'jtag frequency' command is executed.
21:51:00 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:51:00 INFO  : Context for 'APU' is selected.
21:51:00 INFO  : System reset is completed.
21:51:04 INFO  : 'after 3000' command is executed.
21:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
21:51:08 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
21:51:08 INFO  : Context for 'APU' is selected.
21:51:09 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
21:51:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:09 INFO  : Context for 'APU' is selected.
21:51:09 INFO  : Boot mode is read from the target.
21:51:11 INFO  : Boot mode of the target is set to jtag.
21:51:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:51:12 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:51:12 INFO  : 'set bp_51_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:51:13 INFO  : 'con -block -timeout 60' command is executed.
21:51:13 INFO  : 'bpremove $bp_51_12_fsbl_bp' command is executed.
21:51:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:51:13 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
21:51:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_51_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
----------------End of Script----------------

21:51:13 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
21:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:44 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
21:51:44 INFO  : 'jtag frequency' command is executed.
21:51:44 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:51:45 INFO  : Context for 'APU' is selected.
21:51:45 INFO  : System reset is completed.
21:51:48 INFO  : 'after 3000' command is executed.
21:51:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
21:51:52 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
21:51:52 INFO  : Context for 'APU' is selected.
21:51:52 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
21:51:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:52 INFO  : Context for 'APU' is selected.
21:51:52 INFO  : Boot mode is read from the target.
21:51:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:51:53 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:51:53 INFO  : 'set bp_51_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:51:54 INFO  : 'con -block -timeout 60' command is executed.
21:51:54 INFO  : 'bpremove $bp_51_53_fsbl_bp' command is executed.
21:51:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:51:54 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
21:51:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_51_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:54 INFO  : 'con' command is executed.
21:51:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:51:54 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
21:58:59 INFO  : Disconnected from the channel tcfchan#2.
22:28:33 INFO  : Hardware specification for platform project 'ceg5203_project' is updated.
22:29:27 INFO  : Result from executing command 'getProjects': ceg5203_project
22:29:27 INFO  : Result from executing command 'getPlatforms': ceg5203_project|D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/ceg5203_project.xpfm;xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
22:29:28 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
22:29:38 INFO  : The hardware specification used by project 'sobel_filter' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:29:38 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
22:29:38 INFO  : The updated bitstream files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream' in project 'sobel_filter'.
22:29:38 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit\psu_init.tcl' stored in project is removed.
22:29:39 INFO  : The updated ps init files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit' in project 'sobel_filter'.
22:29:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:43 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
22:29:43 INFO  : 'jtag frequency' command is executed.
22:29:43 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:29:43 INFO  : Context for 'APU' is selected.
22:29:43 INFO  : System reset is completed.
22:29:46 INFO  : 'after 3000' command is executed.
22:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
22:29:51 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
22:29:51 INFO  : Context for 'APU' is selected.
22:29:52 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
22:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:52 INFO  : Context for 'APU' is selected.
22:29:52 INFO  : Boot mode is read from the target.
22:29:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:29:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:29:53 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:29:53 INFO  : 'set bp_29_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:29:54 INFO  : 'con -block -timeout 60' command is executed.
22:29:54 INFO  : 'bpremove $bp_29_53_fsbl_bp' command is executed.
22:29:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:29:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:29:54 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
22:29:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_29_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:29:54 INFO  : 'con' command is executed.
22:29:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:29:54 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
22:31:15 INFO  : Disconnected from the channel tcfchan#4.
22:32:29 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
22:32:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:36 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
22:32:36 INFO  : 'jtag frequency' command is executed.
22:32:36 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:32:36 INFO  : Context for 'APU' is selected.
22:32:36 INFO  : System reset is completed.
22:32:39 INFO  : 'after 3000' command is executed.
22:32:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
22:32:44 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
22:32:44 INFO  : Context for 'APU' is selected.
22:32:44 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
22:32:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:44 INFO  : Context for 'APU' is selected.
22:32:44 INFO  : Boot mode is read from the target.
22:32:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:32:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:32:45 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:32:45 INFO  : 'set bp_32_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:32:45 INFO  : 'con -block -timeout 60' command is executed.
22:32:45 INFO  : 'bpremove $bp_32_45_fsbl_bp' command is executed.
22:32:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:32:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:32:46 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
22:32:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_32_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:32:46 INFO  : 'con' command is executed.
22:32:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:32:46 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
22:37:45 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
22:37:54 INFO  : Disconnected from the channel tcfchan#5.
22:38:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:12 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
22:38:12 INFO  : 'jtag frequency' command is executed.
22:38:12 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:38:12 INFO  : Context for 'APU' is selected.
22:38:12 INFO  : System reset is completed.
22:38:15 INFO  : 'after 3000' command is executed.
22:38:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
22:38:20 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
22:38:20 INFO  : Context for 'APU' is selected.
22:38:20 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
22:38:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:20 INFO  : Context for 'APU' is selected.
22:38:20 INFO  : Boot mode is read from the target.
22:38:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:38:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:38:20 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:38:20 INFO  : 'set bp_38_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:38:21 INFO  : 'con -block -timeout 60' command is executed.
22:38:21 INFO  : 'bpremove $bp_38_20_fsbl_bp' command is executed.
22:38:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:38:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:38:21 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
22:38:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_38_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:38:21 INFO  : 'con' command is executed.
22:38:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:38:21 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
22:39:23 INFO  : Disconnected from the channel tcfchan#6.
01:20:59 DEBUG : Logs will be stored at 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/IDE.log'.
01:21:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\temp_xsdb_launch_script.tcl
01:21:03 INFO  : XSCT server has started successfully.
01:21:03 INFO  : Successfully done setting XSCT server connection channel  
01:21:03 INFO  : plnx-install-location is set to ''
01:21:03 INFO  : Successfully done setting workspace for the tool. 
01:21:04 INFO  : Successfully done query RDI_DATADIR 
01:21:04 INFO  : Platform repository initialization has completed.
01:21:04 INFO  : Registering command handlers for Vitis TCF services
01:22:07 INFO  : Hardware specification for platform project 'ceg5203_project' is updated.
01:23:37 INFO  : Result from executing command 'getProjects': ceg5203_project
01:23:37 INFO  : Result from executing command 'getPlatforms': ceg5203_project|D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/ceg5203_project.xpfm;xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
01:23:38 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
01:23:54 INFO  : The hardware specification used by project 'sobel_filter' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
01:23:54 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
01:23:54 INFO  : The updated bitstream files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream' in project 'sobel_filter'.
01:23:54 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit\psu_init.tcl' stored in project is removed.
01:23:55 INFO  : The updated ps init files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit' in project 'sobel_filter'.
01:23:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:58 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
01:23:58 INFO  : 'jtag frequency' command is executed.
01:23:58 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:23:58 INFO  : Context for 'APU' is selected.
01:23:59 INFO  : System reset is completed.
01:24:02 INFO  : 'after 3000' command is executed.
01:24:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
01:24:07 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
01:24:07 INFO  : Context for 'APU' is selected.
01:24:07 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
01:24:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:07 INFO  : Context for 'APU' is selected.
01:24:07 INFO  : Boot mode is read from the target.
01:24:08 INFO  : Boot mode of the target is set to jtag.
01:24:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:24:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:24:09 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:24:09 INFO  : 'set bp_24_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:24:10 INFO  : 'con -block -timeout 60' command is executed.
01:24:10 INFO  : 'bpremove $bp_24_9_fsbl_bp' command is executed.
01:24:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:24:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:24:10 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
01:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_24_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
----------------End of Script----------------

01:24:10 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
01:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:32 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
01:24:32 INFO  : 'jtag frequency' command is executed.
01:24:32 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:24:32 INFO  : Context for 'APU' is selected.
01:24:32 INFO  : System reset is completed.
01:24:35 INFO  : 'after 3000' command is executed.
01:24:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
01:24:39 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
01:24:39 INFO  : Context for 'APU' is selected.
01:24:39 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
01:24:39 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:39 INFO  : Context for 'APU' is selected.
01:24:39 INFO  : Boot mode is read from the target.
01:24:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:24:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:24:40 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:24:40 INFO  : 'set bp_24_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:24:41 INFO  : 'con -block -timeout 60' command is executed.
01:24:41 INFO  : 'bpremove $bp_24_40_fsbl_bp' command is executed.
01:24:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:24:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:24:41 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
01:24:41 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_24_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:24:42 INFO  : 'con' command is executed.
01:24:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:24:42 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
01:28:46 INFO  : Disconnected from the channel tcfchan#2.
11:42:24 DEBUG : Logs will be stored at 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/IDE.log'.
11:42:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\temp_xsdb_launch_script.tcl
11:42:27 INFO  : XSCT server has started successfully.
11:42:27 INFO  : plnx-install-location is set to ''
11:42:27 INFO  : Successfully done setting XSCT server connection channel  
11:42:27 INFO  : Successfully done setting workspace for the tool. 
11:42:28 INFO  : Registering command handlers for Vitis TCF services
11:42:28 INFO  : Successfully done query RDI_DATADIR 
11:42:28 INFO  : Platform repository initialization has completed.
11:43:37 INFO  : Hardware specification for platform project 'ceg5203_project' is updated.
11:44:37 INFO  : Result from executing command 'getProjects': ceg5203_project
11:44:37 INFO  : Result from executing command 'getPlatforms': ceg5203_project|D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/ceg5203_project.xpfm;xilinx_zcu102_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Program/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
11:44:38 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
11:44:47 INFO  : The hardware specification used by project 'sobel_filter' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:44:47 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
11:44:47 INFO  : The updated bitstream files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\bitstream' in project 'sobel_filter'.
11:44:47 INFO  : The file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit\psu_init.tcl' stored in project is removed.
11:44:47 INFO  : The updated ps init files are copied from platform to folder 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter\_ide\psinit' in project 'sobel_filter'.
11:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:51 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
11:44:51 INFO  : 'jtag frequency' command is executed.
11:44:51 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:44:52 INFO  : Context for 'APU' is selected.
11:44:52 INFO  : System reset is completed.
11:44:55 INFO  : 'after 3000' command is executed.
11:44:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
11:45:00 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
11:45:00 INFO  : Context for 'APU' is selected.
11:45:00 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
11:45:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:00 INFO  : Context for 'APU' is selected.
11:45:00 INFO  : Boot mode is read from the target.
11:45:04 INFO  : Boot mode of the target is set to jtag.
11:45:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:45:05 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:45:05 INFO  : 'set bp_45_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:45:06 INFO  : 'con -block -timeout 60' command is executed.
11:45:06 INFO  : 'bpremove $bp_45_5_fsbl_bp' command is executed.
11:45:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:45:06 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
11:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_45_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
----------------End of Script----------------

11:45:06 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
11:45:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:28 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
11:45:28 INFO  : 'jtag frequency' command is executed.
11:45:28 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:45:28 INFO  : Context for 'APU' is selected.
11:45:28 INFO  : System reset is completed.
11:45:31 INFO  : 'after 3000' command is executed.
11:45:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
11:45:35 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
11:45:35 INFO  : Context for 'APU' is selected.
11:45:36 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
11:45:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:36 INFO  : Context for 'APU' is selected.
11:45:36 INFO  : Boot mode is read from the target.
11:45:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:45:36 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:45:36 INFO  : 'set bp_45_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:45:37 INFO  : 'con -block -timeout 60' command is executed.
11:45:37 INFO  : 'bpremove $bp_45_36_fsbl_bp' command is executed.
11:45:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:45:38 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
11:45:38 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_45_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:38 INFO  : 'con' command is executed.
11:45:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:45:38 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
11:47:54 INFO  : Disconnected from the channel tcfchan#2.
11:51:16 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
11:53:29 INFO  : Checking for BSP changes to sync application flags for project 'sobel_filter'...
11:53:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:37 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
11:53:37 INFO  : 'jtag frequency' command is executed.
11:53:37 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:53:37 INFO  : Context for 'APU' is selected.
11:53:37 INFO  : System reset is completed.
11:53:40 INFO  : 'after 3000' command is executed.
11:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
11:53:45 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
11:53:45 INFO  : Context for 'APU' is selected.
11:53:45 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
11:53:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:45 INFO  : Context for 'APU' is selected.
11:53:45 INFO  : Boot mode is read from the target.
11:53:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:53:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:53:46 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:53:46 INFO  : 'set bp_53_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:53:46 INFO  : 'con -block -timeout 60' command is executed.
11:53:46 INFO  : 'bpremove $bp_53_46_fsbl_bp' command is executed.
11:53:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:53:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:53:46 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
11:53:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_53_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:53:47 INFO  : 'con' command is executed.
11:53:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:53:47 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
11:54:23 INFO  : Disconnected from the channel tcfchan#3.
11:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:41 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL13RTM5FNHA' is selected.
11:54:41 INFO  : 'jtag frequency' command is executed.
11:54:41 INFO  : Sourcing of 'D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:54:41 INFO  : Context for 'APU' is selected.
11:54:41 INFO  : System reset is completed.
11:54:44 INFO  : 'after 3000' command is executed.
11:54:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}' command is executed.
11:54:49 INFO  : Device configured successfully with "D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit"
11:54:49 INFO  : Context for 'APU' is selected.
11:54:49 INFO  : Hardware design and registers information is loaded from 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa'.
11:54:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:49 INFO  : Context for 'APU' is selected.
11:54:49 INFO  : Boot mode is read from the target.
11:54:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:54:50 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:54:50 INFO  : 'set bp_54_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:54:51 INFO  : 'con -block -timeout 60' command is executed.
11:54:51 INFO  : 'bpremove $bp_54_50_fsbl_bp' command is executed.
11:54:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:54:52 INFO  : The application 'D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf' is downloaded to processor 'psu_cortexa53_0'.
11:54:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Program/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL13RTM5FNHA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL13RTM5FNHA-04724093-0"}
fpga -file D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/sw/ceg5203_project/boot/fsbl.elf
set bp_54_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:52 INFO  : 'con' command is executed.
11:54:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:54:52 INFO  : Launch script is exported to file 'D:\Semester1\CEG5203\workspace\project-fpga\vitisclassic2023\sobel_filter_system\_ide\scripts\debugger_sobel_filter-default.tcl'
11:57:09 INFO  : Disconnected from the channel tcfchan#4.
