Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Oct 21 17:30:48 2022
| Host         : n7-b301-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.620        0.000                      0                   41        0.275        0.000                      0                   41        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.620        0.000                      0                   41        0.275        0.000                      0                   41        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 AN_generator_component/clock_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/clock_divider_component/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 2.410ns (54.533%)  route 2.009ns (45.467%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  AN_generator_component/clock_divider_component/counter_reg[0]/Q
                         net (fo=34, routed)          1.169     6.948    AN_generator_component/clock_divider_component/counter[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.543 r  AN_generator_component/clock_divider_component/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.543    AN_generator_component/clock_divider_component/counter0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.660 r  AN_generator_component/clock_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.660    AN_generator_component/clock_divider_component/counter0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.777 r  AN_generator_component/clock_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.777    AN_generator_component/clock_divider_component/counter0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.894 r  AN_generator_component/clock_divider_component/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.894    AN_generator_component/clock_divider_component/counter0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.011 r  AN_generator_component/clock_divider_component/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.011    AN_generator_component/clock_divider_component/counter0_carry__3_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  AN_generator_component/clock_divider_component/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.128    AN_generator_component/clock_divider_component/counter0_carry__4_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.245 r  AN_generator_component/clock_divider_component/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.245    AN_generator_component/clock_divider_component/counter0_carry__5_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.568 r  AN_generator_component/clock_divider_component/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.840     9.408    AN_generator_component/clock_divider_component/data0[30]
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.334     9.742 r  AN_generator_component/clock_divider_component/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.742    AN_generator_component/clock_divider_component/counter_0[30]
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.599    15.022    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[30]/C
                         clock pessimism              0.301    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.075    15.362    AN_generator_component/clock_divider_component/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 AN_generator_component/clock_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/clock_divider_component/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 2.150ns (51.978%)  route 1.986ns (48.022%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  AN_generator_component/clock_divider_component/counter_reg[0]/Q
                         net (fo=34, routed)          1.169     6.948    AN_generator_component/clock_divider_component/counter[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.543 r  AN_generator_component/clock_divider_component/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.543    AN_generator_component/clock_divider_component/counter0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.660 r  AN_generator_component/clock_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.660    AN_generator_component/clock_divider_component/counter0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.777 r  AN_generator_component/clock_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.777    AN_generator_component/clock_divider_component/counter0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.894 r  AN_generator_component/clock_divider_component/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.894    AN_generator_component/clock_divider_component/counter0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.011 r  AN_generator_component/clock_divider_component/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.011    AN_generator_component/clock_divider_component/counter0_carry__3_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  AN_generator_component/clock_divider_component/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.128    AN_generator_component/clock_divider_component/counter0_carry__4_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.347 r  AN_generator_component/clock_divider_component/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.817     9.164    AN_generator_component/clock_divider_component/data0[25]
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.295     9.459 r  AN_generator_component/clock_divider_component/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.459    AN_generator_component/clock_divider_component/counter_0[25]
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.599    15.022    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[25]/C
                         clock pessimism              0.301    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.031    15.318    AN_generator_component/clock_divider_component/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 AN_generator_component/clock_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/clock_divider_component/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 2.258ns (55.468%)  route 1.813ns (44.532%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  AN_generator_component/clock_divider_component/counter_reg[0]/Q
                         net (fo=34, routed)          1.169     6.948    AN_generator_component/clock_divider_component/counter[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.543 r  AN_generator_component/clock_divider_component/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.543    AN_generator_component/clock_divider_component/counter0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.660 r  AN_generator_component/clock_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.660    AN_generator_component/clock_divider_component/counter0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.777 r  AN_generator_component/clock_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.777    AN_generator_component/clock_divider_component/counter0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.894 r  AN_generator_component/clock_divider_component/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.894    AN_generator_component/clock_divider_component/counter0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.011 r  AN_generator_component/clock_divider_component/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.011    AN_generator_component/clock_divider_component/counter0_carry__3_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  AN_generator_component/clock_divider_component/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.128    AN_generator_component/clock_divider_component/counter0_carry__4_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.443 r  AN_generator_component/clock_divider_component/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.644     9.087    AN_generator_component/clock_divider_component/data0[28]
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.307     9.394 r  AN_generator_component/clock_divider_component/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.394    AN_generator_component/clock_divider_component/counter_0[28]
    SLICE_X3Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.601    15.024    AN_generator_component/clock_divider_component/CLK
    SLICE_X3Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[28]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.031    15.278    AN_generator_component/clock_divider_component/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 AN_generator_component/clock_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/clock_divider_component/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 2.024ns (49.955%)  route 2.028ns (50.045%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  AN_generator_component/clock_divider_component/counter_reg[0]/Q
                         net (fo=34, routed)          1.169     6.948    AN_generator_component/clock_divider_component/counter[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.543 r  AN_generator_component/clock_divider_component/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.543    AN_generator_component/clock_divider_component/counter0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.660 r  AN_generator_component/clock_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.660    AN_generator_component/clock_divider_component/counter0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.777 r  AN_generator_component/clock_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.777    AN_generator_component/clock_divider_component/counter0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.894 r  AN_generator_component/clock_divider_component/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.894    AN_generator_component/clock_divider_component/counter0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.209 r  AN_generator_component/clock_divider_component/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.859     9.067    AN_generator_component/clock_divider_component/data0[20]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.307     9.374 r  AN_generator_component/clock_divider_component/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.374    AN_generator_component/clock_divider_component/counter_0[20]
    SLICE_X3Y85          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.600    15.023    AN_generator_component/clock_divider_component/CLK
    SLICE_X3Y85          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[20]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.031    15.277    AN_generator_component/clock_divider_component/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 AN_generator_component/clock_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/clock_divider_component/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 2.031ns (50.161%)  route 2.018ns (49.839%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  AN_generator_component/clock_divider_component/counter_reg[0]/Q
                         net (fo=34, routed)          1.169     6.948    AN_generator_component/clock_divider_component/counter[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.543 r  AN_generator_component/clock_divider_component/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.543    AN_generator_component/clock_divider_component/counter0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.660 r  AN_generator_component/clock_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.660    AN_generator_component/clock_divider_component/counter0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.777 r  AN_generator_component/clock_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.777    AN_generator_component/clock_divider_component/counter0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.894 r  AN_generator_component/clock_divider_component/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.894    AN_generator_component/clock_divider_component/counter0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.217 r  AN_generator_component/clock_divider_component/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.849     9.066    AN_generator_component/clock_divider_component/data0[18]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.306     9.372 r  AN_generator_component/clock_divider_component/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.372    AN_generator_component/clock_divider_component/counter_0[18]
    SLICE_X3Y85          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.600    15.023    AN_generator_component/clock_divider_component/CLK
    SLICE_X3Y85          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[18]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.029    15.275    AN_generator_component/clock_divider_component/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 AN_generator_component/clock_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/clock_divider_component/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 2.319ns (56.952%)  route 1.753ns (43.048%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  AN_generator_component/clock_divider_component/counter_reg[0]/Q
                         net (fo=34, routed)          1.169     6.948    AN_generator_component/clock_divider_component/counter[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.543 r  AN_generator_component/clock_divider_component/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.543    AN_generator_component/clock_divider_component/counter0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.660 r  AN_generator_component/clock_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.660    AN_generator_component/clock_divider_component/counter0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.777 r  AN_generator_component/clock_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.777    AN_generator_component/clock_divider_component/counter0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.894 r  AN_generator_component/clock_divider_component/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.894    AN_generator_component/clock_divider_component/counter0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.011 r  AN_generator_component/clock_divider_component/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.011    AN_generator_component/clock_divider_component/counter0_carry__3_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  AN_generator_component/clock_divider_component/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.128    AN_generator_component/clock_divider_component/counter0_carry__4_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.245 r  AN_generator_component/clock_divider_component/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.245    AN_generator_component/clock_divider_component/counter0_carry__5_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.484 r  AN_generator_component/clock_divider_component/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.584     9.068    AN_generator_component/clock_divider_component/data0[31]
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.327     9.395 r  AN_generator_component/clock_divider_component/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.395    AN_generator_component/clock_divider_component/counter_0[31]
    SLICE_X1Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.601    15.024    AN_generator_component/clock_divider_component/CLK
    SLICE_X1Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[31]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.075    15.322    AN_generator_component/clock_divider_component/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 AN_generator_component/clock_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/clock_divider_component/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 2.267ns (56.128%)  route 1.772ns (43.872%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  AN_generator_component/clock_divider_component/counter_reg[0]/Q
                         net (fo=34, routed)          1.169     6.948    AN_generator_component/clock_divider_component/counter[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.543 r  AN_generator_component/clock_divider_component/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.543    AN_generator_component/clock_divider_component/counter0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.660 r  AN_generator_component/clock_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.660    AN_generator_component/clock_divider_component/counter0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.777 r  AN_generator_component/clock_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.777    AN_generator_component/clock_divider_component/counter0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.894 r  AN_generator_component/clock_divider_component/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.894    AN_generator_component/clock_divider_component/counter0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.011 r  AN_generator_component/clock_divider_component/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.011    AN_generator_component/clock_divider_component/counter0_carry__3_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  AN_generator_component/clock_divider_component/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.128    AN_generator_component/clock_divider_component/counter0_carry__4_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.245 r  AN_generator_component/clock_divider_component/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.245    AN_generator_component/clock_divider_component/counter0_carry__5_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.464 r  AN_generator_component/clock_divider_component/counter0_carry__6/O[0]
                         net (fo=1, routed)           0.603     9.067    AN_generator_component/clock_divider_component/data0[29]
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.295     9.362 r  AN_generator_component/clock_divider_component/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.362    AN_generator_component/clock_divider_component/counter_0[29]
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.599    15.022    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[29]/C
                         clock pessimism              0.301    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X4Y87          FDCE (Setup_fdce_C_D)        0.031    15.318    AN_generator_component/clock_divider_component/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 AN_generator_component/clock_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/clock_divider_component/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 2.141ns (53.951%)  route 1.827ns (46.049%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  AN_generator_component/clock_divider_component/counter_reg[0]/Q
                         net (fo=34, routed)          1.169     6.948    AN_generator_component/clock_divider_component/counter[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.543 r  AN_generator_component/clock_divider_component/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.543    AN_generator_component/clock_divider_component/counter0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.660 r  AN_generator_component/clock_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.660    AN_generator_component/clock_divider_component/counter0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.777 r  AN_generator_component/clock_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.777    AN_generator_component/clock_divider_component/counter0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.894 r  AN_generator_component/clock_divider_component/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.894    AN_generator_component/clock_divider_component/counter0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.011 r  AN_generator_component/clock_divider_component/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.011    AN_generator_component/clock_divider_component/counter0_carry__3_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.326 r  AN_generator_component/clock_divider_component/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.658     8.984    AN_generator_component/clock_divider_component/data0[24]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.307     9.291 r  AN_generator_component/clock_divider_component/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.291    AN_generator_component/clock_divider_component/counter_0[24]
    SLICE_X3Y86          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.600    15.023    AN_generator_component/clock_divider_component/CLK
    SLICE_X3Y86          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[24]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.031    15.277    AN_generator_component/clock_divider_component/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 AN_generator_component/clock_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/clock_divider_component/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 1.907ns (48.467%)  route 2.028ns (51.533%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  AN_generator_component/clock_divider_component/counter_reg[0]/Q
                         net (fo=34, routed)          1.169     6.948    AN_generator_component/clock_divider_component/counter[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.543 r  AN_generator_component/clock_divider_component/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.543    AN_generator_component/clock_divider_component/counter0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.660 r  AN_generator_component/clock_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.660    AN_generator_component/clock_divider_component/counter0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.777 r  AN_generator_component/clock_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.777    AN_generator_component/clock_divider_component/counter0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.092 r  AN_generator_component/clock_divider_component/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.859     8.950    AN_generator_component/clock_divider_component/data0[16]
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.307     9.257 r  AN_generator_component/clock_divider_component/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.257    AN_generator_component/clock_divider_component/counter_0[16]
    SLICE_X3Y84          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.599    15.022    AN_generator_component/clock_divider_component/CLK
    SLICE_X3Y84          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[16]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.031    15.276    AN_generator_component/clock_divider_component/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 AN_generator_component/clock_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/clock_divider_component/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.916ns (49.008%)  route 1.994ns (50.992%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  AN_generator_component/clock_divider_component/counter_reg[0]/Q
                         net (fo=34, routed)          1.169     6.948    AN_generator_component/clock_divider_component/counter[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.543 r  AN_generator_component/clock_divider_component/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.543    AN_generator_component/clock_divider_component/counter0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.660 r  AN_generator_component/clock_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.660    AN_generator_component/clock_divider_component/counter0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.777 r  AN_generator_component/clock_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.777    AN_generator_component/clock_divider_component/counter0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.894 r  AN_generator_component/clock_divider_component/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.894    AN_generator_component/clock_divider_component/counter0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.113 r  AN_generator_component/clock_divider_component/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.825     8.937    AN_generator_component/clock_divider_component/data0[17]
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.295     9.232 r  AN_generator_component/clock_divider_component/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.232    AN_generator_component/clock_divider_component/counter_0[17]
    SLICE_X4Y85          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.598    15.021    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y85          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[17]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDCE (Setup_fdce_C_D)        0.029    15.290    AN_generator_component/clock_divider_component/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  6.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.520    AN_generator_component/AN_counter_component/CLK
    SLICE_X0Y87          FDSE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDSE (Prop_fdse_C_Q)         0.141     1.661 f  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[0]/Q
                         net (fo=16, routed)          0.197     1.858    AN_generator_component/AN_counter_component/Q[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.042     1.900 r  AN_generator_component/AN_counter_component//i_/O
                         net (fo=1, routed)           0.000     1.900    AN_generator_component/AN_counter_component/AN_internal__0[0]
    SLICE_X0Y87          FDSE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.038    AN_generator_component/AN_counter_component/CLK
    SLICE_X0Y87          FDSE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDSE (Hold_fdse_C_D)         0.105     1.625    AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 AN_generator_component/clock_divider_component/clk_1kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.520    AN_generator_component/clock_divider_component/CLK
    SLICE_X1Y87          FDCE                                         r  AN_generator_component/clock_divider_component/clk_1kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  AN_generator_component/clock_divider_component/clk_1kHz_reg/Q
                         net (fo=4, routed)           0.116     1.777    AN_generator_component/AN_counter_component/E[0]
    SLICE_X0Y87          FDSE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.038    AN_generator_component/AN_counter_component/CLK
    SLICE_X0Y87          FDSE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[0]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X0Y87          FDSE (Hold_fdse_C_CE)       -0.039     1.494    AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 AN_generator_component/clock_divider_component/clk_1kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.520    AN_generator_component/clock_divider_component/CLK
    SLICE_X1Y87          FDCE                                         r  AN_generator_component/clock_divider_component/clk_1kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  AN_generator_component/clock_divider_component/clk_1kHz_reg/Q
                         net (fo=4, routed)           0.116     1.777    AN_generator_component/AN_counter_component/E[0]
    SLICE_X0Y87          FDRE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.038    AN_generator_component/AN_counter_component/CLK
    SLICE_X0Y87          FDRE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[1]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X0Y87          FDRE (Hold_fdre_C_CE)       -0.039     1.494    AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 AN_generator_component/clock_divider_component/clk_1kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.520    AN_generator_component/clock_divider_component/CLK
    SLICE_X1Y87          FDCE                                         r  AN_generator_component/clock_divider_component/clk_1kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  AN_generator_component/clock_divider_component/clk_1kHz_reg/Q
                         net (fo=4, routed)           0.116     1.777    AN_generator_component/AN_counter_component/E[0]
    SLICE_X0Y87          FDRE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.038    AN_generator_component/AN_counter_component/CLK
    SLICE_X0Y87          FDRE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[2]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X0Y87          FDRE (Hold_fdre_C_CE)       -0.039     1.494    AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 AN_generator_component/clock_divider_component/clk_1kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.520    AN_generator_component/clock_divider_component/CLK
    SLICE_X1Y87          FDCE                                         r  AN_generator_component/clock_divider_component/clk_1kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  AN_generator_component/clock_divider_component/clk_1kHz_reg/Q
                         net (fo=4, routed)           0.116     1.777    AN_generator_component/AN_counter_component/E[0]
    SLICE_X0Y87          FDRE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.038    AN_generator_component/AN_counter_component/CLK
    SLICE_X0Y87          FDRE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[3]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X0Y87          FDRE (Hold_fdre_C_CE)       -0.039     1.494    AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 AN_generator_component/clock_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/clock_divider_component/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.427%)  route 0.198ns (51.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  AN_generator_component/clock_divider_component/counter_reg[0]/Q
                         net (fo=34, routed)          0.198     1.858    AN_generator_component/clock_divider_component/counter[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.045     1.903 r  AN_generator_component/clock_divider_component/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     1.903    AN_generator_component/clock_divider_component/counter_0[25]
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.035    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[25]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.092     1.611    AN_generator_component/clock_divider_component/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.861%)  route 0.248ns (57.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.520    AN_generator_component/AN_counter_component/CLK
    SLICE_X0Y87          FDRE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[1]/Q
                         net (fo=16, routed)          0.248     1.909    AN_generator_component/AN_counter_component/Q[1]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.045     1.954 r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.954    AN_generator_component/AN_counter_component/FSM_sequential_AN_internal[3]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.038    AN_generator_component/AN_counter_component/CLK
    SLICE_X0Y87          FDRE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[3]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.107     1.627    AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 AN_generator_component/clock_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/clock_divider_component/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.575%)  route 0.251ns (57.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  AN_generator_component/clock_divider_component/counter_reg[0]/Q
                         net (fo=34, routed)          0.251     1.911    AN_generator_component/clock_divider_component/counter[0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.956 r  AN_generator_component/clock_divider_component/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.956    AN_generator_component/clock_divider_component/counter_0[23]
    SLICE_X4Y86          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y86          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[23]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y86          FDCE (Hold_fdce_C_D)         0.092     1.625    AN_generator_component/clock_divider_component/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 AN_generator_component/clock_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/clock_divider_component/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.694%)  route 0.260ns (58.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y87          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  AN_generator_component/clock_divider_component/counter_reg[0]/Q
                         net (fo=34, routed)          0.260     1.920    AN_generator_component/clock_divider_component/counter[0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.965 r  AN_generator_component/clock_divider_component/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.965    AN_generator_component/clock_divider_component/counter_0[22]
    SLICE_X4Y86          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    AN_generator_component/clock_divider_component/CLK
    SLICE_X4Y86          FDCE                                         r  AN_generator_component/clock_divider_component/counter_reg[22]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y86          FDCE (Hold_fdce_C_D)         0.091     1.624    AN_generator_component/clock_divider_component/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.861%)  route 0.248ns (57.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.520    AN_generator_component/AN_counter_component/CLK
    SLICE_X0Y87          FDRE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[1]/Q
                         net (fo=16, routed)          0.248     1.909    AN_generator_component/AN_counter_component/Q[1]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.045     1.954 r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal[2]_i_1/O
                         net (fo=1, routed)           0.000     1.954    AN_generator_component/AN_counter_component/FSM_sequential_AN_internal[2]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.038    AN_generator_component/AN_counter_component/CLK
    SLICE_X0Y87          FDRE                                         r  AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[2]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.092     1.612    AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     AN_generator_component/clock_divider_component/clk_1kHz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     AN_generator_component/clock_divider_component/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     AN_generator_component/clock_divider_component/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     AN_generator_component/clock_divider_component/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     AN_generator_component/clock_divider_component/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     AN_generator_component/clock_divider_component/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     AN_generator_component/clock_divider_component/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     AN_generator_component/clock_divider_component/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     AN_generator_component/clock_divider_component/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     AN_generator_component/clock_divider_component/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     AN_generator_component/clock_divider_component/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     AN_generator_component/clock_divider_component/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     AN_generator_component/clock_divider_component/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81     AN_generator_component/clock_divider_component/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     AN_generator_component/clock_divider_component/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     AN_generator_component/clock_divider_component/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     AN_generator_component/clock_divider_component/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     AN_generator_component/clock_divider_component/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     AN_generator_component/clock_divider_component/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     AN_generator_component/clock_divider_component/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     AN_generator_component/clock_divider_component/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     AN_generator_component/clock_divider_component/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     AN_generator_component/clock_divider_component/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     AN_generator_component/clock_divider_component/counter_reg[9]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     AN_generator_component/AN_counter_component/FSM_sequential_AN_internal_reg[0]/C



