============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 16:59:40 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(83)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(84)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6286 instances
RUN-0007 : 2474 luts, 2235 seqs, 948 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7432 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4949 nets have 2 pins
RUN-1001 : 1549 nets have [3 - 5] pins
RUN-1001 : 771 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1415     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6284 instances, 2474 luts, 2235 seqs, 1405 slices, 276 macros(1404 instances: 947 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1845 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29725, tnet num: 7430, tinst num: 6284, tnode num: 37071, tedge num: 49061.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.138910s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (100.2%)

RUN-1004 : used memory is 270 MB, reserved memory is 250 MB, peak memory is 270 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7430 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.284424s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.86215e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6284.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.24886e+06, overlap = 48.25
PHY-3002 : Step(2): len = 1.05624e+06, overlap = 55.75
PHY-3002 : Step(3): len = 624161, overlap = 74.6562
PHY-3002 : Step(4): len = 533783, overlap = 85.3438
PHY-3002 : Step(5): len = 437912, overlap = 102.219
PHY-3002 : Step(6): len = 388369, overlap = 131.625
PHY-3002 : Step(7): len = 343153, overlap = 139.344
PHY-3002 : Step(8): len = 315268, overlap = 158.75
PHY-3002 : Step(9): len = 279264, overlap = 170.094
PHY-3002 : Step(10): len = 254066, overlap = 186.812
PHY-3002 : Step(11): len = 232218, overlap = 210.656
PHY-3002 : Step(12): len = 219265, overlap = 230.281
PHY-3002 : Step(13): len = 202778, overlap = 255.312
PHY-3002 : Step(14): len = 192167, overlap = 268.656
PHY-3002 : Step(15): len = 187066, overlap = 287.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29467e-05
PHY-3002 : Step(16): len = 198152, overlap = 221.062
PHY-3002 : Step(17): len = 210558, overlap = 199.844
PHY-3002 : Step(18): len = 217768, overlap = 119.125
PHY-3002 : Step(19): len = 233472, overlap = 104.062
PHY-3002 : Step(20): len = 231385, overlap = 82.4062
PHY-3002 : Step(21): len = 231643, overlap = 80.1875
PHY-3002 : Step(22): len = 227204, overlap = 66.9375
PHY-3002 : Step(23): len = 219070, overlap = 73.75
PHY-3002 : Step(24): len = 213479, overlap = 69.625
PHY-3002 : Step(25): len = 213569, overlap = 71.9688
PHY-3002 : Step(26): len = 203911, overlap = 69.9375
PHY-3002 : Step(27): len = 202491, overlap = 65.8438
PHY-3002 : Step(28): len = 197463, overlap = 66.125
PHY-3002 : Step(29): len = 195227, overlap = 69.4062
PHY-3002 : Step(30): len = 189762, overlap = 68.9375
PHY-3002 : Step(31): len = 188047, overlap = 69.4062
PHY-3002 : Step(32): len = 186657, overlap = 64.1562
PHY-3002 : Step(33): len = 182532, overlap = 63.25
PHY-3002 : Step(34): len = 181084, overlap = 61.4375
PHY-3002 : Step(35): len = 178679, overlap = 56.75
PHY-3002 : Step(36): len = 177600, overlap = 57.5312
PHY-3002 : Step(37): len = 174503, overlap = 48.625
PHY-3002 : Step(38): len = 173664, overlap = 55.6875
PHY-3002 : Step(39): len = 171867, overlap = 55.7812
PHY-3002 : Step(40): len = 171270, overlap = 52.7188
PHY-3002 : Step(41): len = 168654, overlap = 53.4375
PHY-3002 : Step(42): len = 168355, overlap = 48.625
PHY-3002 : Step(43): len = 168458, overlap = 46.9375
PHY-3002 : Step(44): len = 165843, overlap = 48.4375
PHY-3002 : Step(45): len = 163996, overlap = 45.6562
PHY-3002 : Step(46): len = 161851, overlap = 42.9375
PHY-3002 : Step(47): len = 161906, overlap = 43.1875
PHY-3002 : Step(48): len = 161342, overlap = 40.9062
PHY-3002 : Step(49): len = 161187, overlap = 46.375
PHY-3002 : Step(50): len = 157778, overlap = 44.4375
PHY-3002 : Step(51): len = 157300, overlap = 46.8438
PHY-3002 : Step(52): len = 156179, overlap = 45.5938
PHY-3002 : Step(53): len = 156159, overlap = 45.6875
PHY-3002 : Step(54): len = 155463, overlap = 45.9688
PHY-3002 : Step(55): len = 155319, overlap = 46.75
PHY-3002 : Step(56): len = 155415, overlap = 50.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58935e-05
PHY-3002 : Step(57): len = 154692, overlap = 48.4375
PHY-3002 : Step(58): len = 154899, overlap = 48.6562
PHY-3002 : Step(59): len = 155143, overlap = 48.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.1787e-05
PHY-3002 : Step(60): len = 156677, overlap = 48
PHY-3002 : Step(61): len = 157291, overlap = 43.4062
PHY-3002 : Step(62): len = 162165, overlap = 35.2812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023744s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7432.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 202184, over cnt = 795(2%), over = 3680, worst = 48
PHY-1001 : End global iterations;  0.368165s wall, 0.609375s user + 0.109375s system = 0.718750s CPU (195.2%)

PHY-1001 : Congestion index: top1 = 53.15, top5 = 38.73, top10 = 31.46, top15 = 27.03.
PHY-3001 : End congestion estimation;  0.481529s wall, 0.718750s user + 0.109375s system = 0.828125s CPU (172.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7430 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.214371s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.04633e-06
PHY-3002 : Step(63): len = 173877, overlap = 64.375
PHY-3002 : Step(64): len = 174249, overlap = 64.5938
PHY-3002 : Step(65): len = 165571, overlap = 74.0625
PHY-3002 : Step(66): len = 165534, overlap = 77.4375
PHY-3002 : Step(67): len = 161814, overlap = 81.0625
PHY-3002 : Step(68): len = 161395, overlap = 81.5
PHY-3002 : Step(69): len = 159220, overlap = 80.0625
PHY-3002 : Step(70): len = 156702, overlap = 81.4062
PHY-3002 : Step(71): len = 156502, overlap = 81.9375
PHY-3002 : Step(72): len = 155984, overlap = 82.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.09267e-06
PHY-3002 : Step(73): len = 155404, overlap = 82.875
PHY-3002 : Step(74): len = 155415, overlap = 83.0938
PHY-3002 : Step(75): len = 155444, overlap = 83.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.21853e-05
PHY-3002 : Step(76): len = 158707, overlap = 75.7812
PHY-3002 : Step(77): len = 159366, overlap = 74.7188
PHY-3002 : Step(78): len = 166307, overlap = 72.5625
PHY-3002 : Step(79): len = 164779, overlap = 67.9688
PHY-3002 : Step(80): len = 164779, overlap = 67.9688
PHY-3002 : Step(81): len = 163465, overlap = 69.6562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 676/7432.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 187392, over cnt = 790(2%), over = 3525, worst = 31
PHY-1001 : End global iterations;  0.289913s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (183.2%)

PHY-1001 : Congestion index: top1 = 53.06, top5 = 37.73, top10 = 30.72, top15 = 26.44.
PHY-3001 : End congestion estimation;  0.402866s wall, 0.562500s user + 0.078125s system = 0.640625s CPU (159.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7430 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.173199s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17672e-05
PHY-3002 : Step(82): len = 164464, overlap = 278.531
PHY-3002 : Step(83): len = 164790, overlap = 277.5
PHY-3002 : Step(84): len = 165985, overlap = 267.844
PHY-3002 : Step(85): len = 166649, overlap = 265
PHY-3002 : Step(86): len = 167151, overlap = 265.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.35344e-05
PHY-3002 : Step(87): len = 167737, overlap = 243.906
PHY-3002 : Step(88): len = 168058, overlap = 243.188
PHY-3002 : Step(89): len = 172427, overlap = 220.781
PHY-3002 : Step(90): len = 179727, overlap = 181
PHY-3002 : Step(91): len = 173192, overlap = 199.156
PHY-3002 : Step(92): len = 172644, overlap = 195.75
PHY-3002 : Step(93): len = 172708, overlap = 189.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.40917e-05
PHY-3002 : Step(94): len = 187761, overlap = 136.656
PHY-3002 : Step(95): len = 189726, overlap = 133.375
PHY-3002 : Step(96): len = 191387, overlap = 111.719
PHY-3002 : Step(97): len = 191855, overlap = 109.188
PHY-3002 : Step(98): len = 193890, overlap = 99.375
PHY-3002 : Step(99): len = 191356, overlap = 97.1562
PHY-3002 : Step(100): len = 191198, overlap = 96
PHY-3002 : Step(101): len = 190579, overlap = 98.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.81835e-05
PHY-3002 : Step(102): len = 199445, overlap = 84.3438
PHY-3002 : Step(103): len = 202626, overlap = 72.7188
PHY-3002 : Step(104): len = 209537, overlap = 66.9688
PHY-3002 : Step(105): len = 211937, overlap = 63.4688
PHY-3002 : Step(106): len = 212863, overlap = 61.25
PHY-3002 : Step(107): len = 211208, overlap = 61.5938
PHY-3002 : Step(108): len = 210493, overlap = 53.8125
PHY-3002 : Step(109): len = 208788, overlap = 54.375
PHY-3002 : Step(110): len = 208223, overlap = 53.0625
PHY-3002 : Step(111): len = 207782, overlap = 52.5312
PHY-3002 : Step(112): len = 207457, overlap = 48.375
PHY-3002 : Step(113): len = 207619, overlap = 48.9062
PHY-3002 : Step(114): len = 207450, overlap = 50.375
PHY-3002 : Step(115): len = 207502, overlap = 51.2188
PHY-3002 : Step(116): len = 207045, overlap = 47.6562
PHY-3002 : Step(117): len = 207210, overlap = 44.5625
PHY-3002 : Step(118): len = 207642, overlap = 40.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000176367
PHY-3002 : Step(119): len = 211487, overlap = 36.4688
PHY-3002 : Step(120): len = 212760, overlap = 36.7188
PHY-3002 : Step(121): len = 216204, overlap = 35.9062
PHY-3002 : Step(122): len = 218044, overlap = 34
PHY-3002 : Step(123): len = 219013, overlap = 32.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000352734
PHY-3002 : Step(124): len = 221119, overlap = 31.5625
PHY-3002 : Step(125): len = 221813, overlap = 31.1875
PHY-3002 : Step(126): len = 225715, overlap = 23.6562
PHY-3002 : Step(127): len = 228624, overlap = 24.75
PHY-3002 : Step(128): len = 230362, overlap = 25.7188
PHY-3002 : Step(129): len = 231117, overlap = 23
PHY-3002 : Step(130): len = 231866, overlap = 21.6875
PHY-3002 : Step(131): len = 232581, overlap = 19.625
PHY-3002 : Step(132): len = 233546, overlap = 22.1875
PHY-3002 : Step(133): len = 234037, overlap = 22.9688
PHY-3002 : Step(134): len = 233894, overlap = 21.9375
PHY-3002 : Step(135): len = 233503, overlap = 21.6875
PHY-3002 : Step(136): len = 233317, overlap = 22.375
PHY-3002 : Step(137): len = 232961, overlap = 25.3438
PHY-3002 : Step(138): len = 232756, overlap = 24.0625
PHY-3002 : Step(139): len = 232282, overlap = 23.5312
PHY-3002 : Step(140): len = 231848, overlap = 22.125
PHY-3002 : Step(141): len = 231312, overlap = 20.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000705468
PHY-3002 : Step(142): len = 233049, overlap = 20.4062
PHY-3002 : Step(143): len = 233929, overlap = 20.2188
PHY-3002 : Step(144): len = 235344, overlap = 21.2812
PHY-3002 : Step(145): len = 236121, overlap = 21.875
PHY-3002 : Step(146): len = 237297, overlap = 22.1875
PHY-3002 : Step(147): len = 238800, overlap = 20.7812
PHY-3002 : Step(148): len = 240892, overlap = 20.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00141094
PHY-3002 : Step(149): len = 241912, overlap = 19.9688
PHY-3002 : Step(150): len = 242334, overlap = 19.3125
PHY-3002 : Step(151): len = 243537, overlap = 18.4062
PHY-3002 : Step(152): len = 244171, overlap = 17.5312
PHY-3002 : Step(153): len = 245338, overlap = 17.125
PHY-3002 : Step(154): len = 247156, overlap = 16.5625
PHY-3002 : Step(155): len = 249665, overlap = 15.375
PHY-3002 : Step(156): len = 251384, overlap = 15.6562
PHY-3002 : Step(157): len = 253629, overlap = 14.5312
PHY-3002 : Step(158): len = 254963, overlap = 14.9375
PHY-3002 : Step(159): len = 255536, overlap = 14.1875
PHY-3002 : Step(160): len = 255831, overlap = 14.5625
PHY-3002 : Step(161): len = 256085, overlap = 14.8125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00282187
PHY-3002 : Step(162): len = 256663, overlap = 14.4062
PHY-3002 : Step(163): len = 257644, overlap = 14.125
PHY-3002 : Step(164): len = 258439, overlap = 13.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29725, tnet num: 7430, tinst num: 6284, tnode num: 37071, tedge num: 49061.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.212319s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.2%)

RUN-1004 : used memory is 309 MB, reserved memory is 290 MB, peak memory is 322 MB
OPT-1001 : Total overflow 191.19 peak overflow 2.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 35/7432.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 319992, over cnt = 1055(2%), over = 3281, worst = 18
PHY-1001 : End global iterations;  0.532504s wall, 0.968750s user + 0.125000s system = 1.093750s CPU (205.4%)

PHY-1001 : Congestion index: top1 = 43.12, top5 = 33.75, top10 = 29.48, top15 = 26.88.
PHY-1001 : End incremental global routing;  0.656046s wall, 1.093750s user + 0.125000s system = 1.218750s CPU (185.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7430 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.308579s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.110921s wall, 1.546875s user + 0.125000s system = 1.671875s CPU (150.5%)

OPT-1001 : Current memory(MB): used = 318, reserve = 300, peak = 322.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6194/7432.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 319992, over cnt = 1055(2%), over = 3281, worst = 18
PHY-1002 : len = 330680, over cnt = 645(1%), over = 1721, worst = 14
PHY-1002 : len = 336408, over cnt = 332(0%), over = 924, worst = 13
PHY-1002 : len = 341720, over cnt = 104(0%), over = 231, worst = 11
PHY-1002 : len = 343472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.443510s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (158.5%)

PHY-1001 : Congestion index: top1 = 34.68, top5 = 29.41, top10 = 26.58, top15 = 24.70.
OPT-1001 : End congestion update;  0.556961s wall, 0.781250s user + 0.046875s system = 0.828125s CPU (148.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7430 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.139776s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.6%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.696895s wall, 0.921875s user + 0.046875s system = 0.968750s CPU (139.0%)

OPT-1001 : Current memory(MB): used = 322, reserve = 304, peak = 322.
OPT-1001 : End physical optimization;  3.079939s wall, 3.718750s user + 0.171875s system = 3.890625s CPU (126.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2474 LUT to BLE ...
SYN-4008 : Packed 2474 LUT and 1139 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 525 SEQ with LUT/SLICE
SYN-4006 : 989 single LUT's are left
SYN-4006 : 571 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3045/5682 primitive instances ...
PHY-3001 : End packing;  0.288097s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (103.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3313 instances
RUN-1001 : 1571 mslices, 1570 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6365 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3851 nets have 2 pins
RUN-1001 : 1560 nets have [3 - 5] pins
RUN-1001 : 795 nets have [6 - 10] pins
RUN-1001 : 84 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3311 instances, 3141 slices, 276 macros(1404 instances: 947 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1046 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 257494, Over = 41.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3177/6365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 331872, over cnt = 375(1%), over = 547, worst = 5
PHY-1002 : len = 332992, over cnt = 214(0%), over = 279, worst = 5
PHY-1002 : len = 334648, over cnt = 84(0%), over = 106, worst = 3
PHY-1002 : len = 335216, over cnt = 41(0%), over = 51, worst = 3
PHY-1002 : len = 335672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.596126s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (146.8%)

PHY-1001 : Congestion index: top1 = 34.44, top5 = 28.72, top10 = 25.84, top15 = 23.90.
PHY-3001 : End congestion estimation;  0.739787s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (139.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25906, tnet num: 6363, tinst num: 3311, tnode num: 31243, tedge num: 44597.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.310962s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.1%)

RUN-1004 : used memory is 328 MB, reserved memory is 311 MB, peak memory is 328 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.486394s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.8366e-05
PHY-3002 : Step(165): len = 245367, overlap = 40.25
PHY-3002 : Step(166): len = 237464, overlap = 41.75
PHY-3002 : Step(167): len = 227096, overlap = 51.25
PHY-3002 : Step(168): len = 222735, overlap = 55
PHY-3002 : Step(169): len = 220135, overlap = 55.75
PHY-3002 : Step(170): len = 218335, overlap = 54.5
PHY-3002 : Step(171): len = 217459, overlap = 54.25
PHY-3002 : Step(172): len = 217166, overlap = 54.75
PHY-3002 : Step(173): len = 216748, overlap = 51.5
PHY-3002 : Step(174): len = 216322, overlap = 49.5
PHY-3002 : Step(175): len = 216095, overlap = 51.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.67321e-05
PHY-3002 : Step(176): len = 221318, overlap = 42.25
PHY-3002 : Step(177): len = 223384, overlap = 40.75
PHY-3002 : Step(178): len = 227836, overlap = 38.5
PHY-3002 : Step(179): len = 229917, overlap = 31.75
PHY-3002 : Step(180): len = 231194, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000193464
PHY-3002 : Step(181): len = 235872, overlap = 26.75
PHY-3002 : Step(182): len = 237892, overlap = 26.5
PHY-3002 : Step(183): len = 244705, overlap = 23.25
PHY-3002 : Step(184): len = 246638, overlap = 20.75
PHY-3002 : Step(185): len = 246374, overlap = 18.75
PHY-3002 : Step(186): len = 245227, overlap = 20.5
PHY-3002 : Step(187): len = 244429, overlap = 20.25
PHY-3002 : Step(188): len = 243572, overlap = 18.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000380868
PHY-3002 : Step(189): len = 249554, overlap = 16
PHY-3002 : Step(190): len = 253017, overlap = 16.25
PHY-3002 : Step(191): len = 254371, overlap = 16
PHY-3002 : Step(192): len = 254587, overlap = 16.75
PHY-3002 : Step(193): len = 254575, overlap = 15.25
PHY-3002 : Step(194): len = 254871, overlap = 15.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000621373
PHY-3002 : Step(195): len = 258478, overlap = 14.75
PHY-3002 : Step(196): len = 260067, overlap = 15
PHY-3002 : Step(197): len = 261214, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.906712s wall, 0.656250s user + 1.609375s system = 2.265625s CPU (249.9%)

PHY-3001 : Trial Legalized: Len = 275678
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 159/6365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 340560, over cnt = 520(1%), over = 854, worst = 8
PHY-1002 : len = 343200, over cnt = 333(0%), over = 484, worst = 6
PHY-1002 : len = 345504, over cnt = 158(0%), over = 241, worst = 6
PHY-1002 : len = 347088, over cnt = 51(0%), over = 69, worst = 5
PHY-1002 : len = 347848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.873227s wall, 1.359375s user + 0.156250s system = 1.515625s CPU (173.6%)

PHY-1001 : Congestion index: top1 = 32.59, top5 = 28.01, top10 = 25.57, top15 = 23.85.
PHY-3001 : End congestion estimation;  1.031667s wall, 1.515625s user + 0.156250s system = 1.671875s CPU (162.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167743s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000101989
PHY-3002 : Step(198): len = 260694, overlap = 2.5
PHY-3002 : Step(199): len = 253365, overlap = 6.25
PHY-3002 : Step(200): len = 251447, overlap = 6.5
PHY-3002 : Step(201): len = 251103, overlap = 7
PHY-3002 : Step(202): len = 250608, overlap = 8.25
PHY-3002 : Step(203): len = 249804, overlap = 8.75
PHY-3002 : Step(204): len = 249566, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009381s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (166.6%)

PHY-3001 : Legalized: Len = 254795, Over = 0
PHY-3001 : Spreading special nets. 22 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022334s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.0%)

PHY-3001 : 25 instances has been re-located, deltaX = 4, deltaY = 14, maxDist = 1.
PHY-3001 : Final: Len = 255155, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25906, tnet num: 6363, tinst num: 3311, tnode num: 31243, tedge num: 44597.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.335615s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.6%)

RUN-1004 : used memory is 330 MB, reserved memory is 317 MB, peak memory is 338 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2074/6365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 324952, over cnt = 437(1%), over = 666, worst = 6
PHY-1002 : len = 327152, over cnt = 227(0%), over = 300, worst = 5
PHY-1002 : len = 329552, over cnt = 86(0%), over = 106, worst = 3
PHY-1002 : len = 330512, over cnt = 20(0%), over = 22, worst = 3
PHY-1002 : len = 330712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.702628s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (166.8%)

PHY-1001 : Congestion index: top1 = 33.08, top5 = 27.51, top10 = 24.79, top15 = 23.03.
PHY-1001 : End incremental global routing;  0.850554s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (154.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.176671s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (106.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.154616s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (140.7%)

OPT-1001 : Current memory(MB): used = 333, reserve = 318, peak = 338.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5434/6365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 330712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042257s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.9%)

PHY-1001 : Congestion index: top1 = 33.08, top5 = 27.51, top10 = 24.79, top15 = 23.03.
OPT-1001 : End congestion update;  0.168559s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125015s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.0%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.293797s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (95.7%)

OPT-1001 : Current memory(MB): used = 334, reserve = 319, peak = 338.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.120797s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5434/6365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 330712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043673s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (71.6%)

PHY-1001 : Congestion index: top1 = 33.08, top5 = 27.51, top10 = 24.79, top15 = 23.03.
PHY-1001 : End incremental global routing;  0.172576s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.172350s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5434/6365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 330712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043741s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.2%)

PHY-1001 : Congestion index: top1 = 33.08, top5 = 27.51, top10 = 24.79, top15 = 23.03.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121498s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.724138
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.597120s wall, 4.046875s user + 0.015625s system = 4.062500s CPU (112.9%)

RUN-1003 : finish command "place" in  22.279143s wall, 39.078125s user + 10.421875s system = 49.500000s CPU (222.2%)

RUN-1004 : used memory is 307 MB, reserved memory is 288 MB, peak memory is 338 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3313 instances
RUN-1001 : 1571 mslices, 1570 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6365 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3851 nets have 2 pins
RUN-1001 : 1560 nets have [3 - 5] pins
RUN-1001 : 795 nets have [6 - 10] pins
RUN-1001 : 84 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25906, tnet num: 6363, tinst num: 3311, tnode num: 31243, tedge num: 44597.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.276410s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (100.4%)

RUN-1004 : used memory is 324 MB, reserved memory is 308 MB, peak memory is 359 MB
PHY-1001 : 1571 mslices, 1570 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 315432, over cnt = 520(1%), over = 856, worst = 8
PHY-1002 : len = 318248, over cnt = 337(0%), over = 489, worst = 6
PHY-1002 : len = 321056, over cnt = 176(0%), over = 251, worst = 6
PHY-1002 : len = 324160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.784105s wall, 1.265625s user + 0.125000s system = 1.390625s CPU (177.4%)

PHY-1001 : Congestion index: top1 = 32.93, top5 = 26.99, top10 = 24.41, top15 = 22.72.
PHY-1001 : End global routing;  0.919319s wall, 1.406250s user + 0.125000s system = 1.531250s CPU (166.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 354, reserve = 338, peak = 359.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 612, reserve = 597, peak = 612.
PHY-1001 : End build detailed router design. 4.020467s wall, 4.015625s user + 0.000000s system = 4.015625s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 90240, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.282544s wall, 4.265625s user + 0.015625s system = 4.281250s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 645, reserve = 631, peak = 645.
PHY-1001 : End phase 1; 4.288726s wall, 4.281250s user + 0.015625s system = 4.296875s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 2627 net; 2.339053s wall, 2.328125s user + 0.000000s system = 2.328125s CPU (99.5%)

PHY-1022 : len = 861520, over cnt = 126(0%), over = 126, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 649, reserve = 636, peak = 649.
PHY-1001 : End initial routed; 9.588214s wall, 17.859375s user + 0.109375s system = 17.968750s CPU (187.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5154(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.658240s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 655, reserve = 642, peak = 655.
PHY-1001 : End phase 2; 11.246522s wall, 19.515625s user + 0.109375s system = 19.625000s CPU (174.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 861520, over cnt = 126(0%), over = 126, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.024181s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 860160, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.121186s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (141.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 860064, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.071999s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (86.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 860080, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.054118s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5154(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.633898s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 22 feed throughs used by 20 nets
PHY-1001 : End commit to database; 0.765710s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 689, reserve = 677, peak = 689.
PHY-1001 : End phase 3; 2.844234s wall, 2.875000s user + 0.015625s system = 2.890625s CPU (101.6%)

PHY-1003 : Routed, final wirelength = 860080
PHY-1001 : Current memory(MB): used = 690, reserve = 678, peak = 690.
PHY-1001 : End export database. 0.023257s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.4%)

PHY-1001 : End detail routing;  22.697301s wall, 30.984375s user + 0.140625s system = 31.125000s CPU (137.1%)

RUN-1003 : finish command "route" in  25.149809s wall, 33.921875s user + 0.281250s system = 34.203125s CPU (136.0%)

RUN-1004 : used memory is 645 MB, reserved memory is 633 MB, peak memory is 690 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5383   out of  19600   27.46%
#reg                     2238   out of  19600   11.42%
#le                      5954
  #lut only              3716   out of   5954   62.41%
  #reg only               571   out of   5954    9.59%
  #lut&reg               1667   out of   5954   28.00%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                  Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                       996
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                    192
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                    47
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                    38
#5        u_camera_init/divider2[8]                                  GCLK               mslice             Sdram_Control_4Port/data_path1/DATAIN[8]_syn_5.q0       21
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_47.q0                            18
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_9.f1         11
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/post_img_Sobel_Erosion_b[1]_syn_5.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                        7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                    0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                    0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5954   |3978    |1405    |2238    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |769    |493     |161     |394     |2       |0       |
|    command1                          |command                                    |61     |60      |0       |46      |0       |0       |
|    control1                          |control_interface                          |96     |54      |24      |52      |0       |0       |
|    data_path1                        |sdr_data_path                              |10     |10      |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |126    |66      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |66      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |24      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |20      |0       |32      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |132    |69      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |69      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |21      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |26      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |9      |9       |0       |7       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |65      |44      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |575    |562     |9       |83      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |179    |178     |0       |44      |0       |0       |
|  u_camera_reader                     |camera_reader                              |90     |52      |17      |53      |0       |0       |
|  u_image_process                     |image_process                              |4155   |2576    |1164    |1614    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |181    |124     |45      |92      |2       |0       |
|      u_three_martix_4                |three_martix                               |166    |113     |45      |77      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |173    |123     |45      |86      |2       |0       |
|      u_three_martix_3                |three_martix                               |158    |109     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |941    |650     |249     |254     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |730    |422     |235     |264     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |497    |306     |190     |127     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |83     |53      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |82     |52      |30      |33      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |72     |42      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |233    |116     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |720    |437     |235     |271     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |496    |306     |190     |135     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |81     |51      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |87     |57      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |16      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |224    |131     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |736    |423     |235     |277     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |497    |307     |190     |127     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |47     |27      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |15      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |239    |116     |45      |150     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |82     |33      |14      |57      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |375    |214     |92      |175     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |144    |95      |47      |40      |0       |0       |
|      u_three_martix_2                |three_martix                               |231    |119     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |47     |47      |0       |27      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |176    |153     |10      |30      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3770  
    #2          2       680   
    #3          3       569   
    #4          4       258   
    #5        5-10      806   
    #6        11-50     121   
    #7       51-100      12   
    #8       101-500     1    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3311
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6365, pip num: 60631
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 22
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3106 valid insts, and 185607 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.675212s wall, 70.578125s user + 0.703125s system = 71.281250s CPU (1256.0%)

RUN-1004 : used memory is 649 MB, reserved memory is 643 MB, peak memory is 830 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_165940.log"
