{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 21:14:57 2024 " "Info: Processing started: Tue Nov 12 21:14:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[3\] " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[3\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[0\] " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[0\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[1\] " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[1\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[4\] " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[4\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 69 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 10.0 MHz 50.0 MHz " "Warning: PLL \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" input frequency requirement of 10.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 10.0 MHz 50.0 MHz " "Warning: PLL \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" input frequency requirement of 10.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "99 " "Warning: Found 99 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|Selector5~0 " "Info: Detected gated clock \"RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|Selector5~0\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|Selector5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 429 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 429 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 429 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 429 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 429 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 429 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 429 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 429 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 429 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 429 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 429 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a11~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[12\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 499 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 499 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 499 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 499 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 499 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 499 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 499 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 499 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 499 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 499 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 499 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a13~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[14\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[14\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[13\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[0\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[0\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[6\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[1\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[1\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[3\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[3\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 184 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 184 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 184 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 184 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 184 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 184 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 184 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 184 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 184 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 184 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 184 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a4~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[5\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[5\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[4\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[4\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[2\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[2\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg10 register GPIO:uGPIO\|LEDR_R\[6\] 18.058 ns " "Info: Slack time is 18.058 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg10\" and destination register \"GPIO:uGPIO\|LEDR_R\[6\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "15.65 MHz 63.884 ns " "Info: Fmax is 15.65 MHz (period= 63.884 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "49.747 ns + Largest memory register " "Info: + Largest memory to register requirement is 49.747 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "50.000 ns + " "Info: + Setup relationship between source and destination is 50.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 47.642 ns " "Info: + Latch edge is 47.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.642 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.080 ns + Largest " "Info: + Largest clock skew is -0.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.645 ns + Shortest register " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.645 ns GPIO:uGPIO\|LEDR_R\[6\] 3 REG LCFF_X23_Y8_N27 1 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X23_Y8_N27; Fanout = 1; REG Node = 'GPIO:uGPIO\|LEDR_R\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[6] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.30 % ) " "Info: Total cell delay = 0.537 ns ( 20.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.108 ns ( 79.70 % ) " "Info: Total interconnect delay = 2.108 ns ( 79.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDR_R[6] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.725 ns - Longest memory " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source memory is 2.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.661 ns) 2.725 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg10 3 MEM M4K_X26_Y20 2 " "Info: 3: + IC(0.973 ns) + CELL(0.661 ns) = 2.725 ns; Loc. = M4K_X26_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.26 % ) " "Info: Total cell delay = 0.661 ns ( 24.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.064 ns ( 75.74 % ) " "Info: Total interconnect delay = 2.064 ns ( 75.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 {} } { 0.000ns 1.091ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDR_R[6] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 {} } { 0.000ns 1.091ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDR_R[6] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 {} } { 0.000ns 1.091ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.689 ns - Longest memory register " "Info: - Longest memory to register delay is 31.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg10 1 MEM M4K_X26_Y20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a1~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[19\] 2 MEM M4K_X26_Y20 200 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y20; Fanout = 200; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19] } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.270 ns) + CELL(0.150 ns) 5.413 ns RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62~12 3 COMB LCCOMB_X20_Y17_N8 1 " "Info: 3: + IC(2.270 ns) + CELL(0.150 ns) = 5.413 ns; Loc. = LCCOMB_X20_Y17_N8; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19] RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~12 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.150 ns) 6.584 ns RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62~13 4 COMB LCCOMB_X24_Y20_N20 1 " "Info: 4: + IC(1.021 ns) + CELL(0.150 ns) = 6.584 ns; Loc. = LCCOMB_X24_Y20_N20; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~12 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~13 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.271 ns) 8.046 ns RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62~14 5 COMB LCCOMB_X23_Y22_N22 1 " "Info: 5: + IC(1.191 ns) + CELL(0.271 ns) = 8.046 ns; Loc. = LCCOMB_X23_Y22_N22; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~13 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~14 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.419 ns) 8.723 ns RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62~15 6 COMB LCCOMB_X23_Y22_N8 1 " "Info: 6: + IC(0.258 ns) + CELL(0.419 ns) = 8.723 ns; Loc. = LCCOMB_X23_Y22_N8; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~14 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~15 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.438 ns) 10.481 ns RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62~16 7 COMB LCCOMB_X20_Y17_N28 1 " "Info: 7: + IC(1.320 ns) + CELL(0.438 ns) = 10.481 ns; Loc. = LCCOMB_X20_Y17_N28; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~15 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~16 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 10.871 ns RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62~19 8 COMB LCCOMB_X20_Y17_N30 3 " "Info: 8: + IC(0.240 ns) + CELL(0.150 ns) = 10.871 ns; Loc. = LCCOMB_X20_Y17_N30; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|Mux62~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~16 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~19 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.275 ns) 12.945 ns RV32I:_RV32I\|datapath:i_datapath\|alusrc1\[1\]~11 9 COMB LCCOMB_X17_Y23_N0 4 " "Info: 9: + IC(1.799 ns) + CELL(0.275 ns) = 12.945 ns; Loc. = LCCOMB_X17_Y23_N0; Fanout = 4; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alusrc1\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~19 RV32I:_RV32I|datapath:i_datapath|alusrc1[1]~11 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.413 ns) 13.828 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit2\|Add1~0 10 COMB LCCOMB_X18_Y23_N6 2 " "Info: 10: + IC(0.470 ns) + CELL(0.413 ns) = 13.828 ns; Loc. = LCCOMB_X18_Y23_N6; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit2\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { RV32I:_RV32I|datapath:i_datapath|alusrc1[1]~11 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 14.231 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit3\|Add1~0 11 COMB LCCOMB_X18_Y23_N0 2 " "Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 14.231 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit3\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 14.629 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit4\|Add1~0 12 COMB LCCOMB_X18_Y23_N2 3 " "Info: 12: + IC(0.248 ns) + CELL(0.150 ns) = 14.629 ns; Loc. = LCCOMB_X18_Y23_N2; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit4\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.150 ns) 15.061 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit6\|Add1~0 13 COMB LCCOMB_X18_Y23_N12 2 " "Info: 13: + IC(0.282 ns) + CELL(0.150 ns) = 15.061 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit6\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 15.465 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit7\|Add1~0 14 COMB LCCOMB_X18_Y23_N26 3 " "Info: 14: + IC(0.254 ns) + CELL(0.150 ns) = 15.465 ns; Loc. = LCCOMB_X18_Y23_N26; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit7\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 15.871 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit10\|Add1~0 15 COMB LCCOMB_X18_Y23_N8 1 " "Info: 15: + IC(0.256 ns) + CELL(0.150 ns) = 15.871 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit10\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.150 ns) 16.902 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit10\|Add1~1 16 COMB LCCOMB_X23_Y23_N0 2 " "Info: 16: + IC(0.881 ns) + CELL(0.150 ns) = 16.902 ns; Loc. = LCCOMB_X23_Y23_N0; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit10\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 17.319 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit11\|Add1~0 17 COMB LCCOMB_X23_Y23_N22 3 " "Info: 17: + IC(0.267 ns) + CELL(0.150 ns) = 17.319 ns; Loc. = LCCOMB_X23_Y23_N22; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit11\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 17.715 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit14\|Add1~0 18 COMB LCCOMB_X23_Y23_N28 1 " "Info: 18: + IC(0.246 ns) + CELL(0.150 ns) = 17.715 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit14\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 18.118 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit14\|Add1~1 19 COMB LCCOMB_X23_Y23_N26 2 " "Info: 19: + IC(0.253 ns) + CELL(0.150 ns) = 18.118 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit14\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 18.531 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit15\|Add1~0 20 COMB LCCOMB_X23_Y23_N8 2 " "Info: 20: + IC(0.263 ns) + CELL(0.150 ns) = 18.531 ns; Loc. = LCCOMB_X23_Y23_N8; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit15\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 19.057 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit16\|Add1~1 21 COMB LCCOMB_X23_Y23_N30 3 " "Info: 21: + IC(0.255 ns) + CELL(0.271 ns) = 19.057 ns; Loc. = LCCOMB_X23_Y23_N30; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit16\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 19.468 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit18\|Add1~1 22 COMB LCCOMB_X23_Y23_N12 2 " "Info: 22: + IC(0.261 ns) + CELL(0.150 ns) = 19.468 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit18\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 19.877 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit19\|Add1~1 23 COMB LCCOMB_X23_Y23_N20 2 " "Info: 23: + IC(0.259 ns) + CELL(0.150 ns) = 19.877 ns; Loc. = LCCOMB_X23_Y23_N20; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit19\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 20.405 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit20\|Add1~0 24 COMB LCCOMB_X23_Y23_N6 3 " "Info: 24: + IC(0.257 ns) + CELL(0.271 ns) = 20.405 ns; Loc. = LCCOMB_X23_Y23_N6; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit20\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 20.820 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit22\|Add1~0 25 COMB LCCOMB_X23_Y23_N16 2 " "Info: 25: + IC(0.265 ns) + CELL(0.150 ns) = 20.820 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit22\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.150 ns) 21.412 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit23\|Add1~0 26 COMB LCCOMB_X24_Y23_N0 2 " "Info: 26: + IC(0.442 ns) + CELL(0.150 ns) = 21.412 ns; Loc. = LCCOMB_X24_Y23_N0; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit23\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 21.812 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit24\|Add1~1 27 COMB LCCOMB_X24_Y23_N6 3 " "Info: 27: + IC(0.250 ns) + CELL(0.150 ns) = 21.812 ns; Loc. = LCCOMB_X24_Y23_N6; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit24\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 22.218 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit26\|Add1~1 28 COMB LCCOMB_X24_Y23_N4 2 " "Info: 28: + IC(0.256 ns) + CELL(0.150 ns) = 22.218 ns; Loc. = LCCOMB_X24_Y23_N4; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit26\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 22.746 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit27\|Add1~1 29 COMB LCCOMB_X24_Y23_N24 2 " "Info: 29: + IC(0.257 ns) + CELL(0.271 ns) = 22.746 ns; Loc. = LCCOMB_X24_Y23_N24; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit27\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 23.281 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit28\|Add1~1 30 COMB LCCOMB_X24_Y23_N12 3 " "Info: 30: + IC(0.260 ns) + CELL(0.275 ns) = 23.281 ns; Loc. = LCCOMB_X24_Y23_N12; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit28\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 23.688 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit29\|Add1~1 31 COMB LCCOMB_X24_Y23_N28 2 " "Info: 31: + IC(0.257 ns) + CELL(0.150 ns) = 23.688 ns; Loc. = LCCOMB_X24_Y23_N28; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit29\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 24.086 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit31\|Add1~0 32 COMB LCCOMB_X24_Y23_N26 2 " "Info: 32: + IC(0.248 ns) + CELL(0.150 ns) = 24.086 ns; Loc. = LCCOMB_X24_Y23_N26; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit31\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 24.491 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|Mux0~0 33 COMB LCCOMB_X24_Y23_N8 1 " "Info: 33: + IC(0.255 ns) + CELL(0.150 ns) = 24.491 ns; Loc. = LCCOMB_X24_Y23_N8; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.150 ns) 25.083 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|Mux0~1 34 COMB LCCOMB_X25_Y23_N28 2 " "Info: 34: + IC(0.442 ns) + CELL(0.150 ns) = 25.083 ns; Loc. = LCCOMB_X25_Y23_N28; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 25.487 ns Addr_Decoder:Decoder\|Equal1~13 35 COMB LCCOMB_X25_Y23_N22 1 " "Info: 35: + IC(0.254 ns) + CELL(0.150 ns) = 25.487 ns; Loc. = LCCOMB_X25_Y23_N22; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder\|Equal1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1 Addr_Decoder:Decoder|Equal1~13 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/Decoder/Addr_Decoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.150 ns) 26.396 ns Addr_Decoder:Decoder\|Equal1~14 36 COMB LCCOMB_X24_Y19_N12 12 " "Info: 36: + IC(0.759 ns) + CELL(0.150 ns) = 26.396 ns; Loc. = LCCOMB_X24_Y19_N12; Fanout = 12; COMB Node = 'Addr_Decoder:Decoder\|Equal1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { Addr_Decoder:Decoder|Equal1~13 Addr_Decoder:Decoder|Equal1~14 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/Decoder/Addr_Decoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.559 ns) + CELL(0.275 ns) 29.230 ns GPIO:uGPIO\|LEDG_R\[0\]~10 37 COMB LCCOMB_X24_Y12_N22 4 " "Info: 37: + IC(2.559 ns) + CELL(0.275 ns) = 29.230 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 4; COMB Node = 'GPIO:uGPIO\|LEDG_R\[0\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { Addr_Decoder:Decoder|Equal1~14 GPIO:uGPIO|LEDG_R[0]~10 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 29.640 ns GPIO:uGPIO\|LEDG_R\[0\]~21 38 COMB LCCOMB_X24_Y12_N0 4 " "Info: 38: + IC(0.260 ns) + CELL(0.150 ns) = 29.640 ns; Loc. = LCCOMB_X24_Y12_N0; Fanout = 4; COMB Node = 'GPIO:uGPIO\|LEDG_R\[0\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { GPIO:uGPIO|LEDG_R[0]~10 GPIO:uGPIO|LEDG_R[0]~21 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 30.050 ns GPIO:uGPIO\|LEDR_R\[7\]~0 39 COMB LCCOMB_X24_Y12_N2 18 " "Info: 39: + IC(0.260 ns) + CELL(0.150 ns) = 30.050 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 18; COMB Node = 'GPIO:uGPIO\|LEDR_R\[7\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { GPIO:uGPIO|LEDG_R[0]~21 GPIO:uGPIO|LEDR_R[7]~0 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.660 ns) 31.689 ns GPIO:uGPIO\|LEDR_R\[6\] 40 REG LCFF_X23_Y8_N27 1 " "Info: 40: + IC(0.979 ns) + CELL(0.660 ns) = 31.689 ns; Loc. = LCFF_X23_Y8_N27; Fanout = 1; REG Node = 'GPIO:uGPIO\|LEDR_R\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { GPIO:uGPIO|LEDR_R[7]~0 GPIO:uGPIO|LEDR_R[6] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.882 ns ( 34.34 % ) " "Info: Total cell delay = 10.882 ns ( 34.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.807 ns ( 65.66 % ) " "Info: Total interconnect delay = 20.807 ns ( 65.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.689 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19] RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~12 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~13 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~14 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~15 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~16 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~19 RV32I:_RV32I|datapath:i_datapath|alusrc1[1]~11 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1 Addr_Decoder:Decoder|Equal1~13 Addr_Decoder:Decoder|Equal1~14 GPIO:uGPIO|LEDG_R[0]~10 GPIO:uGPIO|LEDG_R[0]~21 GPIO:uGPIO|LEDR_R[7]~0 GPIO:uGPIO|LEDR_R[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "31.689 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19] {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~12 {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~13 {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~14 {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~15 {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~16 {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~19 {} RV32I:_RV32I|datapath:i_datapath|alusrc1[1]~11 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1 {} Addr_Decoder:Decoder|Equal1~13 {} Addr_Decoder:Decoder|Equal1~14 {} GPIO:uGPIO|LEDG_R[0]~10 {} GPIO:uGPIO|LEDG_R[0]~21 {} GPIO:uGPIO|LEDR_R[7]~0 {} GPIO:uGPIO|LEDR_R[6] {} } { 0.000ns 0.000ns 2.270ns 1.021ns 1.191ns 0.258ns 1.320ns 0.240ns 1.799ns 0.470ns 0.253ns 0.248ns 0.282ns 0.254ns 0.256ns 0.881ns 0.267ns 0.246ns 0.253ns 0.263ns 0.255ns 0.261ns 0.259ns 0.257ns 0.265ns 0.442ns 0.250ns 0.256ns 0.257ns 0.260ns 0.257ns 0.248ns 0.255ns 0.442ns 0.254ns 0.759ns 2.559ns 0.260ns 0.260ns 0.979ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.271ns 0.419ns 0.438ns 0.150ns 0.275ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDR_R[6] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 {} } { 0.000ns 1.091ns 0.973ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.689 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19] RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~12 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~13 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~14 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~15 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~16 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~19 RV32I:_RV32I|datapath:i_datapath|alusrc1[1]~11 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1 Addr_Decoder:Decoder|Equal1~13 Addr_Decoder:Decoder|Equal1~14 GPIO:uGPIO|LEDG_R[0]~10 GPIO:uGPIO|LEDG_R[0]~21 GPIO:uGPIO|LEDR_R[7]~0 GPIO:uGPIO|LEDR_R[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "31.689 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19] {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~12 {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~13 {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~14 {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~15 {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~16 {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux62~19 {} RV32I:_RV32I|datapath:i_datapath|alusrc1[1]~11 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1 {} Addr_Decoder:Decoder|Equal1~13 {} Addr_Decoder:Decoder|Equal1~14 {} GPIO:uGPIO|LEDG_R[0]~10 {} GPIO:uGPIO|LEDG_R[0]~21 {} GPIO:uGPIO|LEDR_R[7]~0 {} GPIO:uGPIO|LEDR_R[6] {} } { 0.000ns 0.000ns 2.270ns 1.021ns 1.191ns 0.258ns 1.320ns 0.240ns 1.799ns 0.470ns 0.253ns 0.248ns 0.282ns 0.254ns 0.256ns 0.881ns 0.267ns 0.246ns 0.253ns 0.263ns 0.255ns 0.261ns 0.259ns 0.257ns 0.265ns 0.442ns 0.250ns 0.256ns 0.257ns 0.260ns 0.257ns 0.248ns 0.255ns 0.442ns 0.254ns 0.759ns 2.559ns 0.260ns 0.260ns 0.979ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.271ns 0.419ns 0.438ns 0.150ns 0.275ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 register RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[4\] register RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x25\[3\] -6.085 ns " "Info: Slack time is -6.085 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source register \"RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[4\]\" and destination register \"RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x25\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "14.844 ns + Largest register register " "Info: + Largest register to register requirement is 14.844 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 72.642 ns " "Info: + Latch edge is 72.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.642 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 47.642 ns " "Info: - Launch edge is 47.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.642 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.192 ns + Largest " "Info: + Largest clock skew is -10.192 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 2.662 ns + Shortest register " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 3625 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 3625; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.662 ns RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x25\[3\] 3 REG LCFF_X24_Y16_N21 2 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X24_Y16_N21; Fanout = 2; REG Node = 'RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x25\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.125 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 12.854 ns - Longest register " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 12.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.870 ns) 2.922 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg10 3 MEM M4K_X13_Y21 2 " "Info: 3: + IC(0.961 ns) + CELL(0.870 ns) = 2.922 ns; Loc. = M4K_X13_Y21; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 5.915 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[3\] 4 MEM M4K_X13_Y21 6 " "Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 5.915 ns; Loc. = M4K_X13_Y21; Fanout = 6; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.398 ns) 7.591 ns RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|Decoder1~0 5 COMB LCCOMB_X17_Y20_N24 6 " "Info: 5: + IC(1.278 ns) + CELL(0.398 ns) = 7.591 ns; Loc. = LCCOMB_X17_Y20_N24; Fanout = 6; COMB Node = 'RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|Decoder1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3] RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.275 ns) 8.154 ns RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|Decoder1~2 6 COMB LCCOMB_X17_Y20_N0 3 " "Info: 6: + IC(0.288 ns) + CELL(0.275 ns) = 8.154 ns; Loc. = LCCOMB_X17_Y20_N0; Fanout = 3; COMB Node = 'RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|Decoder1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~0 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~2 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.150 ns) 9.774 ns RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|Selector5~0 7 COMB LCCOMB_X27_Y23_N0 1 " "Info: 7: + IC(1.470 ns) + CELL(0.150 ns) = 9.774 ns; Loc. = LCCOMB_X27_Y23_N0; Fanout = 1; COMB Node = 'RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|Selector5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~2 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.000 ns) 11.380 ns RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|Selector5~0clkctrl 8 COMB CLKCTRL_G9 3 " "Info: 8: + IC(1.606 ns) + CELL(0.000 ns) = 11.380 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|Selector5~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0clkctrl } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.150 ns) 12.854 ns RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[4\] 9 REG LCCOMB_X18_Y23_N18 57 " "Info: 9: + IC(1.324 ns) + CELL(0.150 ns) = 12.854 ns; Loc. = LCCOMB_X18_Y23_N18; Fanout = 57; REG Node = 'RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0clkctrl RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.836 ns ( 37.62 % ) " "Info: Total cell delay = 4.836 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.018 ns ( 62.38 % ) " "Info: Total interconnect delay = 8.018 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.854 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3] RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~0 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~2 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0clkctrl RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.854 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3] {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~0 {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~2 {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0 {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0clkctrl {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] {} } { 0.000ns 1.091ns 0.961ns 0.000ns 1.278ns 0.288ns 1.470ns 1.606ns 1.324ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.398ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.854 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3] RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~0 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~2 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0clkctrl RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.854 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3] {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~0 {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~2 {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0 {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0clkctrl {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] {} } { 0.000ns 1.091ns 0.961ns 0.000ns 1.278ns 0.288ns 1.470ns 1.606ns 1.324ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.398ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 69 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.854 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3] RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~0 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~2 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0clkctrl RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.854 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3] {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~0 {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~2 {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0 {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0clkctrl {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] {} } { 0.000ns 1.091ns 0.961ns 0.000ns 1.278ns 0.288ns 1.470ns 1.606ns 1.324ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.398ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.929 ns - Longest register register " "Info: - Longest register to register delay is 20.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[4\] 1 REG LCCOMB_X18_Y23_N18 57 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y23_N18; Fanout = 57; REG Node = 'RV32I:_RV32I\|controller:i_controller\|aludec:i_aludec\|alucontrol\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.150 ns) 0.640 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit2\|Add0~1 2 COMB LCCOMB_X19_Y23_N30 2 " "Info: 2: + IC(0.490 ns) + CELL(0.150 ns) = 0.640 ns; Loc. = LCCOMB_X19_Y23_N30; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit2\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add0~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.150 ns) 1.204 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit2\|Add1~0 3 COMB LCCOMB_X18_Y23_N6 2 " "Info: 3: + IC(0.414 ns) + CELL(0.150 ns) = 1.204 ns; Loc. = LCCOMB_X18_Y23_N6; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit2\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add0~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.607 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit3\|Add1~0 4 COMB LCCOMB_X18_Y23_N0 2 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit3\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.005 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit4\|Add1~0 5 COMB LCCOMB_X18_Y23_N2 3 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 2.005 ns; Loc. = LCCOMB_X18_Y23_N2; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit4\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.150 ns) 2.437 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit6\|Add1~0 6 COMB LCCOMB_X18_Y23_N12 2 " "Info: 6: + IC(0.282 ns) + CELL(0.150 ns) = 2.437 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit6\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.841 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit7\|Add1~0 7 COMB LCCOMB_X18_Y23_N26 3 " "Info: 7: + IC(0.254 ns) + CELL(0.150 ns) = 2.841 ns; Loc. = LCCOMB_X18_Y23_N26; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit7\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 3.247 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit10\|Add1~0 8 COMB LCCOMB_X18_Y23_N8 1 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 3.247 ns; Loc. = LCCOMB_X18_Y23_N8; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit10\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.150 ns) 4.278 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit10\|Add1~1 9 COMB LCCOMB_X23_Y23_N0 2 " "Info: 9: + IC(0.881 ns) + CELL(0.150 ns) = 4.278 ns; Loc. = LCCOMB_X23_Y23_N0; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit10\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 4.695 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit11\|Add1~0 10 COMB LCCOMB_X23_Y23_N22 3 " "Info: 10: + IC(0.267 ns) + CELL(0.150 ns) = 4.695 ns; Loc. = LCCOMB_X23_Y23_N22; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit11\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 5.091 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit14\|Add1~0 11 COMB LCCOMB_X23_Y23_N28 1 " "Info: 11: + IC(0.246 ns) + CELL(0.150 ns) = 5.091 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit14\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 5.494 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit14\|Add1~1 12 COMB LCCOMB_X23_Y23_N26 2 " "Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 5.494 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit14\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 5.907 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit15\|Add1~0 13 COMB LCCOMB_X23_Y23_N8 2 " "Info: 13: + IC(0.263 ns) + CELL(0.150 ns) = 5.907 ns; Loc. = LCCOMB_X23_Y23_N8; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit15\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 6.433 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit16\|Add1~1 14 COMB LCCOMB_X23_Y23_N30 3 " "Info: 14: + IC(0.255 ns) + CELL(0.271 ns) = 6.433 ns; Loc. = LCCOMB_X23_Y23_N30; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit16\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 6.844 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit18\|Add1~1 15 COMB LCCOMB_X23_Y23_N12 2 " "Info: 15: + IC(0.261 ns) + CELL(0.150 ns) = 6.844 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit18\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 7.253 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit19\|Add1~1 16 COMB LCCOMB_X23_Y23_N20 2 " "Info: 16: + IC(0.259 ns) + CELL(0.150 ns) = 7.253 ns; Loc. = LCCOMB_X23_Y23_N20; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit19\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 7.781 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit20\|Add1~0 17 COMB LCCOMB_X23_Y23_N6 3 " "Info: 17: + IC(0.257 ns) + CELL(0.271 ns) = 7.781 ns; Loc. = LCCOMB_X23_Y23_N6; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit20\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 8.196 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit22\|Add1~0 18 COMB LCCOMB_X23_Y23_N16 2 " "Info: 18: + IC(0.265 ns) + CELL(0.150 ns) = 8.196 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit22\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.150 ns) 8.788 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit23\|Add1~0 19 COMB LCCOMB_X24_Y23_N0 2 " "Info: 19: + IC(0.442 ns) + CELL(0.150 ns) = 8.788 ns; Loc. = LCCOMB_X24_Y23_N0; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit23\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 9.188 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit24\|Add1~1 20 COMB LCCOMB_X24_Y23_N6 3 " "Info: 20: + IC(0.250 ns) + CELL(0.150 ns) = 9.188 ns; Loc. = LCCOMB_X24_Y23_N6; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit24\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 9.594 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit26\|Add1~1 21 COMB LCCOMB_X24_Y23_N4 2 " "Info: 21: + IC(0.256 ns) + CELL(0.150 ns) = 9.594 ns; Loc. = LCCOMB_X24_Y23_N4; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit26\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 10.122 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit27\|Add1~1 22 COMB LCCOMB_X24_Y23_N24 2 " "Info: 22: + IC(0.257 ns) + CELL(0.271 ns) = 10.122 ns; Loc. = LCCOMB_X24_Y23_N24; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit27\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 10.657 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit28\|Add1~1 23 COMB LCCOMB_X24_Y23_N12 3 " "Info: 23: + IC(0.260 ns) + CELL(0.275 ns) = 10.657 ns; Loc. = LCCOMB_X24_Y23_N12; Fanout = 3; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit28\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 11.064 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit29\|Add1~1 24 COMB LCCOMB_X24_Y23_N28 2 " "Info: 24: + IC(0.257 ns) + CELL(0.150 ns) = 11.064 ns; Loc. = LCCOMB_X24_Y23_N28; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit29\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 11.462 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit31\|Add1~0 25 COMB LCCOMB_X24_Y23_N26 2 " "Info: 25: + IC(0.248 ns) + CELL(0.150 ns) = 11.462 ns; Loc. = LCCOMB_X24_Y23_N26; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit31\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 11.867 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|Mux0~0 26 COMB LCCOMB_X24_Y23_N8 1 " "Info: 26: + IC(0.255 ns) + CELL(0.150 ns) = 11.867 ns; Loc. = LCCOMB_X24_Y23_N8; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.150 ns) 12.459 ns RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|Mux0~1 27 COMB LCCOMB_X25_Y23_N28 2 " "Info: 27: + IC(0.442 ns) + CELL(0.150 ns) = 12.459 ns; Loc. = LCCOMB_X25_Y23_N28; Fanout = 2; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alu:i_alu\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 12.863 ns Addr_Decoder:Decoder\|Equal1~13 28 COMB LCCOMB_X25_Y23_N22 1 " "Info: 28: + IC(0.254 ns) + CELL(0.150 ns) = 12.863 ns; Loc. = LCCOMB_X25_Y23_N22; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder\|Equal1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1 Addr_Decoder:Decoder|Equal1~13 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/Decoder/Addr_Decoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.150 ns) 13.772 ns Addr_Decoder:Decoder\|Equal1~14 29 COMB LCCOMB_X24_Y19_N12 12 " "Info: 29: + IC(0.759 ns) + CELL(0.150 ns) = 13.772 ns; Loc. = LCCOMB_X24_Y19_N12; Fanout = 12; COMB Node = 'Addr_Decoder:Decoder\|Equal1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { Addr_Decoder:Decoder|Equal1~13 Addr_Decoder:Decoder|Equal1~14 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/Decoder/Addr_Decoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 14.231 ns Addr_Decoder:Decoder\|Equal2~0 30 COMB LCCOMB_X24_Y19_N6 13 " "Info: 30: + IC(0.309 ns) + CELL(0.150 ns) = 14.231 ns; Loc. = LCCOMB_X24_Y19_N6; Fanout = 13; COMB Node = 'Addr_Decoder:Decoder\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { Addr_Decoder:Decoder|Equal1~14 Addr_Decoder:Decoder|Equal2~0 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/Decoder/Addr_Decoder.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.150 ns) 15.191 ns miniUART:UART\|always1~2 31 COMB LCCOMB_X23_Y18_N8 7 " "Info: 31: + IC(0.810 ns) + CELL(0.150 ns) = 15.191 ns; Loc. = LCCOMB_X23_Y18_N8; Fanout = 7; COMB Node = 'miniUART:UART\|always1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { Addr_Decoder:Decoder|Equal2~0 miniUART:UART|always1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.150 ns) 16.332 ns RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~141 32 COMB LCCOMB_X19_Y19_N0 1 " "Info: 32: + IC(0.991 ns) + CELL(0.150 ns) = 16.332 ns; Loc. = LCCOMB_X19_Y19_N0; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~141'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { miniUART:UART|always1~2 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~141 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 16.741 ns RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~142 33 COMB LCCOMB_X19_Y19_N18 1 " "Info: 33: + IC(0.259 ns) + CELL(0.150 ns) = 16.741 ns; Loc. = LCCOMB_X19_Y19_N18; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~142'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { RV32I:_RV32I|datapath:i_datapath|rd_data[3]~141 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~142 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.150 ns) 17.810 ns RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~143 34 COMB LCCOMB_X24_Y19_N22 1 " "Info: 34: + IC(0.919 ns) + CELL(0.150 ns) = 17.810 ns; Loc. = LCCOMB_X24_Y19_N22; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~143'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { RV32I:_RV32I|datapath:i_datapath|rd_data[3]~142 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~143 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 18.209 ns RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~144 35 COMB LCCOMB_X24_Y19_N0 1 " "Info: 35: + IC(0.249 ns) + CELL(0.150 ns) = 18.209 ns; Loc. = LCCOMB_X24_Y19_N0; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~144'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { RV32I:_RV32I|datapath:i_datapath|rd_data[3]~143 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~144 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 18.613 ns RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~145 36 COMB LCCOMB_X24_Y19_N18 1 " "Info: 36: + IC(0.254 ns) + CELL(0.150 ns) = 18.613 ns; Loc. = LCCOMB_X24_Y19_N18; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~145'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { RV32I:_RV32I|datapath:i_datapath|rd_data[3]~144 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~145 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 19.010 ns RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~146 37 COMB LCCOMB_X24_Y19_N28 1 " "Info: 37: + IC(0.247 ns) + CELL(0.150 ns) = 19.010 ns; Loc. = LCCOMB_X24_Y19_N28; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~146'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { RV32I:_RV32I|datapath:i_datapath|rd_data[3]~145 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~146 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 19.400 ns RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~147 38 COMB LCCOMB_X24_Y19_N14 31 " "Info: 38: + IC(0.240 ns) + CELL(0.150 ns) = 19.400 ns; Loc. = LCCOMB_X24_Y19_N14; Fanout = 31; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|rd_data\[3\]~147'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { RV32I:_RV32I|datapath:i_datapath|rd_data[3]~146 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~147 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.366 ns) 20.929 ns RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x25\[3\] 39 REG LCFF_X24_Y16_N21 2 " "Info: 39: + IC(1.163 ns) + CELL(0.366 ns) = 20.929 ns; Loc. = LCFF_X24_Y16_N21; Fanout = 2; REG Node = 'RV32I:_RV32I\|datapath:i_datapath\|regfile:i_regfile\|x25\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { RV32I:_RV32I|datapath:i_datapath|rd_data[3]~147 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] } "NODE_NAME" } } { "../ARM_System/RV32I_Core/basic_modules.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.404 ns ( 30.60 % ) " "Info: Total cell delay = 6.404 ns ( 30.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.525 ns ( 69.40 % ) " "Info: Total interconnect delay = 14.525 ns ( 69.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.929 ns" { RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add0~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1 Addr_Decoder:Decoder|Equal1~13 Addr_Decoder:Decoder|Equal1~14 Addr_Decoder:Decoder|Equal2~0 miniUART:UART|always1~2 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~141 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~142 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~143 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~144 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~145 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~146 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~147 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.929 ns" { RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add0~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1 {} Addr_Decoder:Decoder|Equal1~13 {} Addr_Decoder:Decoder|Equal1~14 {} Addr_Decoder:Decoder|Equal2~0 {} miniUART:UART|always1~2 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~141 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~142 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~143 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~144 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~145 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~146 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~147 {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] {} } { 0.000ns 0.490ns 0.414ns 0.253ns 0.248ns 0.282ns 0.254ns 0.256ns 0.881ns 0.267ns 0.246ns 0.253ns 0.263ns 0.255ns 0.261ns 0.259ns 0.257ns 0.265ns 0.442ns 0.250ns 0.256ns 0.257ns 0.260ns 0.257ns 0.248ns 0.255ns 0.442ns 0.254ns 0.759ns 0.309ns 0.810ns 0.991ns 0.259ns 0.919ns 0.249ns 0.254ns 0.247ns 0.240ns 1.163ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.854 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3] RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~0 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~2 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0 RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0clkctrl RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.854 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3] {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~0 {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Decoder1~2 {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0 {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5~0clkctrl {} RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] {} } { 0.000ns 1.091ns 0.961ns 0.000ns 1.278ns 0.288ns 1.470ns 1.606ns 1.324ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.398ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.929 ns" { RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add0~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0 RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1 Addr_Decoder:Decoder|Equal1~13 Addr_Decoder:Decoder|Equal1~14 Addr_Decoder:Decoder|Equal2~0 miniUART:UART|always1~2 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~141 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~142 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~143 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~144 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~145 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~146 RV32I:_RV32I|datapath:i_datapath|rd_data[3]~147 RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.929 ns" { RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add0~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29|Add1~1 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31|Add1~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~0 {} RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux0~1 {} Addr_Decoder:Decoder|Equal1~13 {} Addr_Decoder:Decoder|Equal1~14 {} Addr_Decoder:Decoder|Equal2~0 {} miniUART:UART|always1~2 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~141 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~142 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~143 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~144 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~145 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~146 {} RV32I:_RV32I|datapath:i_datapath|rd_data[3]~147 {} RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x25[3] {} } { 0.000ns 0.490ns 0.414ns 0.253ns 0.248ns 0.282ns 0.254ns 0.256ns 0.881ns 0.267ns 0.246ns 0.253ns 0.263ns 0.255ns 0.261ns 0.259ns 0.257ns 0.265ns 0.442ns 0.250ns 0.256ns 0.257ns 0.260ns 0.257ns 0.248ns 0.255ns 0.442ns 0.254ns 0.759ns 0.309ns 0.810ns 0.991ns 0.259ns 0.919ns 0.249ns 0.254ns 0.247ns 0.240ns 1.163ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1' 1024 " "Warning: Can't achieve timing requirement Clock Setup: 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1' along 1024 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] register sld_hub:auto_hub\|tdo 5.673 ns " "Info: Slack time is 5.673 ns for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\" and destination register \"sld_hub:auto_hub\|tdo\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "115.55 MHz 8.654 ns " "Info: Fmax is 115.55 MHz (period= 8.654 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.792 ns + Largest register register " "Info: + Largest register to register requirement is 9.792 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns + Largest " "Info: + Largest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.426 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 1474 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 1474; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 4.426 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X45_Y13_N7 2 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 4.426 ns; Loc. = LCFF_X45_Y13_N7; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.13 % ) " "Info: Total cell delay = 0.537 ns ( 12.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.889 ns ( 87.87 % ) " "Info: Total interconnect delay = 3.889 ns ( 87.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.426 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.426 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.420 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 1474 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 1474; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 4.420 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] 3 REG LCFF_X43_Y12_N11 26 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 4.420 ns; Loc. = LCFF_X43_Y12_N11; Fanout = 26; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.15 % ) " "Info: Total cell delay = 0.537 ns ( 12.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.883 ns ( 87.85 % ) " "Info: Total interconnect delay = 3.883 ns ( 87.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.874ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.426 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.426 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.874ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.426 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.426 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.874ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.119 ns - Longest register register " "Info: - Longest register to register delay is 4.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] 1 REG LCFF_X43_Y12_N11 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y12_N11; Fanout = 26; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.242 ns) 1.501 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable 2 COMB LCCOMB_X45_Y13_N30 4 " "Info: 2: + IC(1.259 ns) + CELL(0.242 ns) = 1.501 ns; Loc. = LCCOMB_X45_Y13_N30; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 1.908 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 3 COMB LCCOMB_X45_Y13_N22 18 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 1.908 ns; Loc. = LCCOMB_X45_Y13_N22; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 2.590 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1 4 COMB LCCOMB_X45_Y13_N4 1 " "Info: 4: + IC(0.262 ns) + CELL(0.420 ns) = 2.590 ns; Loc. = LCCOMB_X45_Y13_N4; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 3.117 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 5 COMB LCCOMB_X45_Y13_N14 1 " "Info: 5: + IC(0.252 ns) + CELL(0.275 ns) = 3.117 ns; Loc. = LCCOMB_X45_Y13_N14; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.643 ns sld_hub:auto_hub\|tdo~3 6 COMB LCCOMB_X45_Y13_N10 1 " "Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 3.643 ns; Loc. = LCCOMB_X45_Y13_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 4.035 ns sld_hub:auto_hub\|tdo~5 7 COMB LCCOMB_X45_Y13_N6 1 " "Info: 7: + IC(0.242 ns) + CELL(0.150 ns) = 4.035 ns; Loc. = LCCOMB_X45_Y13_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.119 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X45_Y13_N7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 4.119 ns; Loc. = LCFF_X45_Y13_N7; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.596 ns ( 38.75 % ) " "Info: Total cell delay = 1.596 ns ( 38.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.523 ns ( 61.25 % ) " "Info: Total interconnect delay = 2.523 ns ( 61.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.119 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.119 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.259ns 0.257ns 0.262ns 0.252ns 0.251ns 0.242ns 0.000ns } { 0.000ns 0.242ns 0.150ns 0.420ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.426 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.426 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.874ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.119 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.119 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.259ns 0.257ns 0.262ns 0.252ns 0.251ns 0.242ns 0.000ns } { 0.000ns 0.242ns 0.150ns 0.420ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 register miniUART:UART\|TxUnit:TxDev\|TReg\[7\] register miniUART:UART\|TxUnit:TxDev\|TReg\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source register \"miniUART:UART\|TxUnit:TxDev\|TReg\[7\]\" and destination register \"miniUART:UART\|TxUnit:TxDev\|TReg\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns miniUART:UART\|TxUnit:TxDev\|TReg\[7\] 1 REG LCFF_X17_Y21_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y21_N9; Fanout = 2; REG Node = 'miniUART:UART\|TxUnit:TxDev\|TReg\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { miniUART:UART|TxUnit:TxDev|TReg[7] } "NODE_NAME" } } { "../ARM_System/UART/TxUnit.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/TxUnit.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns miniUART:UART\|TxUnit:TxDev\|TReg\[7\]~15 2 COMB LCCOMB_X17_Y21_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y21_N8; Fanout = 1; COMB Node = 'miniUART:UART\|TxUnit:TxDev\|TReg\[7\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { miniUART:UART|TxUnit:TxDev|TReg[7] miniUART:UART|TxUnit:TxDev|TReg[7]~15 } "NODE_NAME" } } { "../ARM_System/UART/TxUnit.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/TxUnit.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns miniUART:UART\|TxUnit:TxDev\|TReg\[7\] 3 REG LCFF_X17_Y21_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X17_Y21_N9; Fanout = 2; REG Node = 'miniUART:UART\|TxUnit:TxDev\|TReg\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { miniUART:UART|TxUnit:TxDev|TReg[7]~15 miniUART:UART|TxUnit:TxDev|TReg[7] } "NODE_NAME" } } { "../ARM_System/UART/TxUnit.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/TxUnit.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { miniUART:UART|TxUnit:TxDev|TReg[7] miniUART:UART|TxUnit:TxDev|TReg[7]~15 miniUART:UART|TxUnit:TxDev|TReg[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { miniUART:UART|TxUnit:TxDev|TReg[7] {} miniUART:UART|TxUnit:TxDev|TReg[7]~15 {} miniUART:UART|TxUnit:TxDev|TReg[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 47.642 ns " "Info: + Latch edge is 47.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.642 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 47.642 ns " "Info: - Launch edge is 47.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.642 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.650 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.650 ns miniUART:UART\|TxUnit:TxDev\|TReg\[7\] 3 REG LCFF_X17_Y21_N9 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X17_Y21_N9; Fanout = 2; REG Node = 'miniUART:UART\|TxUnit:TxDev\|TReg\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|TxUnit:TxDev|TReg[7] } "NODE_NAME" } } { "../ARM_System/UART/TxUnit.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/TxUnit.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.113 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.113 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|TxUnit:TxDev|TReg[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|TxUnit:TxDev|TReg[7] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.650 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.650 ns miniUART:UART\|TxUnit:TxDev\|TReg\[7\] 3 REG LCFF_X17_Y21_N9 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X17_Y21_N9; Fanout = 2; REG Node = 'miniUART:UART\|TxUnit:TxDev\|TReg\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|TxUnit:TxDev|TReg[7] } "NODE_NAME" } } { "../ARM_System/UART/TxUnit.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/TxUnit.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.113 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.113 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|TxUnit:TxDev|TReg[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|TxUnit:TxDev|TReg[7] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|TxUnit:TxDev|TReg[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|TxUnit:TxDev|TReg[7] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|TxUnit:TxDev|TReg[7] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/UART/TxUnit.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/TxUnit.v" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/UART/TxUnit.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/TxUnit.v" 90 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|TxUnit:TxDev|TReg[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|TxUnit:TxDev|TReg[7] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|TxUnit:TxDev|TReg[7] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { miniUART:UART|TxUnit:TxDev|TReg[7] miniUART:UART|TxUnit:TxDev|TReg[7]~15 miniUART:UART|TxUnit:TxDev|TReg[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { miniUART:UART|TxUnit:TxDev|TReg[7] {} miniUART:UART|TxUnit:TxDev|TReg[7]~15 {} miniUART:UART|TxUnit:TxDev|TReg[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|TxUnit:TxDev|TReg[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|TxUnit:TxDev|TReg[7] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|TxUnit:TxDev|TReg[7] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 391 ps " "Info: Minimum slack time is 391 ps for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 1 REG LCFF_X44_Y10_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y10_N25; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0 2 COMB LCCOMB_X44_Y10_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y10_N24; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X44_Y10_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y10_N25; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.642 ns " "Info: + Latch edge is 22.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 22.642 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with  offset of 22.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 22.642 ns " "Info: - Launch edge is 22.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 22.642 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with  offset of 22.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 2.618 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination register is 2.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 3625 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 3625; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.618 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X44_Y10_N25 2 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.618 ns; Loc. = LCFF_X44_Y10_N25; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.51 % ) " "Info: Total cell delay = 0.537 ns ( 20.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 79.49 % ) " "Info: Total interconnect delay = 2.081 ns ( 79.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.091ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 source 2.618 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to source register is 2.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 3625 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 3625; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.618 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X44_Y10_N25 2 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.618 ns; Loc. = LCFF_X44_Y10_N25; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.51 % ) " "Info: Total cell delay = 0.537 ns ( 20.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 79.49 % ) " "Info: Total interconnect delay = 2.081 ns ( 79.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.091ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.091ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.091ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.091ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.091ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.091ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.091ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|tdo_bypass_reg register sld_hub:auto_hub\|tdo_bypass_reg 391 ps " "Info: Minimum slack time is 391 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:auto_hub\|tdo_bypass_reg\" and destination register \"sld_hub:auto_hub\|tdo_bypass_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|tdo_bypass_reg 1 REG LCFF_X44_Y13_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y13_N11; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_hub:auto_hub\|tdo_bypass_reg~0 2 COMB LCCOMB_X44_Y13_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y13_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo_bypass_reg~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X44_Y13_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y13_N11; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo_bypass_reg~0 {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.425 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 1474 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 1474; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 4.425 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X44_Y13_N11 3 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 4.425 ns; Loc. = LCFF_X44_Y13_N11; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.14 % ) " "Info: Total cell delay = 0.537 ns ( 12.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.888 ns ( 87.86 % ) " "Info: Total interconnect delay = 3.888 ns ( 87.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.425 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 1474 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 1474; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 4.425 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X44_Y13_N11 3 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 4.425 ns; Loc. = LCFF_X44_Y13_N11; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.14 % ) " "Info: Total cell delay = 0.537 ns ( 12.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.888 ns ( 87.86 % ) " "Info: Total interconnect delay = 3.888 ns ( 87.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo_bypass_reg~0 {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\] UART_RXD CLOCK_27 7.906 ns register " "Info: tsu for register \"miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]\" (data pin = \"UART_RXD\", clock pin = \"CLOCK_27\") is 7.906 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.244 ns + Longest pin register " "Info: + Longest pin to register delay is 8.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns UART_RXD 1 PIN PIN_C25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "../ARM_System/RV32I_System.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_System.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.168 ns) + CELL(0.150 ns) 7.200 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]~1 2 COMB LCCOMB_X15_Y19_N20 2 " "Info: 2: + IC(6.168 ns) + CELL(0.150 ns) = 7.200 ns; Loc. = LCCOMB_X15_Y19_N20; Fanout = 2; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.318 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[0]~1 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.271 ns) 7.751 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]~2 3 COMB LCCOMB_X15_Y19_N22 3 " "Info: 3: + IC(0.280 ns) + CELL(0.271 ns) = 7.751 ns; Loc. = LCCOMB_X15_Y19_N22; Fanout = 3; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[0]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~2 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 8.160 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~3 4 COMB LCCOMB_X15_Y19_N10 1 " "Info: 4: + IC(0.259 ns) + CELL(0.150 ns) = 8.160 ns; Loc. = LCCOMB_X15_Y19_N10; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[0]~2 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~3 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.244 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\] 5 REG LCFF_X15_Y19_N11 4 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.244 ns; Loc. = LCFF_X15_Y19_N11; Fanout = 4; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[3]~3 miniUART:UART|RxUnit:RxDev|SampleCnt[3] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 18.64 % ) " "Info: Total cell delay = 1.537 ns ( 18.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.707 ns ( 81.36 % ) " "Info: Total interconnect delay = 6.707 ns ( 81.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.244 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[0]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~2 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~3 miniUART:UART|RxUnit:RxDev|SampleCnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.244 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[0]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0]~2 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~3 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3] {} } { 0.000ns 0.000ns 6.168ns 0.280ns 0.259ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.271ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "../ARM_System/RV32I_System.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\] 3 REG LCFF_X15_Y19_N11 4 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X15_Y19_N11; Fanout = 4; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[3] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[3] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.244 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[0]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~2 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~3 miniUART:UART|RxUnit:RxDev|SampleCnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.244 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[0]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0]~2 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~3 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3] {} } { 0.000ns 0.000ns 6.168ns 0.280ns 0.259ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.271ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[3] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 LEDR\[7\] GPIO:uGPIO\|LEDR_R\[7\] 7.222 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"LEDR\[7\]\" through register \"GPIO:uGPIO\|LEDR_R\[7\]\" is 7.222 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "../ARM_System/RV32I_System.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.649 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1055 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns GPIO:uGPIO\|LEDR_R\[7\] 3 REG LCFF_X24_Y13_N5 1 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X24_Y13_N5; Fanout = 1; REG Node = 'GPIO:uGPIO\|LEDR_R\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[7] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDR_R[7] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.681 ns + Longest register pin " "Info: + Longest register to pin delay is 6.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO:uGPIO\|LEDR_R\[7\] 1 REG LCFF_X24_Y13_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N5; Fanout = 1; REG Node = 'GPIO:uGPIO\|LEDR_R\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|LEDR_R[7] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.883 ns) + CELL(2.798 ns) 6.681 ns LEDR\[7\] 2 PIN PIN_AC21 0 " "Info: 2: + IC(3.883 ns) + CELL(2.798 ns) = 6.681 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.681 ns" { GPIO:uGPIO|LEDR_R[7] LEDR[7] } "NODE_NAME" } } { "../ARM_System/RV32I_System.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_System.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 41.88 % ) " "Info: Total cell delay = 2.798 ns ( 41.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.883 ns ( 58.12 % ) " "Info: Total interconnect delay = 3.883 ns ( 58.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.681 ns" { GPIO:uGPIO|LEDR_R[7] LEDR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.681 ns" { GPIO:uGPIO|LEDR_R[7] {} LEDR[7] {} } { 0.000ns 3.883ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDR_R[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDR_R[7] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.681 ns" { GPIO:uGPIO|LEDR_R[7] LEDR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.681 ns" { GPIO:uGPIO|LEDR_R[7] {} LEDR[7] {} } { 0.000ns 3.883ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[578\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.541 ns register " "Info: th for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[578\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.541 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.420 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 1474 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 1474; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 4.420 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[578\] 3 REG LCFF_X34_Y15_N19 3 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 4.420 ns; Loc. = LCFF_X34_Y15_N19; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[578\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.15 % ) " "Info: Total cell delay = 0.537 ns ( 12.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.883 ns ( 87.85 % ) " "Info: Total interconnect delay = 3.883 ns ( 87.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] {} } { 0.000ns 2.874ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.145 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.912 ns) + CELL(0.149 ns) 3.061 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[578\]~feeder 2 COMB LCCOMB_X34_Y15_N18 1 " "Info: 2: + IC(2.912 ns) + CELL(0.149 ns) = 3.061 ns; Loc. = LCCOMB_X34_Y15_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[578\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.061 ns" { altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.145 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[578\] 3 REG LCFF_X34_Y15_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.145 ns; Loc. = LCFF_X34_Y15_N19; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[578\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 7.41 % ) " "Info: Total cell delay = 0.233 ns ( 7.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.912 ns ( 92.59 % ) " "Info: Total interconnect delay = 2.912 ns ( 92.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { altera_internal_jtag~TDIUTAP {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] {} } { 0.000ns 2.912ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] {} } { 0.000ns 2.874ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { altera_internal_jtag~TDIUTAP {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578] {} } { 0.000ns 2.912ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 21:15:06 2024 " "Info: Processing ended: Tue Nov 12 21:15:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
