
5. Printing statistics.

=== shift_register_group_18_48_3 ===

   Number of wires:                 99
   Number of wire bits:           1731
   Number of public wires:          99
   Number of public wire bits:    1731
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     shift_register_unit_18_3       48

=== shift_register_unit_18_3 ===

   Number of wires:                  8
   Number of wire bits:             93
   Number of public wires:           8
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe_18                       3

=== design hierarchy ===

   shift_register_group_18_48_3      1
     shift_register_unit_18_3       48

   Number of wires:                483
   Number of wire bits:           6195
   Number of public wires:         483
   Number of public wire bits:    6195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                144
     $sdffe_18                     144

