---------------------------------------------
-- USIMM: the Utah SImulated Memory Module --
--              Version: 1.3               --
---------------------------------------------
LEVEL: 24
PATH: 8388608
NODE: 16777215
SLOT: 66516992
BLOCK: 33258496
Z: 4
U: 0.500000
OV_TRESHOLD: 3996
STASH_SIZE: 4096
BK_EVICTION: 1
EMPTY_TOP: 10
TOP_CACHE: 10
TRACE_SIZE: 1000
LZ: 0 0 0 0 0 0 0 0 0 0 2 2 2 2 2 2 3 3 3 4 4 4 4 4 
 = 41 ~> path length
L1: 9   Z1:0
L2: 15   Z2:2
L3: 18   Z3:3
after alloc
after init
Initializing.
Core 0: Input trace file input/comm2 : Addresses will have prefix 0
Reading vi file: 1Gb_x4.vi	
16 Chips per Rank
----------------------------------------------------------------------------------------
------------------------
- SIMULATOR PARAMETERS -
------------------------

-------------
- PROCESSOR -
-------------
PROCESSOR_CLK_MULTIPLIER:        4
ROBSIZE:                       128
MAX_FETCH:                       4
MAX_RETIRE:                      2
PIPELINEDEPTH:                  10

---------------
- DRAM Config -
---------------
NUM_CHANNELS:                    1
NUM_RANKS:                       2
NUM_BANKS:                       8
NUM_ROWS:                    32768
NUM_COLUMNS:                   128

---------------
- DRAM Timing -
---------------
T_RCD:                          44
T_RP:                           44
T_CAS:                          44
T_RC:                          156
T_RAS:                         112
T_RRD:                          20
T_FAW:                         128
T_WR:                           48
T_WTR:                          24
T_RTP:                          24
T_CCD:                          16
T_RFC:                         352
T_REFI:                      24960
T_CWD:                          20
T_RTRS:                          8
T_PD_MIN:                       16
T_XP:                           20
T_XP_DLL:                       80
T_DATA_TRANS:                   16

---------------------------
- DRAM Idd Specifications -
---------------------------
VDD:                        01.50
IDD0:                       70.00
IDD2P0:                     12.00
IDD2P1:                     30.00
IDD2N:                      45.00
IDD3P:                      35.00
IDD3N:                      45.00
IDD4R:                      140.00
IDD4W:                      145.00
IDD5:                       170.00

-------------------
- DRAM Controller -
-------------------
WQ_CAPACITY:                    64
ADDRESS_MAPPING:                 1
WQ_LOOKUP_LATENCY:              10

----------------------------------------------------------------------------------------
Starting simulation.
Done with loop. Printing stats.
Cycles 13909240
Done: Core 0: Fetched 43801 : Committed 43673 : At time : 13909240
Sum of execution times for all programs: 13909240
Num reads merged: 0
Num writes merged: 0
-------- Channel 0 Stats-----------
Total Reads Serviced :          99438  
Total Writes Serviced :         99610  
Average Read Latency :          40726.44235
Average Read Queue Latency :    40666.44235
Average Write Latency :         6460.77927
Average Write Queue Latency :   6396.77927
Read Page Hit Rate :            0.04041
Write Page Hit Rate :           0.33512
------------------------------------

#-----------------------------Simulated Cycles Break-Up-------------------------------------------
Note:  1.(Read Cycles + Write Cycles + Read Other + Write Other) should add up to % cycles during which
          the channel is busy. This should be the same for all Ranks on a Channel
       2.(PRE_PDN_FAST + PRE_PDN_SLOW + ACT_PDN + ACT_STBY + PRE_STBY) should add up to 100%
       3.Power Down means Clock Enable, CKE = 0. In Standby mode, CKE = 1
#-------------------------------------------------------------------------------------------------
Total Simulation Cycles                         13909240
---------------------------------------------------------------

Channel 0 Rank 0 Read Cycles(%)                0.01 # % cycles the Rank performed a Read
Channel 0 Rank 0 Write Cycles(%)               0.11 # % cycles the Rank performed a Write
Channel 0 Rank 0 Read Other(%)                 0.11 # % cycles other Ranks on the channel performed a Read
Channel 0 Rank 0 Write Other(%)                0.01 # % cycles other Ranks on the channel performed a Write
Channel 0 Rank 0 PRE_PDN_FAST(%)               0.00 # % cycles the Rank was in Fast Power Down and all Banks were Precharged
Channel 0 Rank 0 PRE_PDN_SLOW(%)               0.00 # % cycles the Rank was in Slow Power Down and all Banks were Precharged
Channel 0 Rank 0 ACT_PDN(%)                    0.00 # % cycles the Rank was in Active Power Down and atleast one Bank was Active
Channel 0 Rank 0 ACT_STBY(%)                   0.33 # % cycles the Rank was in Standby and atleast one bank was Active
Channel 0 Rank 0 PRE_STBY(%)                   0.67 # % cycles the Rank was in Standby and all Banks were Precharged
---------------------------------------------------------------

Channel 0 Rank 1 Read Cycles(%)                0.11 # % cycles the Rank performed a Read
Channel 0 Rank 1 Write Cycles(%)               0.01 # % cycles the Rank performed a Write
Channel 0 Rank 1 Read Other(%)                 0.01 # % cycles other Ranks on the channel performed a Read
Channel 0 Rank 1 Write Other(%)                0.11 # % cycles other Ranks on the channel performed a Write
Channel 0 Rank 1 PRE_PDN_FAST(%)               0.00 # % cycles the Rank was in Fast Power Down and all Banks were Precharged
Channel 0 Rank 1 PRE_PDN_SLOW(%)               0.00 # % cycles the Rank was in Slow Power Down and all Banks were Precharged
Channel 0 Rank 1 ACT_PDN(%)                    0.00 # % cycles the Rank was in Active Power Down and atleast one Bank was Active
Channel 0 Rank 1 ACT_STBY(%)                   0.33 # % cycles the Rank was in Standby and atleast one bank was Active
Channel 0 Rank 1 PRE_STBY(%)                   0.67 # % cycles the Rank was in Standby and all Banks were Precharged
---------------------------------------------------------------


#-------------------------------------- Power Stats ----------------------------------------------
Note:  1. termRoth/termWoth is the power dissipated in the ODT resistors when Read/Writes terminate 
          in other ranks on the same channel
#-------------------------------------------------------------------------------------------------

Channel 0 Rank 0 Background(mw)              67.50 # depends only on Power Down time and time all banks were precharged
Channel 0 Rank 0 Act(mW)                     32.39 # power spend bringing data to the row buffer
Channel 0 Rank 0 Read(mW)                     1.27 # power spent doing a Read  after the Row Buffer is open
Channel 0 Rank 0 Write(mW)                   16.06 # power spent doing a Write after the Row Buffer is open
Channel 0 Rank 0 Read Terminate(mW)           0.28 # power dissipated in ODT resistors during Read
Channel 0 Rank 0 Write Terminate(mW)          0.00 # power dissipated in ODT resistors during Write
Channel 0 Rank 0 termRoth(mW)                26.27 # power dissipated in ODT resistors during Reads  in other ranks
Channel 0 Rank 0 termWoth(mW)                 1.71 # power dissipated in ODT resistors during Writes in other ranks
Channel 0 Rank 0 Refresh(mW)                  2.64 # depends on frequency of Refresh (tREFI)
---------------------------------------------------------------
Channel 0 Rank 0 Total Rank Power(mW)      2370.09 # (Sum of above components)*(num chips in each Rank)
---------------------------------------------------------------

Channel 0 Rank 1 Background(mw)              67.50 # depends only on Power Down time and time all banks were precharged
Channel 0 Rank 1 Act(mW)                     35.60 # power spend bringing data to the row buffer
Channel 0 Rank 1 Read(mW)                    15.03 # power spent doing a Read  after the Row Buffer is open
Channel 0 Rank 1 Write(mW)                    1.12 # power spent doing a Write after the Row Buffer is open
Channel 0 Rank 1 Read Terminate(mW)           3.38 # power dissipated in ODT resistors during Read
Channel 0 Rank 1 Write Terminate(mW)          0.00 # power dissipated in ODT resistors during Write
Channel 0 Rank 1 termRoth(mW)                 2.21 # power dissipated in ODT resistors during Reads  in other ranks
Channel 0 Rank 1 termWoth(mW)                24.50 # power dissipated in ODT resistors during Writes in other ranks
Channel 0 Rank 1 Refresh(mW)                  2.64 # depends on frequency of Refresh (tREFI)
---------------------------------------------------------------
Channel 0 Rank 1 Total Rank Power(mW)      2431.85 # (Sum of above components)*(num chips in each Rank)
---------------------------------------------------------------


#-------------------------------------------------------------------------------------------------
Total memory system power = 4.801944 W
Miscellaneous system power = 10 W  # Processor uncore power, disk, I/O, cooling, etc.
Processor core power = 5.000000 W  # Assuming that each core consumes 5 W
Total system power = 19.801945 W # Sum of the previous three lines
Energy Delay product (EDP) = 0.000374123 J.s

............... ORAM Stats ...............
total time: 2.421875 s
bk evict rate: 0.000000

cap percent @ level: 10
0:  50 
1:  49 
2:  50 
3:  50 
4:  50 
5:  49 
6:  49 
7:  50 
8:  49 
9:  49 
10:  50 
11:  49 
12:  49 
13:  49 
14:  50 
15:  50 
16:  49 
17:  49 
18:  50 
19:  50 
20:  49 
21:  50 
22:  50 
23:  50 
24:  49 
25:  50 
26:  49 
27:  49 
28:  49 
29:  50 
30:  49 
31:  49 
32:  49 
33:  49 
34:  49 
35:  49 
36:  49 
37:  50 
38:  50 
39:  49 
40:  49 
41:  49 
42:  49 
43:  49 
44:  50 
45:  50 
46:  50 
47:  50 
48:  50 
49:  50 
50:  49 
51:  49 
52:  50 
53:  50 
54:  49 
55:  49 
56:  50 
57:  49 
58:  50 
59:  49 
60:  50 
61:  50 
62:  50 
63:  50 
64:  49 
65:  50 
66:  49 
67:  50 
68:  50 
69:  50 
70:  49 
71:  49 
72:  49 
73:  50 
74:  50 
75:  49 
76:  49 
77:  49 
78:  50 
79:  49 
80:  50 
81:  50 
82:  50 
83:  49 
84:  49 
85:  49 
86:  50 
87:  49 
88:  49 
89:  50 
90:  49 
91:  49 
92:  49 
93:  50 
94:  49 
95:  50 
96:  50 
97:  50 
98:  49 
99:  50 
100:  49 
101:  49 
102:  49 
103:  49 
104:  50 
105:  50 
106:  49 
107:  50 
108:  50 
109:  49 
110:  50 
111:  49 
112:  50 
113:  49 
114:  50 
115:  50 
116:  49 
117:  50 
118:  50 
119:  50 
120:  50 
121:  50 
122:  49 
123:  49 
124:  50 
125:  49 
126:  49 
127:  50 
128:  49 
129:  49 
130:  50 
131:  49 
132:  50 
133:  50 
134:  49 
135:  49 
136:  50 
137:  50 
138:  49 
139:  50 
140:  49 
141:  50 
142:  50 
143:  49 
144:  50 
145:  49 
146:  50 
147:  49 
148:  50 
149:  50 
150:  49 
151:  50 
152:  50 
153:  50 
154:  50 
155:  50 
156:  49 
157:  49 
158:  50 
159:  49 
160:  50 
161:  50 
162:  49 
163:  49 
164:  49 
165:  49 
166:  49 
167:  50 
168:  49 
169:  49 
170:  50 
171:  49 
172:  50 
173:  49 
174:  49 
175:  49 
176:  50 
177:  50 
178:  49 
179:  50 
180:  49 
181:  49 
182:  50 
183:  50 
184:  49 
185:  49 
186:  50 
187:  50 
188:  49 
189:  49 
190:  50 
191:  49 
192:  49 
193:  49 
194:  50 
195:  50 
196:  49 
197:  50 
198:  49 
199:  49 
200:  50 
201:  49 
202:  50 
203:  50 
204:  49 
205:  50 
206:  49 
207:  50 
208:  49 
209:  49 
210:  49 
211:  50 
212:  50 
213:  50 
214:  50 
215:  50 
216:  49 
217:  49 
218:  49 
219:  49 
220:  49 
221:  50 
222:  50 
223:  50 
224:  49 
225:  50 
226:  49 
227:  49 
228:  50 
229:  50 
230:  50 
231:  50 
232:  50 
233:  50 
234:  50 
235:  50 
236:  50 
237:  49 
238:  50 
239:  50 
240:  49 
241:  50 
242:  50 
243:  50 
244:  49 
245:  50 
246:  50 
247:  49 
248:  49 
249:  49 
250:  49 
251:  50 
252:  49 
253:  49 
254:  50 
255:  50 
256:  50 
257:  50 
258:  50 
259:  50 
260:  50 
261:  50 
262:  49 
263:  49 
264:  50 
265:  49 
266:  49 
267:  49 
268:  49 
269:  49 
270:  49 
271:  49 
272:  50 
273:  50 
274:  50 
275:  49 
276:  49 
277:  50 
278:  50 
279:  50 
280:  50 
281:  50 
282:  50 
283:  50 
284:  50 
285:  49 
286:  50 
287:  49 
288:  50 
289:  49 
290:  49 
291:  50 
292:  50 
293:  49 
294:  50 
295:  50 
296:  50 
297:  50 
298:  50 
299:  49 
300:  49 
301:  49 
302:  50 
303:  49 
304:  49 
305:  49 
306:  50 
307:  49 
308:  50 
309:  50 
310:  50 
311:  49 
312:  49 
313:  50 
314:  50 
315:  49 
316:  49 
317:  50 
318:  50 
319:  49 
320:  50 
321:  50 
322:  49 
323:  50 
324:  50 
325:  50 
326:  50 
327:  49 
328:  49 
329:  50 
330:  49 
331:  50 
332:  49 
333:  50 
334:  49 
335:  50 
336:  49 
337:  49 
338:  49 
339:  50 
340:  50 
341:  50 
342:  50 
343:  49 
344:  50 
345:  49 
346:  50 
347:  50 
348:  50 
349:  49 
350:  50 
351:  49 
352:  49 
353:  49 
354:  50 
355:  50 
356:  50 
357:  49 
358:  49 
359:  49 
360:  50 
361:  49 
362:  50 
363:  49 
364:  49 
365:  50 
366:  49 
367:  49 
368:  49 
369:  50 
370:  50 
371:  50 
372:  49 
373:  49 
374:  49 
375:  49 
376:  50 
377:  49 
378:  50 
379:  49 
380:  49 
381:  50 
382:  49 
383:  50 
384:  50 
385:  49 
386:  50 
387:  49 
388:  50 
389:  49 
390:  50 
391:  50 
392:  49 
393:  49 
394:  50 
395:  49 
396:  49 
397:  49 
398:  49 
399:  49 
400:  50 
401:  50 
402:  50 
403:  50 
404:  50 
405:  49 
406:  50 
407:  49 
408:  49 
409:  50 
410:  50 
411:  49 
412:  50 
413:  50 
414:  50 
415:  50 
416:  49 
417:  50 
418:  50 
419:  50 
420:  50 
421:  49 
422:  50 
423:  50 
424:  50 
425:  50 
426:  50 
427:  49 
428:  49 
429:  49 
430:  49 
431:  49 
432:  50 
433:  50 
434:  49 
435:  49 
436:  49 
437:  49 
438:  50 
439:  49 
440:  49 
441:  50 
442:  50 
443:  50 
444:  49 
445:  49 
446:  49 
447:  49 
448:  50 
449:  49 
450:  49 
451:  50 
452:  49 
453:  49 
454:  50 
455:  49 
456:  50 
457:  49 
458:  50 
459:  49 
460:  49 
461:  49 
462:  49 
463:  49 
464:  50 
465:  50 
466:  50 
467:  50 
468:  49 
469:  49 
470:  49 
471:  50 
472:  49 
473:  50 
474:  49 
475:  50 
476:  50 
477:  49 
478:  49 
479:  50 
480:  50 
481:  50 
482:  49 
483:  49 
484:  50 
485:  49 
486:  49 
487:  50 
488:  50 
489:  49 
490:  50 
491:  50 
492:  50 
493:  49 
494:  50 
495:  49 
496:  50 
497:  49 
498:  49 
499:  50 
500:  50 
501:  50 
502:  49 
503:  49 
504:  50 
505:  50 
506:  50 
507:  49 
508:  50 
509:  50 
510:  49 
511:  50 
512:  50 
513:  50 
514:  50 
515:  49 
516:  49 
517:  50 
518:  49 
519:  49 
520:  49 
521:  50 
522:  50 
523:  50 
524:  49 
525:  50 
526:  49 
527:  50 
528:  50 
529:  49 
530:  49 
531:  49 
532:  49 
533:  49 
534:  49 
535:  50 
536:  49 
537:  49 
538:  49 
539:  50 
540:  50 
541:  50 
542:  50 
543:  49 
544:  50 
545:  50 
546:  50 
547:  49 
548:  49 
549:  49 
550:  50 
551:  50 
552:  50 
553:  50 
554:  49 
555:  50 
556:  49 
557:  49 
558:  49 
559:  49 
560:  50 
561:  50 
562:  49 
563:  50 
564:  49 
565:  49 
566:  50 
567:  50 
568:  50 
569:  49 
570:  50 
571:  49 
572:  49 
573:  49 
574:  49 
575:  50 
576:  49 
577:  50 
578:  50 
579:  49 
580:  50 
581:  50 
582:  49 
583:  49 
584:  49 
585:  49 
586:  49 
587:  50 
588:  49 
589:  50 
590:  49 
591:  49 
592:  50 
593:  49 
594:  49 
595:  49 
596:  50 
597:  50 
598:  49 
599:  49 
600:  50 
601:  50 
602:  50 
603:  49 
604:  49 
605:  49 
606:  50 
607:  50 
608:  50 
609:  49 
610:  49 
611:  50 
612:  49 
613:  49 
614:  49 
615:  50 
616:  49 
617:  49 
618:  49 
619:  49 
620:  50 
621:  49 
622:  50 
623:  50 
624:  50 
625:  49 
626:  49 
627:  49 
628:  49 
629:  49 
630:  49 
631:  50 
632:  49 
633:  50 
634:  49 
635:  49 
636:  49 
637:  49 
638:  49 
639:  49 
640:  49 
641:  50 
642:  50 
643:  50 
644:  50 
645:  49 
646:  49 
647:  49 
648:  49 
649:  49 
650:  50 
651:  49 
652:  50 
653:  50 
654:  49 
655:  50 
656:  49 
657:  49 
658:  50 
659:  50 
660:  50 
661:  49 
662:  49 
663:  49 
664:  50 
665:  50 
666:  50 
667:  49 
668:  49 
669:  49 
670:  50 
671:  50 
672:  49 
673:  49 
674:  50 
675:  50 
676:  50 
677:  50 
678:  49 
679:  49 
680:  49 
681:  50 
682:  49 
683:  50 
684:  50 
685:  50 
686:  50 
687:  49 
688:  49 
689:  49 
690:  49 
691:  49 
692:  50 
693:  49 
694:  50 
695:  49 
696:  49 
697:  49 
698:  49 
699:  49 
700:  50 
701:  50 
702:  50 
703:  49 
704:  50 
705:  49 
706:  50 
707:  50 
708:  49 
709:  50 
710:  50 
711:  50 
712:  49 
713:  49 
714:  50 
715:  50 
716:  49 
717:  49 
718:  50 
719:  49 
720:  49 
721:  49 
722:  49 
723:  49 
724:  49 
725:  50 
726:  50 
727:  50 
728:  50 
729:  50 
730:  49 
731:  49 
732:  50 
733:  49 
734:  50 
735:  50 
736:  49 
737:  49 
738:  49 
739:  49 
740:  50 
741:  49 
742:  50 
743:  50 
744:  50 
745:  50 
746:  49 
747:  50 
748:  50 
749:  50 
750:  49 
751:  49 
752:  50 
753:  49 
754:  50 
755:  49 
756:  49 
757:  50 
758:  50 
759:  49 
760:  50 
761:  50 
762:  49 
763:  49 
764:  49 
765:  50 
766:  49 
767:  49 
768:  50 
769:  49 
770:  49 
771:  49 
772:  50 
773:  50 
774:  49 
775:  50 
776:  49 
777:  49 
778:  49 
779:  49 
780:  50 
781:  49 
782:  49 
783:  49 
784:  49 
785:  49 
786:  50 
787:  49 
788:  49 
789:  50 
790:  49 
791:  49 
792:  50 
793:  50 
794:  49 
795:  50 
796:  50 
797:  49 
798:  49 
799:  49 
800:  50 
801:  50 
802:  50 
803:  50 
804:  49 
805:  50 
806:  49 
807:  49 
808:  50 
809:  49 
810:  49 
811:  49 
812:  50 
813:  50 
814:  49 
815:  50 
816:  49 
817:  50 
818:  50 
819:  50 
820:  50 
821:  50 
822:  50 
823:  49 
824:  50 
825:  49 
826:  50 
827:  50 
828:  49 
829:  49 
830:  49 
831:  49 
832:  50 
833:  49 
834:  50 
835:  49 
836:  49 
837:  49 
838:  49 
839:  49 
840:  50 
841:  49 
842:  49 
843:  50 
844:  50 
845:  49 
846:  49 
847:  50 
848:  49 
849:  49 
850:  50 
851:  49 
852:  50 
853:  50 
854:  49 
855:  50 
856:  50 
857:  50 
858:  49 
859:  50 
860:  50 
861:  49 
862:  50 
863:  50 
864:  50 
865:  50 
866:  50 
867:  50 
868:  49 
869:  50 
870:  49 
871:  50 
872:  50 
873:  50 
874:  49 
875:  49 
876:  49 
877:  49 
878:  50 
879:  50 
880:  49 
881:  49 
882:  50 
883:  49 
884:  49 
885:  50 
886:  50 
887:  50 
888:  49 
889:  49 
890:  49 
891:  50 
892:  49 
893:  50 
894:  49 
895:  50 
896:  49 
897:  50 
898:  50 
899:  50 
900:  50 
901:  49 
902:  50 
903:  49 
904:  49 
905:  49 
906:  49 
907:  49 
908:  50 
909:  49 
910:  50 
911:  50 
912:  50 
913:  50 
914:  49 
915:  49 
916:  49 
917:  50 
918:  49 
919:  50 
920:  49 
921:  49 
922:  49 
923:  49 
924:  49 
925:  50 
926:  49 
927:  49 
928:  50 
929:  49 
930:  49 
931:  50 
932:  49 
933:  49 
934:  50 
935:  49 
936:  49 
937:  50 
938:  49 
939:  50 
940:  49 
941:  50 
942:  49 
943:  50 
944:  49 
945:  50 
946:  50 
947:  49 
948:  50 
949:  50 
950:  49 
951:  49 
952:  49 
953:  50 
954:  49 
955:  49 
956:  50 
957:  49 
958:  49 
959:  49 
960:  49 
961:  50 
962:  49 
963:  50 
964:  49 
965:  50 
966:  49 
967:  50 
968:  50 
969:  50 
970:  49 
971:  49 
972:  50 
973:  50 
974:  50 
975:  50 
976:  49 
977:  49 
978:  50 
979:  50 
980:  49 
981:  49 
982:  49 
983:  49 
984:  49 
985:  49 
986:  50 
987:  49 
988:  49 
989:  50 
990:  50 
991:  50 
992:  50 
993:  50 
994:  50 
995:  50 
996:  49 
997:  49 
998:  50 
999:  49 
1000:  50 
1001:  50 
1002:  49 
1003:  50 
1004:  49 
1005:  49 
1006:  50 
1007:  50 
1008:  49 
1009:  50 
1010:  50 
1011:  50 
1012:  50 
1013:  50 
1014:  50 
1015:  49 
1016:  49 
1017:  50 
1018:  50 
1019:  49 
1020:  49 
1021:  50 
1022:  49 
1023:  49 
