library ieee; 
use IEEE.STD_LOGIC_1164.ALL; 

-- aqui foi criado um mux 2:1 com portas logicas para ser utilizado no sistema de dividisao
ENTITY mux8_4 IS 
PORT (A0_mux8_4,A1_mux8_4,A2_mux8_4,A3_mux8_4,B0_mux8_4,B1_mux8_4,B2_mux8_4, B3_mux8_4,S0_mux8_4,S_mux8_4: in std_logic;
 Y0_mux8_4,Y1_mux8_4,Y2_mux8_4,Y3_mux8_4: out std_logic);
END mux8_4; 


ARCHITECTURE dataflow OF mux8_4 IS 
SIGNAL temp1_saida, temp2_saida: std_logic;

component mux2_1
PORT (A_mux2_1,B_mux2_1, S_mux2_1: in std_logic;
 Y_mux2_1: out std_logic);
end component;

component mux4_1
PORT (A0_mux4_1,A1_mux4_1, A2_mux4_1, A3_mux4_1, S0_mux4_1,S1_mux4_1: in std_logic;
 Y_mux4_1: out std_logic);
end component;



BEGIN

sc2_mux: mux2_1 PORT MAP(A0_mux8_4,B0_mux8_4,S_mux8_4,Y0_mux8_4);
sc2_mux: mux2_1 PORT MAP(A1_mux8_4,B1_mux8_4,S_mux8_4,Y1_mux8_4);
sc2_mux: mux2_1 PORT MAP(A2_mux8_4,B2_mux8_4,S_mux8_4,Y2_mux8_4);
sc2_mux: mux2_1 PORT MAP(A3_mux8_4,B3_mux8_4,S_mux8_4,Y3_mux8_4);


END dataflow;


