# vsim -c -do "run.do" work.mpsoc_msi_testbench 
# Start time: 18:02:51 on Feb 23,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.mpsoc_pkg
# Loading work.mpsoc_msi_pkg
# Loading work.mpsoc_msi_testbench(rtl)
# Loading work.mpsoc_msi_ahb3_interface(rtl)
# Loading work.mpsoc_msi_ahb3_master_port(rtl)
# Loading work.mpsoc_msi_ahb3_slave_port(rtl)
# Loading work.mpsoc_msi_wb_interface(rtl)
# Loading work.mpsoc_msi_wb_master_port(rtl)
# Loading work.mpsoc_msi_wb_slave_port(rtl)
# Loading work.mpsoc_misd_memory_ahb3_interface(rtl)
# Loading work.mpsoc_misd_memory_ahb3_master_port(rtl)
# Loading work.mpsoc_misd_memory_ahb3_slave_port(rtl)
# Loading work.mpsoc_misd_memory_wb_interface(rtl)
# Loading work.mpsoc_misd_memory_wb_master_port(rtl)
# Loading work.mpsoc_misd_memory_wb_slave_port(rtl)
# Loading work.mpsoc_simd_memory_ahb3_interface(rtl)
# Loading work.mpsoc_simd_memory_ahb3_master_port(rtl)
# Loading work.mpsoc_simd_memory_ahb3_slave_port(rtl)
# Loading work.mpsoc_simd_memory_wb_interface(rtl)
# Loading work.mpsoc_simd_memory_wb_master_port(rtl)
# Loading work.mpsoc_simd_memory_wb_slave_port(rtl)
# ** Warning: Design size of 15004 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# do run.do
# End time: 18:02:51 on Feb 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
