#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01193E88 .scope module, "instruction_decoder" "instruction_decoder" 2 7;
 .timescale 0 0;
L_011D2D10 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0119F748_0 .net *"_s2", 29 0, L_011A0FD0; 1 drivers
v0119F430_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0119F220_0 .net "clk", 0 0, C4<z>; 0 drivers
v0119F278_0 .net "imm_field_wo_sgn_ext", 15 0, L_011D2D10; 1 drivers
v0119F488_0 .net "imm_sgn_ext_lft_shft", 31 0, L_011A0F78; 1 drivers
v0119F2D0_0 .net "inst_imm_field", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0119F7F8_0 .net "inst_read_reg_addr1", 4 0, C4<zzzzz>; 0 drivers
v0119F9B0_0 .net "inst_read_reg_addr2", 4 0, C4<zzzzz>; 0 drivers
v0119F328_0 .net "rd", 4 0, C4<zzzzz>; 0 drivers
v0119F538_0 .net "reg_dst", 0 0, C4<z>; 0 drivers
v0119F590_0 .net "reg_file_rd_data1", 31 0, v0119F4E0_0; 1 drivers
v0119F5E8_0 .net "reg_file_rd_data2", 31 0, v0119F6F0_0; 1 drivers
v0119FC18_0 .net "reg_wr_addr", 4 0, L_0119FF88; 1 drivers
v0119FD20_0 .net "reg_wr_data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0119FE80_0 .net "reg_write", 0 0, C4<z>; 0 drivers
v0119FCC8_0 .net "reset", 0 0, C4<z>; 0 drivers
v0119FD78_0 .net "sgn_ext_imm", 31 0, L_011A11E0; 1 drivers
L_011A0FD0 .part L_011A11E0, 0, 30;
L_011A0F78 .concat [ 2 30 0 0], C4<00>, L_011A0FD0;
S_01193BE0 .scope module, "reg_wr_mux" "Mux2_1_5" 2 40, 3 1, S_01193E88;
 .timescale 0 0;
L_0135DE70 .functor XNOR 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_011A0228 .functor XNOR 1, C4<z>, C4<1>, C4<0>, C4<0>;
v0119F380_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0119FA08_0 .net *"_s10", 4 0, L_0119FF30; 1 drivers
v0119FB10_0 .net *"_s2", 0 0, L_0135DE70; 1 drivers
v0119F068_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0119F640_0 .net *"_s6", 0 0, L_011A0228; 1 drivers
v0119F0C0_0 .net *"_s8", 4 0, C4<xxxxx>; 1 drivers
v0119F118_0 .alias "cs", 0 0, v0119F538_0;
v0119F900_0 .alias "inp1", 4 0, v0119F9B0_0;
v0119F7A0_0 .alias "inp2", 4 0, v0119F328_0;
v0119F698_0 .alias "out", 4 0, v0119FC18_0;
L_0119FF30 .functor MUXZ 5, C4<xxxxx>, C4<zzzzz>, L_011A0228, C4<>;
L_0119FF88 .functor MUXZ 5, L_0119FF30, C4<zzzzz>, L_0135DE70, C4<>;
S_01193580 .scope module, "registerFile" "RegisterFile" 2 44, 4 1, S_01193E88;
 .timescale 0 0;
v0119FAB8_0 .alias "clk", 0 0, v0119F220_0;
v0119FA60_0 .alias "inst_read_reg_addr1", 4 0, v0119F7F8_0;
v0119F170_0 .alias "inst_read_reg_addr2", 4 0, v0119F9B0_0;
v0119F4E0_0 .var "reg_file_rd_data1", 31 0;
v0119F6F0_0 .var "reg_file_rd_data2", 31 0;
v0119F1C8_0 .alias "reg_wr", 0 0, v0119FE80_0;
v0119F3D8_0 .alias "reg_wr_addr", 4 0, v0119FC18_0;
v0119F850_0 .alias "reg_wr_data", 31 0, v0119FD20_0;
v0119F8A8 .array "registers", 31 0, 31 0;
v0119F958_0 .alias "reset", 0 0, v0119FCC8_0;
E_01197068 .event negedge, v0119FAB8_0;
E_01196DC8/0 .event edge, v0119F170_0, v0119FA60_0;
E_01196DC8/1 .event posedge, v0119FAB8_0;
E_01196DC8 .event/or E_01196DC8/0, E_01196DC8/1;
E_011970C8 .event posedge, v0119F958_0;
S_011930B8 .scope module, "signExtend" "SignExtend" 2 47, 5 1, S_01193E88;
 .timescale 0 0;
v01197D58_0 .net *"_s1", 0 0, L_0119FE28; 1 drivers
v01197830_0 .net *"_s10", 15 0, C4<1111111111111111>; 1 drivers
v01197C50_0 .net *"_s12", 31 0, L_0119FFE0; 1 drivers
v01197AF0_0 .net *"_s15", 0 0, L_0119FB68; 1 drivers
v01197CA8_0 .net *"_s16", 1 0, L_0119FBC0; 1 drivers
v01197D00_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v011978E0_0 .net *"_s2", 2 0, L_0119FED8; 1 drivers
v01197A98_0 .net *"_s20", 1 0, C4<00>; 1 drivers
v01197780_0 .net *"_s22", 0 0, L_0119FC70; 1 drivers
v01197BA0_0 .net *"_s24", 15 0, C4<0000000000000000>; 1 drivers
v011977D8_0 .net *"_s26", 31 0, L_011A1290; 1 drivers
v01197620_0 .net *"_s28", 31 0, C4<0000000000000000xxxxxxxxxxxxxxxx>; 1 drivers
v011976D0_0 .net *"_s30", 31 0, L_011A1188; 1 drivers
v01197938_0 .net *"_s5", 1 0, C4<00>; 1 drivers
v01197728_0 .net *"_s6", 2 0, C4<001>; 1 drivers
v01197990_0 .net *"_s8", 0 0, L_0119FDD0; 1 drivers
v011979E8_0 .alias "inp", 15 0, v0119F2D0_0;
v01197A40_0 .alias "out", 31 0, v0119FD78_0;
L_0119FE28 .part C4<zzzzzzzzzzzzzzzz>, 15, 1;
L_0119FED8 .concat [ 1 2 0 0], L_0119FE28, C4<00>;
L_0119FDD0 .cmp/eq 3, L_0119FED8, C4<001>;
L_0119FFE0 .concat [ 16 16 0 0], C4<zzzzzzzzzzzzzzzz>, C4<1111111111111111>;
L_0119FB68 .part C4<zzzzzzzzzzzzzzzz>, 15, 1;
L_0119FBC0 .concat [ 1 1 0 0], L_0119FB68, C4<0>;
L_0119FC70 .cmp/eq 2, L_0119FBC0, C4<00>;
L_011A1290 .concat [ 16 16 0 0], C4<zzzzzzzzzzzzzzzz>, C4<0000000000000000>;
L_011A1188 .functor MUXZ 32, C4<0000000000000000xxxxxxxxxxxxxxxx>, L_011A1290, L_0119FC70, C4<>;
L_011A11E0 .functor MUXZ 32, L_011A1188, L_0119FFE0, L_0119FDD0, C4<>;
    .scope S_01193580;
T_0 ;
    %wait E_011970C8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_0 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_1 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_2 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_3 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_4 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_5 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_6 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_7 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_8 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_9 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_10 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_11 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_12 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_13 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_14 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_15 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_16 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_17 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_18 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_19 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_20 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_21 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_22 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_23 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_24 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_25 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_26 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_27 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_28 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_29 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_30 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 0;
t_31 ;
    %jmp T_0;
    .thread T_0;
    .scope S_01193580;
T_1 ;
    %wait E_01196DC8;
    %ix/getv 3, v0119FA60_0;
    %load/av 8, v0119F8A8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0119F4E0_0, 0, 8;
    %ix/getv 3, v0119F170_0;
    %load/av 8, v0119F8A8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0119F6F0_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_01193580;
T_2 ;
    %wait E_01197068;
    %delay 8, 0;
    %load/v 8, v0119F1C8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_2.0, 4;
    %load/v 8, v0119F850_0, 32;
    %ix/getv 3, v0119F3D8_0;
    %jmp/1 t_32, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0119F8A8, 0, 8;
t_32 ;
    %delay 5, 0;
    %vpi_call 4 58 "$display", "time=%3d, ans%b \012", $time, &A<v0119F8A8, v0119F3D8_0 >;
    %vpi_call 4 59 "$finish";
T_2.0 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "instruction_decoder.v";
    "./Mux2_1_5.v";
    "./RegisterFile.v";
    "./SignExtend.v";
