

================================================================
== Vitis HLS Report for 'fullSystem_entry3'
================================================================
* Date:           Tue Jul 23 19:24:35 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        MediumTrackFinder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.102 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%coordinates_0_0_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_0"   --->   Operation 2 'read' 'coordinates_0_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_0_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_0_out, i32 %coordinates_0_0_0_read" [../simplified.cpp:1078]   --->   Operation 4 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%coordinates_0_0_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_1"   --->   Operation 5 'read' 'coordinates_0_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_1_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_1_out, i32 %coordinates_0_0_1_read" [../simplified.cpp:1078]   --->   Operation 7 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%coordinates_0_0_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_2"   --->   Operation 8 'read' 'coordinates_0_0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_2_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_2_out, i32 %coordinates_0_0_2_read" [../simplified.cpp:1078]   --->   Operation 10 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%coordinates_0_0_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_3"   --->   Operation 11 'read' 'coordinates_0_0_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_3_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_3_out, i32 %coordinates_0_0_3_read" [../simplified.cpp:1078]   --->   Operation 13 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%coordinates_0_0_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_4"   --->   Operation 14 'read' 'coordinates_0_0_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_4_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_4_out, i32 %coordinates_0_0_4_read" [../simplified.cpp:1078]   --->   Operation 16 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%coordinates_0_0_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_5"   --->   Operation 17 'read' 'coordinates_0_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_5_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_5_out, i32 %coordinates_0_0_5_read" [../simplified.cpp:1078]   --->   Operation 19 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%coordinates_0_0_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_6"   --->   Operation 20 'read' 'coordinates_0_0_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_6_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_6_out, i32 %coordinates_0_0_6_read" [../simplified.cpp:1078]   --->   Operation 22 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%coordinates_0_0_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_7"   --->   Operation 23 'read' 'coordinates_0_0_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_7_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_7_out, i32 %coordinates_0_0_7_read" [../simplified.cpp:1078]   --->   Operation 25 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%coordinates_0_0_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_8"   --->   Operation 26 'read' 'coordinates_0_0_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_8_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_8_out, i32 %coordinates_0_0_8_read" [../simplified.cpp:1078]   --->   Operation 28 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%coordinates_0_0_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_9"   --->   Operation 29 'read' 'coordinates_0_0_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_9_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_9_out, i32 %coordinates_0_0_9_read" [../simplified.cpp:1078]   --->   Operation 31 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%coordinates_0_0_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_10"   --->   Operation 32 'read' 'coordinates_0_0_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_10_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_10_out, i32 %coordinates_0_0_10_read" [../simplified.cpp:1078]   --->   Operation 34 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%coordinates_0_0_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_11"   --->   Operation 35 'read' 'coordinates_0_0_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_11_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_11_out, i32 %coordinates_0_0_11_read" [../simplified.cpp:1078]   --->   Operation 37 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%coordinates_0_0_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_12"   --->   Operation 38 'read' 'coordinates_0_0_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_12_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_12_out, i32 %coordinates_0_0_12_read" [../simplified.cpp:1078]   --->   Operation 40 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%coordinates_0_0_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_13"   --->   Operation 41 'read' 'coordinates_0_0_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_13_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_13_out, i32 %coordinates_0_0_13_read" [../simplified.cpp:1078]   --->   Operation 43 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%coordinates_0_0_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_14"   --->   Operation 44 'read' 'coordinates_0_0_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_14_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_14_out, i32 %coordinates_0_0_14_read" [../simplified.cpp:1078]   --->   Operation 46 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%coordinates_0_0_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_0_0_15"   --->   Operation 47 'read' 'coordinates_0_0_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_0_0_15_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_0_0_15_out, i32 %coordinates_0_0_15_read" [../simplified.cpp:1078]   --->   Operation 49 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%coordinates_1_0_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_0"   --->   Operation 50 'read' 'coordinates_1_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_0_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_0_out, i32 %coordinates_1_0_0_read" [../simplified.cpp:1078]   --->   Operation 52 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%coordinates_1_0_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_1"   --->   Operation 53 'read' 'coordinates_1_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_1_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_1_out, i32 %coordinates_1_0_1_read" [../simplified.cpp:1078]   --->   Operation 55 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%coordinates_1_0_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_2"   --->   Operation 56 'read' 'coordinates_1_0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_2_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_2_out, i32 %coordinates_1_0_2_read" [../simplified.cpp:1078]   --->   Operation 58 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%coordinates_1_0_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_3"   --->   Operation 59 'read' 'coordinates_1_0_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_3_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_3_out, i32 %coordinates_1_0_3_read" [../simplified.cpp:1078]   --->   Operation 61 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%coordinates_1_0_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_4"   --->   Operation 62 'read' 'coordinates_1_0_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_4_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_4_out, i32 %coordinates_1_0_4_read" [../simplified.cpp:1078]   --->   Operation 64 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%coordinates_1_0_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_5"   --->   Operation 65 'read' 'coordinates_1_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_5_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_5_out, i32 %coordinates_1_0_5_read" [../simplified.cpp:1078]   --->   Operation 67 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%coordinates_1_0_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_6"   --->   Operation 68 'read' 'coordinates_1_0_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_6_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_6_out, i32 %coordinates_1_0_6_read" [../simplified.cpp:1078]   --->   Operation 70 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%coordinates_1_0_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_7"   --->   Operation 71 'read' 'coordinates_1_0_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_7_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_7_out, i32 %coordinates_1_0_7_read" [../simplified.cpp:1078]   --->   Operation 73 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%coordinates_1_0_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_8"   --->   Operation 74 'read' 'coordinates_1_0_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_8_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_8_out, i32 %coordinates_1_0_8_read" [../simplified.cpp:1078]   --->   Operation 76 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%coordinates_1_0_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_9"   --->   Operation 77 'read' 'coordinates_1_0_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_9_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_9_out, i32 %coordinates_1_0_9_read" [../simplified.cpp:1078]   --->   Operation 79 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%coordinates_1_0_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_10"   --->   Operation 80 'read' 'coordinates_1_0_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_10_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_10_out, i32 %coordinates_1_0_10_read" [../simplified.cpp:1078]   --->   Operation 82 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%coordinates_1_0_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_11"   --->   Operation 83 'read' 'coordinates_1_0_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_11_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_11_out, i32 %coordinates_1_0_11_read" [../simplified.cpp:1078]   --->   Operation 85 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%coordinates_1_0_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_12"   --->   Operation 86 'read' 'coordinates_1_0_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_12_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_12_out, i32 %coordinates_1_0_12_read" [../simplified.cpp:1078]   --->   Operation 88 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%coordinates_1_0_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_13"   --->   Operation 89 'read' 'coordinates_1_0_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_13_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_13_out, i32 %coordinates_1_0_13_read" [../simplified.cpp:1078]   --->   Operation 91 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%coordinates_1_0_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_14"   --->   Operation 92 'read' 'coordinates_1_0_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_14_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_14_out, i32 %coordinates_1_0_14_read" [../simplified.cpp:1078]   --->   Operation 94 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%coordinates_1_0_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_0_15"   --->   Operation 95 'read' 'coordinates_1_0_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_0_15_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_0_15_out, i32 %coordinates_1_0_15_read" [../simplified.cpp:1078]   --->   Operation 97 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%coordinates_1_1_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_0"   --->   Operation 98 'read' 'coordinates_1_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_0_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_0_out, i32 %coordinates_1_1_0_read" [../simplified.cpp:1078]   --->   Operation 100 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%coordinates_1_1_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_1"   --->   Operation 101 'read' 'coordinates_1_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_1_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_1_out, i32 %coordinates_1_1_1_read" [../simplified.cpp:1078]   --->   Operation 103 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%coordinates_1_1_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_2"   --->   Operation 104 'read' 'coordinates_1_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_2_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_2_out, i32 %coordinates_1_1_2_read" [../simplified.cpp:1078]   --->   Operation 106 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%coordinates_1_1_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_3"   --->   Operation 107 'read' 'coordinates_1_1_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_3_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_3_out, i32 %coordinates_1_1_3_read" [../simplified.cpp:1078]   --->   Operation 109 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%coordinates_1_1_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_4"   --->   Operation 110 'read' 'coordinates_1_1_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_4_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_4_out, i32 %coordinates_1_1_4_read" [../simplified.cpp:1078]   --->   Operation 112 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%coordinates_1_1_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_5"   --->   Operation 113 'read' 'coordinates_1_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_5_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_5_out, i32 %coordinates_1_1_5_read" [../simplified.cpp:1078]   --->   Operation 115 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%coordinates_1_1_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_6"   --->   Operation 116 'read' 'coordinates_1_1_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_6_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_6_out, i32 %coordinates_1_1_6_read" [../simplified.cpp:1078]   --->   Operation 118 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%coordinates_1_1_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_7"   --->   Operation 119 'read' 'coordinates_1_1_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_7_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_7_out, i32 %coordinates_1_1_7_read" [../simplified.cpp:1078]   --->   Operation 121 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%coordinates_1_1_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_8"   --->   Operation 122 'read' 'coordinates_1_1_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_8_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_8_out, i32 %coordinates_1_1_8_read" [../simplified.cpp:1078]   --->   Operation 124 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%coordinates_1_1_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_9"   --->   Operation 125 'read' 'coordinates_1_1_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_9_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_9_out, i32 %coordinates_1_1_9_read" [../simplified.cpp:1078]   --->   Operation 127 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%coordinates_1_1_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_10"   --->   Operation 128 'read' 'coordinates_1_1_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_10_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_10_out, i32 %coordinates_1_1_10_read" [../simplified.cpp:1078]   --->   Operation 130 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%coordinates_1_1_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_11"   --->   Operation 131 'read' 'coordinates_1_1_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_11_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_11_out, i32 %coordinates_1_1_11_read" [../simplified.cpp:1078]   --->   Operation 133 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%coordinates_1_1_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_12"   --->   Operation 134 'read' 'coordinates_1_1_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_12_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_12_out, i32 %coordinates_1_1_12_read" [../simplified.cpp:1078]   --->   Operation 136 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%coordinates_1_1_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_13"   --->   Operation 137 'read' 'coordinates_1_1_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_13_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_13_out, i32 %coordinates_1_1_13_read" [../simplified.cpp:1078]   --->   Operation 139 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%coordinates_1_1_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_14"   --->   Operation 140 'read' 'coordinates_1_1_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_14_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_14_out, i32 %coordinates_1_1_14_read" [../simplified.cpp:1078]   --->   Operation 142 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%coordinates_1_1_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_1_1_15"   --->   Operation 143 'read' 'coordinates_1_1_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_1_1_15_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_1_1_15_out, i32 %coordinates_1_1_15_read" [../simplified.cpp:1078]   --->   Operation 145 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%coordinates_2_0_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_0"   --->   Operation 146 'read' 'coordinates_2_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_0_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_0_out, i32 %coordinates_2_0_0_read" [../simplified.cpp:1078]   --->   Operation 148 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%coordinates_2_0_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_1"   --->   Operation 149 'read' 'coordinates_2_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_1_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_1_out, i32 %coordinates_2_0_1_read" [../simplified.cpp:1078]   --->   Operation 151 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%coordinates_2_0_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_2"   --->   Operation 152 'read' 'coordinates_2_0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_2_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_2_out, i32 %coordinates_2_0_2_read" [../simplified.cpp:1078]   --->   Operation 154 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%coordinates_2_0_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_3"   --->   Operation 155 'read' 'coordinates_2_0_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_3_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_3_out, i32 %coordinates_2_0_3_read" [../simplified.cpp:1078]   --->   Operation 157 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%coordinates_2_0_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_4"   --->   Operation 158 'read' 'coordinates_2_0_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_4_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_4_out, i32 %coordinates_2_0_4_read" [../simplified.cpp:1078]   --->   Operation 160 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%coordinates_2_0_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_5"   --->   Operation 161 'read' 'coordinates_2_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_5_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_5_out, i32 %coordinates_2_0_5_read" [../simplified.cpp:1078]   --->   Operation 163 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%coordinates_2_0_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_6"   --->   Operation 164 'read' 'coordinates_2_0_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_6_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_6_out, i32 %coordinates_2_0_6_read" [../simplified.cpp:1078]   --->   Operation 166 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%coordinates_2_0_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_7"   --->   Operation 167 'read' 'coordinates_2_0_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_7_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_7_out, i32 %coordinates_2_0_7_read" [../simplified.cpp:1078]   --->   Operation 169 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%coordinates_2_0_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_8"   --->   Operation 170 'read' 'coordinates_2_0_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_8_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_8_out, i32 %coordinates_2_0_8_read" [../simplified.cpp:1078]   --->   Operation 172 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%coordinates_2_0_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_9"   --->   Operation 173 'read' 'coordinates_2_0_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_9_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_9_out, i32 %coordinates_2_0_9_read" [../simplified.cpp:1078]   --->   Operation 175 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%coordinates_2_0_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_10"   --->   Operation 176 'read' 'coordinates_2_0_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_10_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_10_out, i32 %coordinates_2_0_10_read" [../simplified.cpp:1078]   --->   Operation 178 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%coordinates_2_0_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_11"   --->   Operation 179 'read' 'coordinates_2_0_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_11_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_11_out, i32 %coordinates_2_0_11_read" [../simplified.cpp:1078]   --->   Operation 181 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%coordinates_2_0_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_12"   --->   Operation 182 'read' 'coordinates_2_0_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_12_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_12_out, i32 %coordinates_2_0_12_read" [../simplified.cpp:1078]   --->   Operation 184 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%coordinates_2_0_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_13"   --->   Operation 185 'read' 'coordinates_2_0_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_13_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_13_out, i32 %coordinates_2_0_13_read" [../simplified.cpp:1078]   --->   Operation 187 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%coordinates_2_0_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_14"   --->   Operation 188 'read' 'coordinates_2_0_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_14_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_14_out, i32 %coordinates_2_0_14_read" [../simplified.cpp:1078]   --->   Operation 190 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%coordinates_2_0_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_0_15"   --->   Operation 191 'read' 'coordinates_2_0_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_0_15_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_0_15_out, i32 %coordinates_2_0_15_read" [../simplified.cpp:1078]   --->   Operation 193 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%coordinates_2_1_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_0"   --->   Operation 194 'read' 'coordinates_2_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_0_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_0_out, i32 %coordinates_2_1_0_read" [../simplified.cpp:1078]   --->   Operation 196 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%coordinates_2_1_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_1"   --->   Operation 197 'read' 'coordinates_2_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_1_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_1_out, i32 %coordinates_2_1_1_read" [../simplified.cpp:1078]   --->   Operation 199 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%coordinates_2_1_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_2"   --->   Operation 200 'read' 'coordinates_2_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_2_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_2_out, i32 %coordinates_2_1_2_read" [../simplified.cpp:1078]   --->   Operation 202 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%coordinates_2_1_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_3"   --->   Operation 203 'read' 'coordinates_2_1_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_3_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_3_out, i32 %coordinates_2_1_3_read" [../simplified.cpp:1078]   --->   Operation 205 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%coordinates_2_1_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_4"   --->   Operation 206 'read' 'coordinates_2_1_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_4_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_4_out, i32 %coordinates_2_1_4_read" [../simplified.cpp:1078]   --->   Operation 208 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%coordinates_2_1_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_5"   --->   Operation 209 'read' 'coordinates_2_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_5_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_5_out, i32 %coordinates_2_1_5_read" [../simplified.cpp:1078]   --->   Operation 211 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%coordinates_2_1_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_6"   --->   Operation 212 'read' 'coordinates_2_1_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_6_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_6_out, i32 %coordinates_2_1_6_read" [../simplified.cpp:1078]   --->   Operation 214 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%coordinates_2_1_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_7"   --->   Operation 215 'read' 'coordinates_2_1_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_7_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_7_out, i32 %coordinates_2_1_7_read" [../simplified.cpp:1078]   --->   Operation 217 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%coordinates_2_1_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_8"   --->   Operation 218 'read' 'coordinates_2_1_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_8_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_8_out, i32 %coordinates_2_1_8_read" [../simplified.cpp:1078]   --->   Operation 220 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%coordinates_2_1_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_9"   --->   Operation 221 'read' 'coordinates_2_1_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_9_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_9_out, i32 %coordinates_2_1_9_read" [../simplified.cpp:1078]   --->   Operation 223 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%coordinates_2_1_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_10"   --->   Operation 224 'read' 'coordinates_2_1_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_10_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_10_out, i32 %coordinates_2_1_10_read" [../simplified.cpp:1078]   --->   Operation 226 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%coordinates_2_1_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_11"   --->   Operation 227 'read' 'coordinates_2_1_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_11_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_11_out, i32 %coordinates_2_1_11_read" [../simplified.cpp:1078]   --->   Operation 229 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%coordinates_2_1_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_12"   --->   Operation 230 'read' 'coordinates_2_1_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_12_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_12_out, i32 %coordinates_2_1_12_read" [../simplified.cpp:1078]   --->   Operation 232 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%coordinates_2_1_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_13"   --->   Operation 233 'read' 'coordinates_2_1_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_13_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_13_out, i32 %coordinates_2_1_13_read" [../simplified.cpp:1078]   --->   Operation 235 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%coordinates_2_1_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_14"   --->   Operation 236 'read' 'coordinates_2_1_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_14_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_14_out, i32 %coordinates_2_1_14_read" [../simplified.cpp:1078]   --->   Operation 238 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%coordinates_2_1_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_1_15"   --->   Operation 239 'read' 'coordinates_2_1_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_1_15_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_1_15_out, i32 %coordinates_2_1_15_read" [../simplified.cpp:1078]   --->   Operation 241 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%coordinates_2_2_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_0"   --->   Operation 242 'read' 'coordinates_2_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_0_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_0_out, i32 %coordinates_2_2_0_read" [../simplified.cpp:1078]   --->   Operation 244 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%coordinates_2_2_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_1"   --->   Operation 245 'read' 'coordinates_2_2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_1_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_1_out, i32 %coordinates_2_2_1_read" [../simplified.cpp:1078]   --->   Operation 247 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%coordinates_2_2_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_2"   --->   Operation 248 'read' 'coordinates_2_2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_2_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_2_out, i32 %coordinates_2_2_2_read" [../simplified.cpp:1078]   --->   Operation 250 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%coordinates_2_2_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_3"   --->   Operation 251 'read' 'coordinates_2_2_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_3_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_3_out, i32 %coordinates_2_2_3_read" [../simplified.cpp:1078]   --->   Operation 253 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%coordinates_2_2_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_4"   --->   Operation 254 'read' 'coordinates_2_2_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_4_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_4_out, i32 %coordinates_2_2_4_read" [../simplified.cpp:1078]   --->   Operation 256 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%coordinates_2_2_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_5"   --->   Operation 257 'read' 'coordinates_2_2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_5_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_5_out, i32 %coordinates_2_2_5_read" [../simplified.cpp:1078]   --->   Operation 259 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%coordinates_2_2_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_6"   --->   Operation 260 'read' 'coordinates_2_2_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_6_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_6_out, i32 %coordinates_2_2_6_read" [../simplified.cpp:1078]   --->   Operation 262 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%coordinates_2_2_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_7"   --->   Operation 263 'read' 'coordinates_2_2_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_7_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_7_out, i32 %coordinates_2_2_7_read" [../simplified.cpp:1078]   --->   Operation 265 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%coordinates_2_2_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_8"   --->   Operation 266 'read' 'coordinates_2_2_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_8_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_8_out, i32 %coordinates_2_2_8_read" [../simplified.cpp:1078]   --->   Operation 268 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%coordinates_2_2_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_9"   --->   Operation 269 'read' 'coordinates_2_2_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_9_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_9_out, i32 %coordinates_2_2_9_read" [../simplified.cpp:1078]   --->   Operation 271 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%coordinates_2_2_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_10"   --->   Operation 272 'read' 'coordinates_2_2_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_10_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_10_out, i32 %coordinates_2_2_10_read" [../simplified.cpp:1078]   --->   Operation 274 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%coordinates_2_2_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_11"   --->   Operation 275 'read' 'coordinates_2_2_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_11_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_11_out, i32 %coordinates_2_2_11_read" [../simplified.cpp:1078]   --->   Operation 277 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%coordinates_2_2_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_12"   --->   Operation 278 'read' 'coordinates_2_2_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_12_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_12_out, i32 %coordinates_2_2_12_read" [../simplified.cpp:1078]   --->   Operation 280 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%coordinates_2_2_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_13"   --->   Operation 281 'read' 'coordinates_2_2_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_13_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_13_out, i32 %coordinates_2_2_13_read" [../simplified.cpp:1078]   --->   Operation 283 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%coordinates_2_2_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_14"   --->   Operation 284 'read' 'coordinates_2_2_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_14_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_14_out, i32 %coordinates_2_2_14_read" [../simplified.cpp:1078]   --->   Operation 286 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%coordinates_2_2_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_2_2_15"   --->   Operation 287 'read' 'coordinates_2_2_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_2_2_15_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 288 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_2_2_15_out, i32 %coordinates_2_2_15_read" [../simplified.cpp:1078]   --->   Operation 289 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%coordinates_3_1_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_0"   --->   Operation 290 'read' 'coordinates_3_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_0_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_0_out, i32 %coordinates_3_1_0_read" [../simplified.cpp:1078]   --->   Operation 292 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%coordinates_3_1_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_1"   --->   Operation 293 'read' 'coordinates_3_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_1_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 294 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_1_out, i32 %coordinates_3_1_1_read" [../simplified.cpp:1078]   --->   Operation 295 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%coordinates_3_1_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_2"   --->   Operation 296 'read' 'coordinates_3_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_2_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_2_out, i32 %coordinates_3_1_2_read" [../simplified.cpp:1078]   --->   Operation 298 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%coordinates_3_1_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_3"   --->   Operation 299 'read' 'coordinates_3_1_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_3_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 300 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_3_out, i32 %coordinates_3_1_3_read" [../simplified.cpp:1078]   --->   Operation 301 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%coordinates_3_1_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_4"   --->   Operation 302 'read' 'coordinates_3_1_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_4_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_4_out, i32 %coordinates_3_1_4_read" [../simplified.cpp:1078]   --->   Operation 304 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%coordinates_3_1_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_5"   --->   Operation 305 'read' 'coordinates_3_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_5_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 306 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_5_out, i32 %coordinates_3_1_5_read" [../simplified.cpp:1078]   --->   Operation 307 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%coordinates_3_1_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_6"   --->   Operation 308 'read' 'coordinates_3_1_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_6_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 309 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_6_out, i32 %coordinates_3_1_6_read" [../simplified.cpp:1078]   --->   Operation 310 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%coordinates_3_1_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_7"   --->   Operation 311 'read' 'coordinates_3_1_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_7_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 312 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_7_out, i32 %coordinates_3_1_7_read" [../simplified.cpp:1078]   --->   Operation 313 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%coordinates_3_1_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_8"   --->   Operation 314 'read' 'coordinates_3_1_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_8_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_8_out, i32 %coordinates_3_1_8_read" [../simplified.cpp:1078]   --->   Operation 316 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%coordinates_3_1_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_9"   --->   Operation 317 'read' 'coordinates_3_1_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_9_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 318 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_9_out, i32 %coordinates_3_1_9_read" [../simplified.cpp:1078]   --->   Operation 319 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%coordinates_3_1_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_10"   --->   Operation 320 'read' 'coordinates_3_1_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_10_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_10_out, i32 %coordinates_3_1_10_read" [../simplified.cpp:1078]   --->   Operation 322 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%coordinates_3_1_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_11"   --->   Operation 323 'read' 'coordinates_3_1_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_11_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 324 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_11_out, i32 %coordinates_3_1_11_read" [../simplified.cpp:1078]   --->   Operation 325 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%coordinates_3_1_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_12"   --->   Operation 326 'read' 'coordinates_3_1_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_12_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_12_out, i32 %coordinates_3_1_12_read" [../simplified.cpp:1078]   --->   Operation 328 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%coordinates_3_1_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_13"   --->   Operation 329 'read' 'coordinates_3_1_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_13_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_13_out, i32 %coordinates_3_1_13_read" [../simplified.cpp:1078]   --->   Operation 331 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%coordinates_3_1_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_14"   --->   Operation 332 'read' 'coordinates_3_1_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_14_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_14_out, i32 %coordinates_3_1_14_read" [../simplified.cpp:1078]   --->   Operation 334 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%coordinates_3_1_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_1_15"   --->   Operation 335 'read' 'coordinates_3_1_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_1_15_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 336 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_1_15_out, i32 %coordinates_3_1_15_read" [../simplified.cpp:1078]   --->   Operation 337 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%coordinates_3_2_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_0"   --->   Operation 338 'read' 'coordinates_3_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_0_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 339 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_0_out, i32 %coordinates_3_2_0_read" [../simplified.cpp:1078]   --->   Operation 340 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%coordinates_3_2_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_1"   --->   Operation 341 'read' 'coordinates_3_2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_1_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 342 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_1_out, i32 %coordinates_3_2_1_read" [../simplified.cpp:1078]   --->   Operation 343 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%coordinates_3_2_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_2"   --->   Operation 344 'read' 'coordinates_3_2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_2_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 345 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_2_out, i32 %coordinates_3_2_2_read" [../simplified.cpp:1078]   --->   Operation 346 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%coordinates_3_2_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_3"   --->   Operation 347 'read' 'coordinates_3_2_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_3_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 348 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_3_out, i32 %coordinates_3_2_3_read" [../simplified.cpp:1078]   --->   Operation 349 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%coordinates_3_2_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_4"   --->   Operation 350 'read' 'coordinates_3_2_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_4_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 351 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_4_out, i32 %coordinates_3_2_4_read" [../simplified.cpp:1078]   --->   Operation 352 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%coordinates_3_2_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_5"   --->   Operation 353 'read' 'coordinates_3_2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_5_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 354 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_5_out, i32 %coordinates_3_2_5_read" [../simplified.cpp:1078]   --->   Operation 355 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%coordinates_3_2_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_6"   --->   Operation 356 'read' 'coordinates_3_2_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_6_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 357 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_6_out, i32 %coordinates_3_2_6_read" [../simplified.cpp:1078]   --->   Operation 358 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%coordinates_3_2_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_7"   --->   Operation 359 'read' 'coordinates_3_2_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_7_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 360 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_7_out, i32 %coordinates_3_2_7_read" [../simplified.cpp:1078]   --->   Operation 361 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%coordinates_3_2_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_8"   --->   Operation 362 'read' 'coordinates_3_2_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_8_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 363 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_8_out, i32 %coordinates_3_2_8_read" [../simplified.cpp:1078]   --->   Operation 364 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%coordinates_3_2_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_9"   --->   Operation 365 'read' 'coordinates_3_2_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_9_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 366 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_9_out, i32 %coordinates_3_2_9_read" [../simplified.cpp:1078]   --->   Operation 367 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%coordinates_3_2_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_10"   --->   Operation 368 'read' 'coordinates_3_2_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_10_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 369 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_10_out, i32 %coordinates_3_2_10_read" [../simplified.cpp:1078]   --->   Operation 370 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%coordinates_3_2_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_11"   --->   Operation 371 'read' 'coordinates_3_2_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_11_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 372 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_11_out, i32 %coordinates_3_2_11_read" [../simplified.cpp:1078]   --->   Operation 373 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%coordinates_3_2_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_12"   --->   Operation 374 'read' 'coordinates_3_2_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_12_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 375 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_12_out, i32 %coordinates_3_2_12_read" [../simplified.cpp:1078]   --->   Operation 376 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%coordinates_3_2_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_13"   --->   Operation 377 'read' 'coordinates_3_2_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_13_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 378 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_13_out, i32 %coordinates_3_2_13_read" [../simplified.cpp:1078]   --->   Operation 379 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%coordinates_3_2_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_14"   --->   Operation 380 'read' 'coordinates_3_2_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_14_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 381 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_14_out, i32 %coordinates_3_2_14_read" [../simplified.cpp:1078]   --->   Operation 382 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%coordinates_3_2_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_3_2_15"   --->   Operation 383 'read' 'coordinates_3_2_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_3_2_15_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 384 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_3_2_15_out, i32 %coordinates_3_2_15_read" [../simplified.cpp:1078]   --->   Operation 385 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%coordinates_4_2_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_0"   --->   Operation 386 'read' 'coordinates_4_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_0_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 387 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_0_out, i32 %coordinates_4_2_0_read" [../simplified.cpp:1078]   --->   Operation 388 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%coordinates_4_2_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_1"   --->   Operation 389 'read' 'coordinates_4_2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_1_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 390 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_1_out, i32 %coordinates_4_2_1_read" [../simplified.cpp:1078]   --->   Operation 391 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%coordinates_4_2_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_2"   --->   Operation 392 'read' 'coordinates_4_2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_2_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 393 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_2_out, i32 %coordinates_4_2_2_read" [../simplified.cpp:1078]   --->   Operation 394 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%coordinates_4_2_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_3"   --->   Operation 395 'read' 'coordinates_4_2_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_3_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 396 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_3_out, i32 %coordinates_4_2_3_read" [../simplified.cpp:1078]   --->   Operation 397 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%coordinates_4_2_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_4"   --->   Operation 398 'read' 'coordinates_4_2_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_4_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 399 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_4_out, i32 %coordinates_4_2_4_read" [../simplified.cpp:1078]   --->   Operation 400 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%coordinates_4_2_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_5"   --->   Operation 401 'read' 'coordinates_4_2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_5_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 402 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_5_out, i32 %coordinates_4_2_5_read" [../simplified.cpp:1078]   --->   Operation 403 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%coordinates_4_2_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_6"   --->   Operation 404 'read' 'coordinates_4_2_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_6_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 405 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_6_out, i32 %coordinates_4_2_6_read" [../simplified.cpp:1078]   --->   Operation 406 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%coordinates_4_2_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_7"   --->   Operation 407 'read' 'coordinates_4_2_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_7_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 408 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_7_out, i32 %coordinates_4_2_7_read" [../simplified.cpp:1078]   --->   Operation 409 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%coordinates_4_2_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_8"   --->   Operation 410 'read' 'coordinates_4_2_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_8_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 411 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_8_out, i32 %coordinates_4_2_8_read" [../simplified.cpp:1078]   --->   Operation 412 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%coordinates_4_2_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_9"   --->   Operation 413 'read' 'coordinates_4_2_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_9_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 414 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_9_out, i32 %coordinates_4_2_9_read" [../simplified.cpp:1078]   --->   Operation 415 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%coordinates_4_2_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_10"   --->   Operation 416 'read' 'coordinates_4_2_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_10_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 417 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_10_out, i32 %coordinates_4_2_10_read" [../simplified.cpp:1078]   --->   Operation 418 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%coordinates_4_2_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_11"   --->   Operation 419 'read' 'coordinates_4_2_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_11_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 420 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_11_out, i32 %coordinates_4_2_11_read" [../simplified.cpp:1078]   --->   Operation 421 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%coordinates_4_2_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_12"   --->   Operation 422 'read' 'coordinates_4_2_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_12_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 423 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_12_out, i32 %coordinates_4_2_12_read" [../simplified.cpp:1078]   --->   Operation 424 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%coordinates_4_2_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_13"   --->   Operation 425 'read' 'coordinates_4_2_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_13_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 426 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_13_out, i32 %coordinates_4_2_13_read" [../simplified.cpp:1078]   --->   Operation 427 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%coordinates_4_2_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_14"   --->   Operation 428 'read' 'coordinates_4_2_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_14_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 429 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_14_out, i32 %coordinates_4_2_14_read" [../simplified.cpp:1078]   --->   Operation 430 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%coordinates_4_2_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coordinates_4_2_15"   --->   Operation 431 'read' 'coordinates_4_2_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coordinates_4_2_15_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 432 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (2.10ns)   --->   "%write_ln1078 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %coordinates_4_2_15_out, i32 %coordinates_4_2_15_read" [../simplified.cpp:1078]   --->   Operation 433 'write' 'write_ln1078' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%ret_ln1078 = ret" [../simplified.cpp:1078]   --->   Operation 434 'ret' 'ret_ln1078' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.1ns
The critical path consists of the following:
	wire read on port 'coordinates_0_0_0' [289]  (0 ns)
	fifo write on port 'coordinates_0_0_0_out' (../simplified.cpp:1078) [291]  (2.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
