@article{beri,
  title={Bluespec {E}xtensible {RISC} {I}mplementation ({BERI}): {H}ardware reference},
  author={Watson, Robert NM and Woodruff, Jonathan and Simon, W and Murdoch, Steven J and Neumann, Peter G and Norton, Robert and Roe, Michael},
  journal={University of Cambridge, Computer Laboratory, Technical Report},
  number={UCAM-CL-TR-852},
  year={2014}
}

@inproceedings{atom,
  title={ATOM: A flexible interface for building high performance program analysis tools},
  author={Eustace, Alan and Srivastava, Amitabh},
  booktitle={Proceedings of the USENIX 1995 Technical Conference Proceedings},
  pages={25--25},
  year={1995},
  organization={USENIX Association}
}

@article{vpc,
  title={The {VPC} trace-compression algorithms},
  author={Burtscher, Martin and Ganusov, Ilya and Jackson, Sandra J and Ke, Jian and Ratanaworabhan, Paruj and Sam, Nana B},
  journal={Computers, IEEE Transactions on},
  volume={54},
  number={11},
  pages={1329--1344},
  year={2005},
  publisher={IEEE}
}

@ARTICLE{kao2007, 
author={Chung-Fu Kao and Shyh-Ming Huang and Ing-Jer Huang}, 
journal={Circuits and Systems I: Regular Papers, IEEE Transactions on}, 
title={A Hardware Approach to Real-Time Program Trace Compression for Embedded Processors}, 
year={2007}, 
month={March}, 
volume={54}, 
number={3}, 
pages={530-543}, 
keywords={data compression;embedded systems;hardware-software codesign;microprocessor chips;Lempel-Ziv-based data compression;RTL code;branch/target address encoding;branch/target filtering;embedded processors;program execution traces;real-time program trace compression;Computer science;Costs;Data acquisition;Data compression;Encoding;Filtering;Hardware;Microprocessors;Real time systems;Software debugging;Address trace;compressor;debugging;microprocessor;real time}, 
doi={10.1109/TCSI.2006.887613}, 
ISSN={1549-8328}}

@article{macnamee2000,
  title={Emerging on-chip debugging techniques for real-time embedded systems},
  author={MacNamee, Ciaran and Heffernan, Donal},
  journal={Computing \& Control Engineering Journal},
  volume={11},
  number={6},
  pages={295--303},
  year={2000},
  publisher={IET}
}

@article{nios2003,
  title={Nios {II} {Processor Reference Handbook Section 2, Processor Architecture}},
  version={Edition III User Guide},
  author={Nios II and Cyclone III},
  author={Altera},
  year={2003}
}

@article{armspec,
  title={{ARM} Embedded Trace Macrocell Architecture Specification},
  URL={http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0014q/index.html},
  author={ARM},
  year={2007}
}

@article{tc1775,
  title={{TC}1775 {U}ser's {M}anual, {S}ystem {U}nits, {S}ection 20},
  version={2.0},
  year={2001},
  author={Infineon},
  URL={http://www.infineon.com/dgdl/tc1775_umsu_v20.pdf?fileId=db3a304412b407950112b41af8652bdf}
}

@article{rotenberg1999,
  title={A trace cache microarchitecture and evaluation},
  author={Rotenberg, Eric and Bennett, Steve and Smith, James E},
  journal={Computers, IEEE Transactions on},
  volume={48},
  number={2},
  pages={111--120},
  year={1999},
  publisher={IEEE}
}

@article{nexus5001,
  title={{IEEE-ISTO} 5001-1999, the {Nexus 5001 Forum Standard for a Global Embedded Processor Debug Interface}},
  year={1999}
}

@article{mipspd,
  title={The {PD}trace interface and trace control block specification},
  year={2002},
  author={MIPS Technologies Inc.}
}

@article{thatssoratchet,
 author = {Schieber, Colleen D. and Johnson, Eric E.},
 title = {RATCHET: Real-time Address Trace Compression Hardware for Extended Traces},
 journal = {SIGMETRICS Perform. Eval. Rev.},
 issue_date = {April 1994},
 volume = {21},
 number = {3-4},
 month = apr,
 year = {1994},
 issn = {0163-5999},
 pages = {22--32},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/181840.181842},
 doi = {10.1145/181840.181842},
 acmid = {181842},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@ARTICLE{hopkins2006, 
author={Hopkins, A.B.T. and McDonald-Maier, K.D.}, 
journal={Computers, IEEE Transactions on}, 
title={Debug support strategy for systems-on-chips with multiple processor cores}, 
year={2006}, 
month={Feb}, 
volume={55}, 
number={2}, 
pages={174-184}, 
keywords={computer architecture;hardware description languages;logic testing;multiprocessing systems;system-on-chip;VHDL;data tracing;debug support solution;embedded system;multiple processor core;multiprocessor system;network-on-chip architecture;system architecture;system level development;system-on-chip;Automobiles;Circuit testing;Computer architecture;Control systems;Costs;Debugging;Printed circuits;Real time systems;System testing;System-on-a-chip;Index Terms- System architectures;and modeling;debugging aids.;integration;multiprocessor systems;real-time and embedded systems}, 
doi={10.1109/TC.2006.22}, 
ISSN={0018-9340},}


@ARTICLE{uzelac2014, 
author={Uzelac, V. and Milenkovic, A. and Milenkovic, M. and Burtscher, M.}, 
journal={Computers, IEEE Transactions on}, 
title={Using Branch Predictors and Variable Encoding for On-the-Fly Program Tracing}, 
year={2014}, 
month={April}, 
volume={63}, 
number={4}, 
pages={1008-1020}, 
keywords={embedded systems;program debugging;program diagnostics;branch predictor-like structures;cost-effective technique;embedded systems;logic gates;on-the-fly program tracing;program execution traces;program patterns;software modules;variable encoding;Bandwidth;Debugging;Hardware;Program processors;Radiation detectors;Real-time systems;Compression technologies;real time and embedded systems;testing and debugging;tracing}, 
doi={10.1109/TC.2012.267}, 
ISSN={0018-9340},}

@article{milenkovic2011,
  title={Caches and predictors for real-time, unobtrusive, and cost-effective program tracing in embedded systems},
  author={Milenkovic, Aleksandar and Uzelac, Vladimir and Milenkovic, Milena and Burtscher, Martin},
  journal={Computers, IEEE Transactions on},
  volume={60},
  number={7},
  pages={992--1005},
  year={2011},
  publisher={IEEE}
}

@INPROCEEDINGS{kanev2011, 
author={Kanev, S. and Cohn, R.}, 
booktitle={Performance Analysis of Systems and Software (ISPASS), 2011 IEEE International Symposium on}, 
title={Portable trace compression through instruction interpretation}, 
year={2011}, 
month={April}, 
pages={107-116}, 
keywords={program diagnostics;program interpreters;program verification;Zcompr;execution traces;instruction interpretation;operating systems;portable trace compression;Computational modeling;Hardware;Microprocessors;Predictive models;Registers;Software;Synchronization}, 
doi={10.1109/ISPASS.2011.5762720},}

@INPROCEEDINGS{burt2003, 
author={Burtscher, M. and Jeeradit, M.}, 
booktitle={Parallel Architectures and Compilation Techniques, 2003. PACT 2003. Proceedings. 12th International Conference on}, 
title={Compressing extended program traces using value predictors}, 
year={2003}, 
month={Sept}, 
pages={159-169}, 
keywords={data compression;multiprocessing systems;program compilers;program diagnostics;storage management;extended program traces compression;lossless single-pass algorithm;trace file;value-prediction-based approach;Accuracy;Boosting;Encoding;Hard disks;Hardware;Laboratories;Microprocessors;Personal communication networks;Registers;Writing}, 
doi={10.1109/PACT.2003.1238012}, 
ISSN={1089-795X},}

@inproceedings{burtscher1999,
  title={Exploring last n value prediction},
  author={Burtscher, Martin and Zorn, Benjamin G},
  booktitle={Parallel Architectures and Compilation Techniques, 1999. Proceedings. 1999 International Conference on},
  pages={66--76},
  year={1999},
  organization={IEEE}
}

@book{gabbay1996,
  title={Speculative execution based on value prediction},
  author={Gabbay, Freddy and Mendelson, Avi},
  year={1996},
  publisher={Citeseer}
}

@inproceedings{goeman2001,
  title={Differential FCM: Increasing value prediction accuracy by improving table usage efficiency},
  author={Goeman, Bart and Vandierendonck, Hans and De Bosschere, Koenraad},
  booktitle={High-Performance Computer Architecture, 2001. HPCA. The Seventh International Symposium on},
  pages={207--216},
  year={2001},
  organization={IEEE}
}

@inproceedings{rychlik1998,
  title={Efficacy and performance impact of value prediction},
  author={Rychlik, Bohuslav and Faistl, John and Krug, Bryon and Shen, John Paul},
  booktitle={Parallel Architectures and Compilation Techniques, 1998. Proceedings. 1998 International Conference on},
  pages={148--154},
  year={1998},
  organization={IEEE}
}

@inproceedings{tullsen1999,
  title={Storageless value prediction using prior register values},
  author={Tullsen, Dean M and Seng, John S},
  booktitle={ACM SIGARCH Computer Architecture News},
  volume={27},
  number={2},
  pages={270--279},
  year={1999},
  organization={IEEE Computer Society}
}

@inproceedings{sazeides1997,
  title={The predictability of data values},
  author={Sazeides, Yiannakis and Smith, James E},
  booktitle={Microarchitecture, 1997. Proceedings., Thirtieth Annual IEEE/ACM International Symposium on},
  pages={248--258},
  year={1997},
  organization={IEEE}
}
