https://i.blackhat.com/us-18/Wed-August-8/us-18-Mulasmajic-Peterson-Why-So-Spurious.pdf
https://gist.github.com/Keno/0753fa1909fadb3b66af1ecb76801f03


IA32_KERNEL_GS_BASE site:stackoverflow.com
where is the kernel stack stored linux
per_cpu_var(kernel_stack)
per_cpu_var(cpu_tss+TSS_sp0)
linux kernel gs:600c, gs:0x6014
https://www.kernel.org/doc/Documentation/x86/kernel-stacks
https://www.felixcloutier.com/x86/swapgs


kernel stack:
https://stackoverflow.com/questions/12911841/kernel-stack-and-user-space-stack
running out of stack space in an interrupt handler
https://stackoverflow.com/questions/28759227/which-stack-is-used-by-interrupt-handler-linux


https://stackoverflow.com/questions/9113310/segment-selector-in-ia-32
tss x64 [how is stack for IRQ handler decided?]


https://stackoverflow.com/questions/11497563/detail-about-msr-gs-base-in-linux-x86-64
https://stackoverflow.com/questions/6611346/how-are-the-fs-gs-registers-used-in-linux-amd64
https://reverseengineering.stackexchange.com/questions/2006/how-are-the-segment-registers-fs-gs-cs-ss-ds-es-used-in-linux
______________________________________________
https://stackoverflow.com/questions/40653480/x86-x64-modifying-tss-fields
______________________________________________
https://0xax.gitbooks.io/linux-insides/content/Booting/linux-bootstrap-1.html
______________________________________________
https://www.kernel.org/doc/Documentation/admin-guide/hw-vuln/spectre.rst
https://en.wikipedia.org/wiki/SWAPGS_(security_vulnerability)
https://access.redhat.com/articles/4329821
https://businessresources.bitdefender.com/hubfs/noindex/Bitdefender-WhitePaper-INTEL-CPUs.pdf

key!
https://everdox.net/popss.pdf
https://stackoverflow.com/questions/50286277/explain-linux-commit-message-that-patches-secures-pop-ss-followed-by-a-bp-inter
______________________________________________
multiprocessor:
https://stackoverflow.com/questions/980999/what-does-multicore-assembly-language-look-like
https://stackoverflow.com/questions/8891067/what-does-the-lock-instruction-mean-in-x86-assembly/56803909
Rootkits
file:///Users/atticusstonestrom/Desktop/math/elliptic%20curves/hc/books/systems/51534-developing-multithreaded-applications.pdf
https://stackoverflow.com/questions/3339141/x86-lock-question-on-multi-core-cpus/3339380#3339380
http://davidad.github.io/blog/2014/03/23/concurrency-primitives-in-intel-64-assembly/
http://www0.cs.ucl.ac.uk/staff/B.Karp/3007/s2018/lectures/3007-lecture17-threads-x86-64.pdf
https://stackoverflow.com/questions/22310028/is-there-an-x86-instruction-to-tell-which-core-the-instruction-is-being-run-on/56622112https://stackoverflow.com/questions/12894078/what-is-the-purpose-of-the-pause-instruction-in-x86
vol 3a.4-49. 2935
inter-processor interrupt: vol 3a.10-18. 3176
https://stackoverflow.com/questions/3748384/what-is-tlb-shootdown
______________________________________________
lfence
https://stackoverflow.com/questions/20316124/does-it-make-any-sense-to-use-the-lfence-instruction-on-x86-x86-64-processors
https://stackoverflow.com/questions/27595595/when-are-x86-lfence-sfence-and-mfence-instructions-required
https://stackoverflow.com/questions/27627969/why-is-or-isnt-sfence-lfence-equivalent-to-mfence
memory fence
https://stackoverflow.com/questions/286629/what-is-a-memory-fence
