Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/CS152B/Desktop/RMJ/RMJ-Lab1/register_file_ut_isim_beh.exe -prj C:/Users/CS152B/Desktop/RMJ/RMJ-Lab1/register_file_ut_beh.prj work.register_file_ut work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/CS152B/Desktop/RMJ/RMJ-Lab1/register_file/thirtytwo_one_mux.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/RMJ/RMJ-Lab1/register_file/register_16_bit.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/RMJ/RMJ-Lab1/register_file/one_thirty_two_demux.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/RMJ/RMJ-Lab1/register_file/mux_bank_512_16.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/RMJ/RMJ-Lab1/register_file/register_file.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/RMJ/RMJ-Lab1/register_file/testbeds/register_file_ut.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module one_thirty_two_demux
Compiling module register_16_bit
Compiling module thirtytwo_one_mux
Compiling module mux_bank_512_16
Compiling module register_file
Compiling module register_file_ut
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/CS152B/Desktop/RMJ/RMJ-Lab1/register_file_ut_isim_beh.exe
Fuse Memory Usage: 29760 KB
Fuse CPU Usage: 452 ms
