% Last updated on 25 May 2017

\begin{table}[tbp]
\caption{Correlations of architectural features to overall binary size}
\label{table:overall_correlations}
\begin{sf} 
\begin{center}
\begin{tabular}{|r@{.\hspace{0.025em}}l|l|}
\hline
\multicolumn{2}{|c|}{\bf Correlation} & \multirow{2}{*}{\bf Architectural Parameter}\\
\multicolumn{2}{|c|}{\bf Coefficient} & \\
\hline
\hline
 0 & 9061	& Minimum possible instruction length \\
 0 & 8315	& Number of integer registers \\
 0 & 6975	& Virtual address of first instruction \\ 
 0 & 5834	& Architecture has a zero register \\
 0 & 4433	& Bit-width \\
 0 & 4354	& Number of operands in each instruction \\
 0 & 3181	& Predicated instructions \\
 0 & 2120	& Year the architecture was introduced \\
 0 & 0448	& Branch delay slot \\
 0 & 0316	& Machine is big-endian \\
 \hline
-0 & 0331	& Maximum possible instruction size  \\
-0 & 2561	& Auto-incrementing addressing scheme \\
-0 & 2992	& Hardware status flags (zero/overflow/etc.) \\
-0 & 3336	& Hardware divide in ALU \\
-0 & 3684	& Unaligned load/store available \\
\hline
\end{tabular}
\end{center}
\end{sf}
 

%
% Explain
%   Positive correlation means high val of feature increases code size 
%   Negative correlation means high val of feature decreased code size
\end{table}



\begin{table}[tbp]
\caption{Correlations of architectural features to lzss size}
\label{table:lzss_correlations}
\begin{sf} 
\begin{center}
\begin{tabular}{|r@{.\hspace{0.025em}}l|l|}
\hline
\multicolumn{2}{|c|}{\bf Correlation} & \multirow{2}{*}{\bf Architectural Parameter}\\
\multicolumn{2}{|c|}{\bf Coefficient} & \\
\hline
\hline

 0 & 6428	& Architecture has a zero register \\
 0 & 5960	& Minimum possible instruction length \\
 0 & 5017	& Number of integer registers \\
 0 & 4291	& Number of operands in each instruction \\
 0 & 2707	& Virtual address of first instruction \\ 
 0 & 1929	& Machine is big-endian \\
 0 & 1423	& Bit-width \\
 0 & 1295	& Predicated instructions \\
 0 & 0813	& Year the architecture was introduced \\
 \hline
-0 & 0151	& Branch delay slot \\
-0 & 2023	& Maximum possible instruction size  \\
-0 & 4287	& Hardware divide in ALU \\
-0 & 4526	& Auto-incrementing addressing scheme \\
-0 & 4680	& Unaligned load/store available \\
-0 & 5062	& Hardware status flags (zero/overflow/etc.) \\

\hline
\end{tabular}
\end{center}
\end{sf}


%
% Explain
%   Positive correlation means high val of feature increases code size 
%   Negative correlation means high val of feature decreased code size
\end{table}
