--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/tk/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml uart.twx uart.ncd -o uart.twr uart.pcf -ucf nexys3.ucf

Design file:              uart.ncd
Physical constraint file: uart.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7249 paths analyzed, 1032 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.041ns.
--------------------------------------------------------------------------------

Paths for end point uart_trans_unit/buff_7_2 (SLICE_X7Y15.C4), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_0 (FF)
  Destination:          uart_trans_unit/buff_7_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.983ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.370 - 0.393)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_0 to uart_trans_unit/buff_7_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y16.AQ      Tcko                  0.391   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_0
    SLICE_X29Y15.B1      net (fanout=10)       1.033   baud_gen_unit/r_reg<0>
    SLICE_X29Y15.B       Tilo                  0.259   uart_trans_unit/_n0329_inv211
                                                       baud_gen_unit/max_tick<5>1
    SLICE_X37Y15.D4      net (fanout=22)       0.971   tmp_tick
    SLICE_X37Y15.D       Tilo                  0.259   uart_tx_unit/s_reg<1>
                                                       uart_trans_unit/_n0329_inv21_3
    SLICE_X7Y15.C4       net (fanout=19)       2.748   uart_trans_unit/_n0329_inv212
    SLICE_X7Y15.CLK      Tas                   0.322   uart_trans_unit/buff_7<3>
                                                       uart_trans_unit/buff_7_2_rstpot
                                                       uart_trans_unit/buff_7_2
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.231ns logic, 4.752ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_1 (FF)
  Destination:          uart_trans_unit/buff_7_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.370 - 0.393)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_1 to uart_trans_unit/buff_7_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y16.BQ      Tcko                  0.391   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_1
    SLICE_X29Y15.B4      net (fanout=9)        0.819   baud_gen_unit/r_reg<1>
    SLICE_X29Y15.B       Tilo                  0.259   uart_trans_unit/_n0329_inv211
                                                       baud_gen_unit/max_tick<5>1
    SLICE_X37Y15.D4      net (fanout=22)       0.971   tmp_tick
    SLICE_X37Y15.D       Tilo                  0.259   uart_tx_unit/s_reg<1>
                                                       uart_trans_unit/_n0329_inv21_3
    SLICE_X7Y15.C4       net (fanout=19)       2.748   uart_trans_unit/_n0329_inv212
    SLICE_X7Y15.CLK      Tas                   0.322   uart_trans_unit/buff_7<3>
                                                       uart_trans_unit/buff_7_2_rstpot
                                                       uart_trans_unit/buff_7_2
    -------------------------------------------------  ---------------------------
    Total                                      5.769ns (1.231ns logic, 4.538ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_2 (FF)
  Destination:          uart_trans_unit/buff_7_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.746ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.370 - 0.393)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_2 to uart_trans_unit/buff_7_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y16.CQ      Tcko                  0.391   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_2
    SLICE_X29Y15.B3      net (fanout=9)        0.796   baud_gen_unit/r_reg<2>
    SLICE_X29Y15.B       Tilo                  0.259   uart_trans_unit/_n0329_inv211
                                                       baud_gen_unit/max_tick<5>1
    SLICE_X37Y15.D4      net (fanout=22)       0.971   tmp_tick
    SLICE_X37Y15.D       Tilo                  0.259   uart_tx_unit/s_reg<1>
                                                       uart_trans_unit/_n0329_inv21_3
    SLICE_X7Y15.C4       net (fanout=19)       2.748   uart_trans_unit/_n0329_inv212
    SLICE_X7Y15.CLK      Tas                   0.322   uart_trans_unit/buff_7<3>
                                                       uart_trans_unit/buff_7_2_rstpot
                                                       uart_trans_unit/buff_7_2
    -------------------------------------------------  ---------------------------
    Total                                      5.746ns (1.231ns logic, 4.515ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point uart_trans_unit/buff_8_2 (SLICE_X9Y15.C4), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_0 (FF)
  Destination:          uart_trans_unit/buff_8_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.356 - 0.393)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_0 to uart_trans_unit/buff_8_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y16.AQ      Tcko                  0.391   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_0
    SLICE_X29Y15.B1      net (fanout=10)       1.033   baud_gen_unit/r_reg<0>
    SLICE_X29Y15.B       Tilo                  0.259   uart_trans_unit/_n0329_inv211
                                                       baud_gen_unit/max_tick<5>1
    SLICE_X37Y15.D4      net (fanout=22)       0.971   tmp_tick
    SLICE_X37Y15.D       Tilo                  0.259   uart_tx_unit/s_reg<1>
                                                       uart_trans_unit/_n0329_inv21_3
    SLICE_X9Y15.C4       net (fanout=19)       2.729   uart_trans_unit/_n0329_inv212
    SLICE_X9Y15.CLK      Tas                   0.322   uart_trans_unit/buff_8<3>
                                                       uart_trans_unit/buff_8_2_rstpot
                                                       uart_trans_unit/buff_8_2
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (1.231ns logic, 4.733ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_1 (FF)
  Destination:          uart_trans_unit/buff_8_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.356 - 0.393)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_1 to uart_trans_unit/buff_8_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y16.BQ      Tcko                  0.391   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_1
    SLICE_X29Y15.B4      net (fanout=9)        0.819   baud_gen_unit/r_reg<1>
    SLICE_X29Y15.B       Tilo                  0.259   uart_trans_unit/_n0329_inv211
                                                       baud_gen_unit/max_tick<5>1
    SLICE_X37Y15.D4      net (fanout=22)       0.971   tmp_tick
    SLICE_X37Y15.D       Tilo                  0.259   uart_tx_unit/s_reg<1>
                                                       uart_trans_unit/_n0329_inv21_3
    SLICE_X9Y15.C4       net (fanout=19)       2.729   uart_trans_unit/_n0329_inv212
    SLICE_X9Y15.CLK      Tas                   0.322   uart_trans_unit/buff_8<3>
                                                       uart_trans_unit/buff_8_2_rstpot
                                                       uart_trans_unit/buff_8_2
    -------------------------------------------------  ---------------------------
    Total                                      5.750ns (1.231ns logic, 4.519ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_2 (FF)
  Destination:          uart_trans_unit/buff_8_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.727ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.356 - 0.393)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_2 to uart_trans_unit/buff_8_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y16.CQ      Tcko                  0.391   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_2
    SLICE_X29Y15.B3      net (fanout=9)        0.796   baud_gen_unit/r_reg<2>
    SLICE_X29Y15.B       Tilo                  0.259   uart_trans_unit/_n0329_inv211
                                                       baud_gen_unit/max_tick<5>1
    SLICE_X37Y15.D4      net (fanout=22)       0.971   tmp_tick
    SLICE_X37Y15.D       Tilo                  0.259   uart_tx_unit/s_reg<1>
                                                       uart_trans_unit/_n0329_inv21_3
    SLICE_X9Y15.C4       net (fanout=19)       2.729   uart_trans_unit/_n0329_inv212
    SLICE_X9Y15.CLK      Tas                   0.322   uart_trans_unit/buff_8<3>
                                                       uart_trans_unit/buff_8_2_rstpot
                                                       uart_trans_unit/buff_8_2
    -------------------------------------------------  ---------------------------
    Total                                      5.727ns (1.231ns logic, 4.496ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point uart_trans_unit/buff_7_3 (SLICE_X7Y15.D4), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_0 (FF)
  Destination:          uart_trans_unit/buff_7_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.923ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.370 - 0.393)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_0 to uart_trans_unit/buff_7_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y16.AQ      Tcko                  0.391   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_0
    SLICE_X29Y15.B1      net (fanout=10)       1.033   baud_gen_unit/r_reg<0>
    SLICE_X29Y15.B       Tilo                  0.259   uart_trans_unit/_n0329_inv211
                                                       baud_gen_unit/max_tick<5>1
    SLICE_X37Y15.D4      net (fanout=22)       0.971   tmp_tick
    SLICE_X37Y15.D       Tilo                  0.259   uart_tx_unit/s_reg<1>
                                                       uart_trans_unit/_n0329_inv21_3
    SLICE_X7Y15.D4       net (fanout=19)       2.688   uart_trans_unit/_n0329_inv212
    SLICE_X7Y15.CLK      Tas                   0.322   uart_trans_unit/buff_7<3>
                                                       uart_trans_unit/buff_7_3_rstpot
                                                       uart_trans_unit/buff_7_3
    -------------------------------------------------  ---------------------------
    Total                                      5.923ns (1.231ns logic, 4.692ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_1 (FF)
  Destination:          uart_trans_unit/buff_7_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.709ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.370 - 0.393)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_1 to uart_trans_unit/buff_7_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y16.BQ      Tcko                  0.391   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_1
    SLICE_X29Y15.B4      net (fanout=9)        0.819   baud_gen_unit/r_reg<1>
    SLICE_X29Y15.B       Tilo                  0.259   uart_trans_unit/_n0329_inv211
                                                       baud_gen_unit/max_tick<5>1
    SLICE_X37Y15.D4      net (fanout=22)       0.971   tmp_tick
    SLICE_X37Y15.D       Tilo                  0.259   uart_tx_unit/s_reg<1>
                                                       uart_trans_unit/_n0329_inv21_3
    SLICE_X7Y15.D4       net (fanout=19)       2.688   uart_trans_unit/_n0329_inv212
    SLICE_X7Y15.CLK      Tas                   0.322   uart_trans_unit/buff_7<3>
                                                       uart_trans_unit/buff_7_3_rstpot
                                                       uart_trans_unit/buff_7_3
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (1.231ns logic, 4.478ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_gen_unit/r_reg_2 (FF)
  Destination:          uart_trans_unit/buff_7_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.686ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.370 - 0.393)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_gen_unit/r_reg_2 to uart_trans_unit/buff_7_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y16.CQ      Tcko                  0.391   baud_gen_unit/r_reg<3>
                                                       baud_gen_unit/r_reg_2
    SLICE_X29Y15.B3      net (fanout=9)        0.796   baud_gen_unit/r_reg<2>
    SLICE_X29Y15.B       Tilo                  0.259   uart_trans_unit/_n0329_inv211
                                                       baud_gen_unit/max_tick<5>1
    SLICE_X37Y15.D4      net (fanout=22)       0.971   tmp_tick
    SLICE_X37Y15.D       Tilo                  0.259   uart_tx_unit/s_reg<1>
                                                       uart_trans_unit/_n0329_inv21_3
    SLICE_X7Y15.D4       net (fanout=19)       2.688   uart_trans_unit/_n0329_inv212
    SLICE_X7Y15.CLK      Tas                   0.322   uart_trans_unit/buff_7<3>
                                                       uart_trans_unit/buff_7_3_rstpot
                                                       uart_trans_unit/buff_7_3
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (1.231ns logic, 4.455ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_trans_unit/buff_6_0 (SLICE_X4Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_trans_unit/buff_6_0 (FF)
  Destination:          uart_trans_unit/buff_6_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_trans_unit/buff_6_0 to uart_trans_unit/buff_6_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y16.AQ       Tcko                  0.200   uart_trans_unit/buff_6<2>
                                                       uart_trans_unit/buff_6_0
    SLICE_X4Y16.A6       net (fanout=2)        0.021   uart_trans_unit/buff_6<0>
    SLICE_X4Y16.CLK      Tah         (-Th)    -0.190   uart_trans_unit/buff_6<2>
                                                       uart_trans_unit/buff_6_0_rstpot
                                                       uart_trans_unit/buff_6_0
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point uart_trans_unit/buff_9_4 (SLICE_X20Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_trans_unit/buff_9_4 (FF)
  Destination:          uart_trans_unit/buff_9_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_trans_unit/buff_9_4 to uart_trans_unit/buff_9_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.AQ      Tcko                  0.200   uart_trans_unit/buff_9<7>
                                                       uart_trans_unit/buff_9_4
    SLICE_X20Y15.A6      net (fanout=2)        0.022   uart_trans_unit/buff_9<4>
    SLICE_X20Y15.CLK     Tah         (-Th)    -0.190   uart_trans_unit/buff_9<7>
                                                       uart_trans_unit/buff_9_4_rstpot
                                                       uart_trans_unit/buff_9_4
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_trans_unit/buff_3_7 (SLICE_X20Y17.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_trans_unit/buff_3_7 (FF)
  Destination:          uart_trans_unit/buff_3_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_trans_unit/buff_3_7 to uart_trans_unit/buff_3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.DQ      Tcko                  0.200   uart_trans_unit/buff_3<7>
                                                       uart_trans_unit/buff_3_7
    SLICE_X20Y17.D6      net (fanout=2)        0.022   uart_trans_unit/buff_3<7>
    SLICE_X20Y17.CLK     Tah         (-Th)    -0.190   uart_trans_unit/buff_3<7>
                                                       uart_trans_unit/buff_3_7_rstpot
                                                       uart_trans_unit/buff_3_7
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: uart_trans_unit/buff_5<3>/CLK
  Logical resource: uart_trans_unit/buff_5_0/CK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: uart_trans_unit/buff_5<3>/SR
  Logical resource: uart_trans_unit/buff_5_0/SR
  Location pin: SLICE_X4Y15.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.041|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7249 paths, 0 nets, and 1581 connections

Design statistics:
   Minimum period:   6.041ns{1}   (Maximum frequency: 165.536MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar 30 18:36:00 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



