-- Project:   C:\Users\214016586\Documents\GitHub\PSoC_2A03APU\APU2A03\APU2A03.cydsn\APU2A03.cyprj
-- Generated: 07/25/2017 10:20:38
-- PSoC Creator  4.0 Update 1

ENTITY APU2A03 IS
    PORT(
        Pin_1(0)_PAD : IN std_ulogic;
        Pin_6(0)_PAD : IN std_ulogic;
        MIDI_IN1(0)_PAD : IN std_ulogic;
        MIDI_OUT1(0)_PAD : OUT std_ulogic;
        Pin_3(0)_PAD : OUT std_ulogic;
        Pin_2(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END APU2A03;

ARCHITECTURE __DEFAULT__ OF APU2A03 IS
    SIGNAL Clock179 : bit;
    ATTRIBUTE udbclken_assigned OF Clock179 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Clock179 : SIGNAL IS true;
    SIGNAL Clock179_local : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DAC_Clock : bit;
    ATTRIBUTE global_signal OF DAC_Clock : SIGNAL IS true;
    SIGNAL DAC_Clock_local : bit;
    SIGNAL Length_Clk : bit;
    SIGNAL MIDI_IN1(0)__PA : bit;
    SIGNAL MIDI_OUT1(0)__PA : bit;
    SIGNAL Net_1 : bit;
    SIGNAL Net_168 : bit;
    SIGNAL Net_177_0 : bit;
    SIGNAL Net_177_1 : bit;
    SIGNAL Net_177_2 : bit;
    SIGNAL Net_177_3 : bit;
    SIGNAL Net_177_4 : bit;
    SIGNAL Net_177_5 : bit;
    SIGNAL Net_177_6 : bit;
    SIGNAL Net_205 : bit;
    SIGNAL Net_243 : bit;
    SIGNAL Net_262 : bit;
    SIGNAL Net_329 : bit;
    SIGNAL Net_360 : bit;
    SIGNAL Net_360_SYNCOUT : bit;
    SIGNAL Net_361 : bit;
    SIGNAL Net_362 : bit;
    SIGNAL Net_367 : bit;
    ATTRIBUTE placement_force OF Net_367 : SIGNAL IS "U(0,0,A)0";
    SIGNAL Net_368 : bit;
    SIGNAL Net_386 : bit;
    SIGNAL Net_390_0 : bit;
    SIGNAL Net_390_1 : bit;
    SIGNAL Net_390_2 : bit;
    SIGNAL Net_390_3 : bit;
    SIGNAL Net_390_4 : bit;
    SIGNAL Net_390_5 : bit;
    SIGNAL Net_390_6 : bit;
    SIGNAL Net_391 : bit;
    SIGNAL Net_428_0 : bit;
    SIGNAL Net_428_1 : bit;
    SIGNAL Net_428_2 : bit;
    SIGNAL Net_428_3 : bit;
    SIGNAL Net_428_4 : bit;
    SIGNAL Net_428_5 : bit;
    SIGNAL Net_428_6 : bit;
    SIGNAL Net_449 : bit;
    SIGNAL Net_525 : bit;
    ATTRIBUTE placement_force OF Net_525 : SIGNAL IS "U(3,3,B)0";
    SIGNAL Net_525__SYNC_OUT : bit;
    SIGNAL Net_525_split : bit;
    ATTRIBUTE placement_force OF Net_525_split : SIGNAL IS "U(2,4,B)1";
    SIGNAL Net_529 : bit;
    SIGNAL Net_571_0 : bit;
    SIGNAL Net_571_1 : bit;
    SIGNAL Net_571_2 : bit;
    SIGNAL Net_62 : bit;
    SIGNAL Noise_Out(0)__PA : bit;
    SIGNAL Pin_1(0)__PA : bit;
    SIGNAL Pin_2(0)__PA : bit;
    SIGNAL Pin_3(0)__PA : bit;
    SIGNAL Pin_6(0)__PA : bit;
    SIGNAL Tri_Data_0 : bit;
    ATTRIBUTE placement_force OF Tri_Data_0 : SIGNAL IS "U(1,1,A)2";
    SIGNAL Tri_Data_1 : bit;
    ATTRIBUTE placement_force OF Tri_Data_1 : SIGNAL IS "U(1,0,A)3";
    SIGNAL Tri_Data_2 : bit;
    ATTRIBUTE placement_force OF Tri_Data_2 : SIGNAL IS "U(1,0,A)2";
    SIGNAL Tri_Data_3 : bit;
    ATTRIBUTE placement_force OF Tri_Data_3 : SIGNAL IS "U(1,0,A)0";
    SIGNAL \Control_Reg_3:control_3\ : bit;
    SIGNAL \Control_Reg_3:control_4\ : bit;
    SIGNAL \Control_Reg_3:control_5\ : bit;
    SIGNAL \Control_Reg_3:control_6\ : bit;
    SIGNAL \Control_Reg_3:control_7\ : bit;
    SIGNAL \Control_Reg_4:control_3\ : bit;
    SIGNAL \Control_Reg_4:control_4\ : bit;
    SIGNAL \Control_Reg_4:control_5\ : bit;
    SIGNAL \Control_Reg_4:control_6\ : bit;
    SIGNAL \Control_Reg_4:control_7\ : bit;
    SIGNAL \Counter_1:Net_42\ : bit;
    SIGNAL \Counter_1:Net_47\ : bit;
    SIGNAL \LFSR:control_0\ : bit;
    SIGNAL \LFSR:control_1\ : bit;
    SIGNAL \LFSR:control_2\ : bit;
    SIGNAL \LFSR:control_3\ : bit;
    SIGNAL \LFSR:control_4\ : bit;
    SIGNAL \LFSR:control_5\ : bit;
    SIGNAL \LFSR:control_6\ : bit;
    SIGNAL \LFSR:control_7\ : bit;
    SIGNAL \LFSR:enable_final\ : bit;
    ATTRIBUTE placement_force OF \LFSR:enable_final\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \rectangle_generator:bSR:sC16:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \Length_Counter:CounterUDB:cmp_equal\ : bit;
    SIGNAL \Length_Counter:CounterUDB:cmp_less\ : bit;
    SIGNAL \Length_Counter:CounterUDB:control_0\ : bit;
    SIGNAL \Length_Counter:CounterUDB:control_1\ : bit;
    SIGNAL \Length_Counter:CounterUDB:control_2\ : bit;
    SIGNAL \Length_Counter:CounterUDB:control_3\ : bit;
    SIGNAL \Length_Counter:CounterUDB:control_4\ : bit;
    SIGNAL \Length_Counter:CounterUDB:control_5\ : bit;
    SIGNAL \Length_Counter:CounterUDB:control_6\ : bit;
    SIGNAL \Length_Counter:CounterUDB:control_7\ : bit;
    SIGNAL \Length_Counter:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Length_Counter:CounterUDB:count_enable\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \Length_Counter:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Length_Counter:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \Length_Counter:CounterUDB:disable_run_i\ : bit;
    ATTRIBUTE placement_force OF \Length_Counter:CounterUDB:disable_run_i\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \Length_Counter:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Length_Counter:CounterUDB:prevCompare\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \Length_Counter:CounterUDB:reload\ : bit;
    SIGNAL \Length_Counter:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Length_Counter:CounterUDB:status_0\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \Length_Counter:CounterUDB:status_5\ : bit;
    SIGNAL \Length_Counter:CounterUDB:status_6\ : bit;
    SIGNAL \Length_Counter:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Length_Counter:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \Length_Counter:CounterUDB:underflow_status\ : bit;
    ATTRIBUTE placement_force OF \Length_Counter:CounterUDB:underflow_status\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \Length_Counter_1:CounterUDB:cmp_equal\ : bit;
    SIGNAL \Length_Counter_1:CounterUDB:cmp_less\ : bit;
    SIGNAL \Length_Counter_1:CounterUDB:control_0\ : bit;
    SIGNAL \Length_Counter_1:CounterUDB:control_1\ : bit;
    SIGNAL \Length_Counter_1:CounterUDB:control_2\ : bit;
    SIGNAL \Length_Counter_1:CounterUDB:control_3\ : bit;
    SIGNAL \Length_Counter_1:CounterUDB:control_4\ : bit;
    SIGNAL \Length_Counter_1:CounterUDB:control_5\ : bit;
    SIGNAL \Length_Counter_1:CounterUDB:control_6\ : bit;
    SIGNAL \Length_Counter_1:CounterUDB:control_7\ : bit;
    SIGNAL \Length_Counter_1:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Length_Counter_1:CounterUDB:count_enable\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \Length_Counter_1:CounterUDB:disable_run_i\ : bit;
    ATTRIBUTE placement_force OF \Length_Counter_1:CounterUDB:disable_run_i\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \Length_Counter_1:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Length_Counter_1:CounterUDB:prevCompare\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \Length_Counter_1:CounterUDB:reload\ : bit;
    SIGNAL \Length_Counter_1:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Length_Counter_1:CounterUDB:status_0\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \Length_Counter_1:CounterUDB:status_5\ : bit;
    SIGNAL \Length_Counter_1:CounterUDB:status_6\ : bit;
    SIGNAL \Length_Counter_1:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Length_Counter_1:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \Length_Counter_1:CounterUDB:underflow_status\ : bit;
    ATTRIBUTE placement_force OF \Length_Counter_1:CounterUDB:underflow_status\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \Linear_Counter_1:MODULE_5:g2:a0:gta_0\ : bit;
    ATTRIBUTE placement_force OF \Linear_Counter_1:MODULE_5:g2:a0:gta_0\ : SIGNAL IS "U(0,4,A)1";
    ATTRIBUTE soft OF \Linear_Counter_1:MODULE_5:g2:a0:gta_0\ : SIGNAL IS 1;
    SIGNAL \Linear_Counter_1:counter_0\ : bit;
    ATTRIBUTE placement_force OF \Linear_Counter_1:counter_0\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \Linear_Counter_1:counter_1\ : bit;
    ATTRIBUTE placement_force OF \Linear_Counter_1:counter_1\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \Linear_Counter_1:counter_2\ : bit;
    ATTRIBUTE placement_force OF \Linear_Counter_1:counter_2\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \Linear_Counter_1:counter_3\ : bit;
    ATTRIBUTE placement_force OF \Linear_Counter_1:counter_3\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \Linear_Counter_1:counter_4\ : bit;
    ATTRIBUTE placement_force OF \Linear_Counter_1:counter_4\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \Linear_Counter_1:counter_5\ : bit;
    ATTRIBUTE placement_force OF \Linear_Counter_1:counter_5\ : SIGNAL IS "U(0,4,A)2";
    SIGNAL \Linear_Counter_1:counter_6\ : bit;
    ATTRIBUTE placement_force OF \Linear_Counter_1:counter_6\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \Linear_Counter_1:halt_flag\ : bit;
    ATTRIBUTE placement_force OF \Linear_Counter_1:halt_flag\ : SIGNAL IS "U(0,4,B)3";
    SIGNAL \MIDI1_UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:counter_load_not\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \MIDI1_UART:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:pollcount_0\ : SIGNAL IS "U(0,3,B)1";
    SIGNAL \MIDI1_UART:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:pollcount_1\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \MIDI1_UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \MIDI1_UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_0\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_1\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_2\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_3\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_4\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_5\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_count_6\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_counter_load\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \MIDI1_UART:BUART:rx_fifofull\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \MIDI1_UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_last\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \MIDI1_UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_load_fifo\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \MIDI1_UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_postpoll\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \MIDI1_UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_state_0\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \MIDI1_UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_state_2\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \MIDI1_UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_state_3\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \MIDI1_UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \MIDI1_UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_status_3\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \MIDI1_UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_status_4\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \MIDI1_UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:rx_status_5\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \MIDI1_UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_bitclk\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \MIDI1_UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \MIDI1_UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_shift_out\ : bit;
    SIGNAL \MIDI1_UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_state_0\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \MIDI1_UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_state_1\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \MIDI1_UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_state_2\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \MIDI1_UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_status_0\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \MIDI1_UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \MIDI1_UART:BUART:tx_status_2\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \MIDI1_UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \MIDI1_UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \MIDI1_UART:Net_9\ : SIGNAL IS true;
    SIGNAL \MIDI1_UART:Net_9_local\ : bit;
    SIGNAL \Noise_Clk_Div:Net_42\ : bit;
    SIGNAL \Noise_Clk_Div:Net_47\ : bit;
    SIGNAL \Tri_Divider:Net_42\ : bit;
    SIGNAL \Tri_Divider:Net_47\ : bit;
    SIGNAL \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\ : bit;
    ATTRIBUTE placement_force OF \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\ : SIGNAL IS "U(1,0,A)1";
    ATTRIBUTE soft OF \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\ : SIGNAL IS 1;
    SIGNAL \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\ : bit;
    ATTRIBUTE placement_force OF \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\ : SIGNAL IS "U(1,0,B)0";
    ATTRIBUTE soft OF \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\ : SIGNAL IS 1;
    SIGNAL \Triangle_Gen_1:mode\ : bit;
    ATTRIBUTE placement_force OF \Triangle_Gen_1:mode\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \\\USBMIDI_1:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBMIDI_1:Dp(0)\\__PA\ : bit;
    SIGNAL \USBMIDI_1:Net_1010\ : bit;
    SIGNAL \USBMIDI_1:Net_1876\ : bit;
    SIGNAL \USBMIDI_1:Net_1889\ : bit;
    SIGNAL \USBMIDI_1:Net_95\ : bit;
    SIGNAL \USBMIDI_1:dma_request_0\ : bit;
    SIGNAL \USBMIDI_1:dma_request_1\ : bit;
    SIGNAL \USBMIDI_1:dma_request_2\ : bit;
    SIGNAL \USBMIDI_1:dma_request_3\ : bit;
    SIGNAL \USBMIDI_1:dma_request_4\ : bit;
    SIGNAL \USBMIDI_1:dma_request_5\ : bit;
    SIGNAL \USBMIDI_1:dma_request_6\ : bit;
    SIGNAL \USBMIDI_1:dma_request_7\ : bit;
    SIGNAL \USBMIDI_1:dma_terminate\ : bit;
    SIGNAL \USBMIDI_1:ep_int_0\ : bit;
    SIGNAL \USBMIDI_1:ep_int_1\ : bit;
    SIGNAL \USBMIDI_1:ep_int_2\ : bit;
    SIGNAL \USBMIDI_1:ep_int_3\ : bit;
    SIGNAL \USBMIDI_1:ep_int_4\ : bit;
    SIGNAL \USBMIDI_1:ep_int_5\ : bit;
    SIGNAL \USBMIDI_1:ep_int_6\ : bit;
    SIGNAL \USBMIDI_1:ep_int_7\ : bit;
    SIGNAL \USBMIDI_1:ep_int_8\ : bit;
    SIGNAL \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \clock_divider_2:buffer_after\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:buffer_after\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \clock_divider_2:buffer_before\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:buffer_before\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \clock_divider_2:counter_0\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_0\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \clock_divider_2:counter_10\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_10\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \clock_divider_2:counter_10_split\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_10_split\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \clock_divider_2:counter_10_split_1\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_10_split_1\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \clock_divider_2:counter_1\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_1\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \clock_divider_2:counter_2\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_2\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \clock_divider_2:counter_3\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_3\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \clock_divider_2:counter_4\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_4\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \clock_divider_2:counter_5\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_5\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \clock_divider_2:counter_6\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_6\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \clock_divider_2:counter_7\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_7\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \clock_divider_2:counter_8\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_8\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \clock_divider_2:counter_8_split\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_8_split\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \clock_divider_2:counter_8_split_1\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_8_split_1\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \clock_divider_2:counter_9\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_9\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \clock_divider_2:counter_9_split\ : bit;
    ATTRIBUTE placement_force OF \clock_divider_2:counter_9_split\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \rectangle_generator:bSR:control_1\ : bit;
    SIGNAL \rectangle_generator:bSR:control_2\ : bit;
    SIGNAL \rectangle_generator:bSR:control_3\ : bit;
    SIGNAL \rectangle_generator:bSR:control_4\ : bit;
    SIGNAL \rectangle_generator:bSR:control_5\ : bit;
    SIGNAL \rectangle_generator:bSR:control_6\ : bit;
    SIGNAL \rectangle_generator:bSR:control_7\ : bit;
    SIGNAL \rectangle_generator:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \rectangle_generator:bSR:status_3\ : bit;
    SIGNAL \rectangle_generator:bSR:status_4\ : bit;
    SIGNAL \rectangle_generator:bSR:status_5\ : bit;
    SIGNAL \rectangle_generator:bSR:status_6\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE placement_force OF __ZERO__ : SIGNAL IS "U(1,1,A)3";
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL audio_out_4 : bit;
    ATTRIBUTE placement_force OF audio_out_4 : SIGNAL IS "U(3,5,A)2";
    SIGNAL audio_out_5 : bit;
    ATTRIBUTE placement_force OF audio_out_5 : SIGNAL IS "U(3,5,A)1";
    SIGNAL audio_out_6 : bit;
    ATTRIBUTE placement_force OF audio_out_6 : SIGNAL IS "U(2,5,A)3";
    SIGNAL audio_out_7 : bit;
    ATTRIBUTE placement_force OF audio_out_7 : SIGNAL IS "U(2,5,A)0";
    SIGNAL duration_0 : bit;
    SIGNAL duration_1 : bit;
    SIGNAL duration_2 : bit;
    SIGNAL duration_3 : bit;
    SIGNAL duration_4 : bit;
    SIGNAL duration_5 : bit;
    SIGNAL duration_6 : bit;
    SIGNAL oData_0 : bit;
    SIGNAL oData_1 : bit;
    SIGNAL oData_2 : bit;
    SIGNAL oData_3 : bit;
    SIGNAL oData_4 : bit;
    SIGNAL oData_5 : bit;
    SIGNAL oData_6 : bit;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL period_0 : bit;
    SIGNAL period_1 : bit;
    SIGNAL period_10 : bit;
    SIGNAL period_2 : bit;
    SIGNAL period_3 : bit;
    SIGNAL period_4 : bit;
    SIGNAL period_5 : bit;
    SIGNAL period_6 : bit;
    SIGNAL period_7 : bit;
    SIGNAL period_8 : bit;
    SIGNAL period_9 : bit;
    SIGNAL period_shift_0 : bit;
    ATTRIBUTE placement_force OF period_shift_0 : SIGNAL IS "U(2,0,A)0";
    SIGNAL period_shift_1 : bit;
    ATTRIBUTE placement_force OF period_shift_1 : SIGNAL IS "U(2,0,A)1";
    SIGNAL period_shift_2 : bit;
    ATTRIBUTE placement_force OF period_shift_2 : SIGNAL IS "U(3,0,A)0";
    SIGNAL period_shift_3 : bit;
    ATTRIBUTE placement_force OF period_shift_3 : SIGNAL IS "U(3,0,A)1";
    SIGNAL period_shift_4 : bit;
    ATTRIBUTE placement_force OF period_shift_4 : SIGNAL IS "U(3,0,B)1";
    SIGNAL period_shift_5 : bit;
    ATTRIBUTE placement_force OF period_shift_5 : SIGNAL IS "U(2,0,B)2";
    SIGNAL period_shift_6 : bit;
    ATTRIBUTE placement_force OF period_shift_6 : SIGNAL IS "U(2,0,B)1";
    SIGNAL period_shift_7 : bit;
    ATTRIBUTE placement_force OF period_shift_7 : SIGNAL IS "U(2,1,B)3";
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_0__sig\ : bit;
    SIGNAL \LFSR:sC16:PRSdp:u0.ce0__sig\ : bit;
    SIGNAL \LFSR:sC16:PRSdp:u0.cl0__sig\ : bit;
    SIGNAL \LFSR:sC16:PRSdp:u0.z0__sig\ : bit;
    SIGNAL \LFSR:sC16:PRSdp:u0.ff0__sig\ : bit;
    SIGNAL \LFSR:sC16:PRSdp:u0.ce1__sig\ : bit;
    SIGNAL \LFSR:sC16:PRSdp:u0.cl1__sig\ : bit;
    SIGNAL \LFSR:sC16:PRSdp:u0.z1__sig\ : bit;
    SIGNAL \LFSR:sC16:PRSdp:u0.ff1__sig\ : bit;
    SIGNAL \LFSR:sC16:PRSdp:u0.co_msb__sig\ : bit;
    SIGNAL \LFSR:sC16:PRSdp:u0.sol_msb__sig\ : bit;
    SIGNAL \LFSR:sC16:PRSdp:u0.cfbo__sig\ : bit;
    SIGNAL \LFSR:sC16:PRSdp:u1.sor__sig\ : bit;
    SIGNAL \LFSR:sC16:PRSdp:u1.cmsbo__sig\ : bit;
    SIGNAL \rectangle_generator:bSR:sC16:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \rectangle_generator:bSR:sC16:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \rectangle_generator:bSR:sC16:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \rectangle_generator:bSR:sC16:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \rectangle_generator:bSR:sC16:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \rectangle_generator:bSR:sC16:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \rectangle_generator:bSR:sC16:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \rectangle_generator:bSR:sC16:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \rectangle_generator:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \rectangle_generator:bSR:sC16:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \rectangle_generator:bSR:sC16:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \rectangle_generator:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \clock_divider_2:counter_10_split_1\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \clock_divider_2:counter_10_split_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Pin_1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Pin_1(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF Noise_Out(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Noise_Out(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF Pin_6(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Pin_6(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF MIDI_IN1(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF MIDI_IN1(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF MIDI_OUT1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF MIDI_OUT1(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF \USBMIDI_1:Dm(0)\ : LABEL IS "iocell6";
    ATTRIBUTE Location OF \USBMIDI_1:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBMIDI_1:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBMIDI_1:Dp(0)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \USBMIDI_1:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF Pin_3(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Pin_3(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF Pin_2(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Pin_2(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF \LFSR:enable_final\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \LFSR:enable_final\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Length_Counter:CounterUDB:status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \Length_Counter:CounterUDB:status_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Length_Counter:CounterUDB:underflow_status\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \Length_Counter:CounterUDB:underflow_status\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Length_Counter:CounterUDB:count_enable\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \Length_Counter:CounterUDB:count_enable\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Length_Counter_1:CounterUDB:status_0\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \Length_Counter_1:CounterUDB:status_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Length_Counter_1:CounterUDB:underflow_status\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \Length_Counter_1:CounterUDB:underflow_status\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Length_Counter_1:CounterUDB:count_enable\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \Length_Counter_1:CounterUDB:count_enable\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF audio_out_7 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF audio_out_7 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF audio_out_6 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF audio_out_6 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF audio_out_5 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF audio_out_5 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF audio_out_4 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF audio_out_4 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Linear_Counter_1:MODULE_5:g2:a0:gta_0\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \Linear_Counter_1:MODULE_5:g2:a0:gta_0\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:counter_load_not\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:counter_load_not\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_status_0\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_status_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_status_2\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_status_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_counter_load\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_counter_load\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_postpoll\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_postpoll\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_status_4\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_status_4\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_status_5\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_status_5\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_525 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_525 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_8_split_1\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \clock_divider_2:counter_8_split_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF period_shift_7 : LABEL IS "macrocell26";
    ATTRIBUTE Location OF period_shift_7 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF period_shift_6 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF period_shift_6 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF period_shift_5 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF period_shift_5 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF period_shift_4 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF period_shift_4 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF period_shift_3 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF period_shift_3 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF period_shift_2 : LABEL IS "macrocell31";
    ATTRIBUTE Location OF period_shift_2 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF period_shift_1 : LABEL IS "macrocell32";
    ATTRIBUTE Location OF period_shift_1 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF period_shift_0 : LABEL IS "macrocell33";
    ATTRIBUTE Location OF period_shift_0 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_8_split\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \clock_divider_2:counter_8_split\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \LFSR:ClkSp:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \LFSR:ClkSp:CtrlReg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF __ZERO__ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF __ZERO__ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \LFSR:sC16:PRSdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \LFSR:sC16:PRSdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \LFSR:sC16:PRSdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \LFSR:sC16:PRSdp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Length_Counter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Length_Counter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Length_Counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Length_Counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Length_Counter:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Length_Counter:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Length_Counter_1:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Length_Counter_1:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Length_Counter_1:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Length_Counter_1:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Length_Counter_1:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Length_Counter_1:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF \volume_generator:Counter7\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF \Tri_Divider:CounterHW\ : LABEL IS "F(Timer,2)";
    ATTRIBUTE Location OF \Noise_Clk_Div:CounterHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF \Counter_1:CounterHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF \Noise_Vol_Clk_Div:Counter7\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF \VDAC8_Noise:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE Location OF \Count7_1:Counter7\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Control_Reg_1:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Control_Reg_1:Sync:ctrl_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF \MIDI1_UART:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \MIDI1_UART:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sTX:TxSts\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:sRX:RxSts\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \USBMIDI_1:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBMIDI_1:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBMIDI_1:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \USBMIDI_1:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \USBMIDI_1:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBMIDI_1:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBMIDI_1:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBMIDI_1:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE Location OF \Count7_2:Counter7\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Control_Reg_2:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Control_Reg_2:Sync:ctrl_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Control_Reg_3:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Control_Reg_3:Sync:ctrl_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Control_Reg_4:Sync:ctrl_reg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \Control_Reg_4:Sync:ctrl_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Status_Reg_1:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \Status_Reg_1:sts:sts_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \rectangle_generator:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \rectangle_generator:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \rectangle_generator:bSR:StsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \rectangle_generator:bSR:StsReg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \rectangle_generator:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \rectangle_generator:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \rectangle_generator:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \rectangle_generator:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Length_Counter:CounterUDB:disable_run_i\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \Length_Counter:CounterUDB:disable_run_i\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Length_Counter:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \Length_Counter:CounterUDB:underflow_reg_i\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_525_split : LABEL IS "macrocell38";
    ATTRIBUTE Location OF Net_525_split : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Length_Counter:CounterUDB:prevCompare\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \Length_Counter:CounterUDB:prevCompare\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Length_Counter:CounterUDB:count_stored_i\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \Length_Counter:CounterUDB:count_stored_i\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Length_Counter_1:CounterUDB:disable_run_i\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \Length_Counter_1:CounterUDB:disable_run_i\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Length_Counter_1:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \Length_Counter_1:CounterUDB:underflow_reg_i\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Length_Counter_1:CounterUDB:prevCompare\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \Length_Counter_1:CounterUDB:prevCompare\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_10_split\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \clock_divider_2:counter_10_split\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Tri_Data_3 : LABEL IS "macrocell45";
    ATTRIBUTE Location OF Tri_Data_3 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Tri_Data_2 : LABEL IS "macrocell46";
    ATTRIBUTE Location OF Tri_Data_2 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Tri_Data_1 : LABEL IS "macrocell47";
    ATTRIBUTE Location OF Tri_Data_1 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Tri_Data_0 : LABEL IS "macrocell48";
    ATTRIBUTE Location OF Tri_Data_0 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Triangle_Gen_1:mode\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \Triangle_Gen_1:mode\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Linear_Counter_1:counter_6\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \Linear_Counter_1:counter_6\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Linear_Counter_1:halt_flag\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \Linear_Counter_1:halt_flag\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Linear_Counter_1:counter_5\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \Linear_Counter_1:counter_5\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Linear_Counter_1:counter_4\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \Linear_Counter_1:counter_4\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Linear_Counter_1:counter_3\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \Linear_Counter_1:counter_3\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Linear_Counter_1:counter_2\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \Linear_Counter_1:counter_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Linear_Counter_1:counter_1\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \Linear_Counter_1:counter_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Linear_Counter_1:counter_0\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \Linear_Counter_1:counter_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_367 : LABEL IS "macrocell58";
    ATTRIBUTE Location OF Net_367 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_state_1\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_state_1\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_state_0\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_state_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_state_2\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_state_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_bitclk\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_bitclk\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_state_0\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_state_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_load_fifo\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_load_fifo\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_state_3\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_state_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_state_2\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_state_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_bitclk_enable\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:pollcount_1\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:pollcount_1\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:pollcount_0\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:pollcount_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_9_split\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \clock_divider_2:counter_9_split\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_status_3\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_status_3\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \MIDI1_UART:BUART:rx_last\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \MIDI1_UART:BUART:rx_last\ : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF MIDI_IN1(0)_SYNC : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_10\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \clock_divider_2:counter_10\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_9\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \clock_divider_2:counter_9\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_8\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \clock_divider_2:counter_8\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_7\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \clock_divider_2:counter_7\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_6\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \clock_divider_2:counter_6\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_5\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \clock_divider_2:counter_5\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_4\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \clock_divider_2:counter_4\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_3\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \clock_divider_2:counter_3\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_2\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \clock_divider_2:counter_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_1\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \clock_divider_2:counter_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \clock_divider_2:counter_0\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \clock_divider_2:counter_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \clock_divider_2:buffer_before\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \clock_divider_2:buffer_before\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \clock_divider_2:buffer_after\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \clock_divider_2:buffer_after\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF Net_525__SYNC : LABEL IS "U(3,4)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    \clock_divider_2:counter_10_split_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1) + (!main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9) + (!main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_10_split_1\,
            main_0 => \clock_divider_2:counter_9\,
            main_1 => \clock_divider_2:counter_8\,
            main_2 => \clock_divider_2:counter_7\,
            main_3 => \clock_divider_2:counter_6\,
            main_4 => \clock_divider_2:counter_5\,
            main_5 => \clock_divider_2:counter_4\,
            main_6 => \clock_divider_2:counter_3\,
            main_7 => \clock_divider_2:counter_2\,
            main_8 => \clock_divider_2:counter_1\,
            main_9 => \clock_divider_2:counter_0\,
            main_10 => \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Clock179,
            dclk_0 => Clock179_local,
            dclk_glb_1 => DAC_Clock,
            dclk_1 => DAC_Clock_local,
            dclk_glb_2 => \MIDI1_UART:Net_9\,
            dclk_2 => \MIDI1_UART:Net_9_local\,
            dclk_glb_ff_0 => \ClockBlock.dclk_glb_ff_0__sig\);

    Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_1(0)__PA,
            oe => open,
            fb => Length_Clk,
            pad_in => Pin_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Noise_Out:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Noise_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Noise_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Noise_Out(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_6:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "fdb3550c-04c2-49b3-aa69-6fce14562892",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_6(0)__PA,
            oe => open,
            fb => Net_205,
            pad_in => Pin_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MIDI_IN1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    MIDI_IN1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MIDI_IN1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MIDI_IN1(0)__PA,
            oe => open,
            fb => Net_360,
            pad_in => MIDI_IN1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MIDI_OUT1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MIDI_OUT1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MIDI_OUT1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MIDI_OUT1(0)__PA,
            oe => open,
            pin_input => Net_367,
            pad_out => MIDI_OUT1(0)_PAD,
            pad_in => MIDI_OUT1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBMIDI_1:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0d776c25-0fda-4bff-af2b-9962432af301/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBMIDI_1:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBMIDI_1:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBMIDI_1:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBMIDI_1:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0d776c25-0fda-4bff-af2b-9962432af301/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBMIDI_1:Net_1010\,
            in_clock => open);

    \USBMIDI_1:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBMIDI_1:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBMIDI_1:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3d933fdb-027f-4b11-b406-8fc17f87275d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_3(0)__PA,
            oe => open,
            pin_input => Net_449,
            pad_out => Pin_3(0)_PAD,
            pad_in => Pin_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_2(0)__PA,
            oe => open,
            pin_input => Net_529,
            pad_out => Pin_2(0)_PAD,
            pad_in => Pin_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LFSR:enable_final\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LFSR:enable_final\,
            main_0 => \LFSR:control_0\,
            main_1 => Net_1);

    \Length_Counter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Length_Counter:CounterUDB:status_0\,
            main_0 => \Length_Counter:CounterUDB:cmp_less\,
            main_1 => \Length_Counter:CounterUDB:cmp_equal\,
            main_2 => \Length_Counter:CounterUDB:prevCompare\);

    \Length_Counter:CounterUDB:underflow_status\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Length_Counter:CounterUDB:underflow_status\,
            main_0 => \Length_Counter:CounterUDB:reload\,
            main_1 => \Length_Counter:CounterUDB:underflow_reg_i\);

    \Length_Counter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Length_Counter:CounterUDB:count_enable\,
            main_0 => \Length_Counter:CounterUDB:control_7\,
            main_1 => \Length_Counter:CounterUDB:disable_run_i\,
            main_2 => \Length_Counter:CounterUDB:count_stored_i\,
            main_3 => Length_Clk);

    \Length_Counter_1:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Length_Counter_1:CounterUDB:status_0\,
            main_0 => \Length_Counter_1:CounterUDB:cmp_less\,
            main_1 => \Length_Counter_1:CounterUDB:cmp_equal\,
            main_2 => \Length_Counter_1:CounterUDB:prevCompare\);

    \Length_Counter_1:CounterUDB:underflow_status\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Length_Counter_1:CounterUDB:underflow_status\,
            main_0 => \Length_Counter_1:CounterUDB:reload\,
            main_1 => \Length_Counter_1:CounterUDB:underflow_reg_i\);

    \Length_Counter_1:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Length_Counter_1:CounterUDB:count_enable\,
            main_0 => \Length_Counter:CounterUDB:count_stored_i\,
            main_1 => Length_Clk,
            main_2 => \Length_Counter_1:CounterUDB:control_7\,
            main_3 => \Length_Counter_1:CounterUDB:disable_run_i\);

    audio_out_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => audio_out_7,
            main_0 => Net_62,
            main_1 => \Length_Counter:CounterUDB:underflow_reg_i\,
            main_2 => oData_3);

    audio_out_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => audio_out_6,
            main_0 => Net_62,
            main_1 => \Length_Counter:CounterUDB:underflow_reg_i\,
            main_2 => oData_2);

    audio_out_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => audio_out_5,
            main_0 => Net_62,
            main_1 => \Length_Counter:CounterUDB:underflow_reg_i\,
            main_2 => oData_1);

    audio_out_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => audio_out_4,
            main_0 => Net_62,
            main_1 => \Length_Counter:CounterUDB:underflow_reg_i\,
            main_2 => oData_0);

    \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\,
            main_0 => Tri_Data_3,
            main_1 => Tri_Data_2,
            main_2 => Tri_Data_1,
            main_3 => Tri_Data_0);

    \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\,
            main_0 => Tri_Data_3,
            main_1 => Tri_Data_2,
            main_2 => Tri_Data_1,
            main_3 => Tri_Data_0);

    \Linear_Counter_1:MODULE_5:g2:a0:gta_0\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Linear_Counter_1:MODULE_5:g2:a0:gta_0\,
            main_0 => \Linear_Counter_1:counter_6\,
            main_1 => \Linear_Counter_1:counter_5\,
            main_2 => \Linear_Counter_1:counter_4\,
            main_3 => \Linear_Counter_1:counter_3\,
            main_4 => \Linear_Counter_1:counter_2\,
            main_5 => \Linear_Counter_1:counter_1\,
            main_6 => \Linear_Counter_1:counter_0\);

    \MIDI1_UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:counter_load_not\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\);

    \MIDI1_UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_status_0\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_fifo_empty\,
            main_4 => \MIDI1_UART:BUART:tx_state_2\);

    \MIDI1_UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_status_2\,
            main_0 => \MIDI1_UART:BUART:tx_fifo_notfull\);

    \MIDI1_UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_counter_load\,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_state_3\,
            main_3 => \MIDI1_UART:BUART:rx_state_2\);

    \MIDI1_UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_postpoll\,
            main_0 => \MIDI1_UART:BUART:pollcount_1\,
            main_1 => \MIDI1_UART:BUART:pollcount_0\,
            main_2 => Net_360_SYNCOUT);

    \MIDI1_UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_status_4\,
            main_0 => \MIDI1_UART:BUART:rx_load_fifo\,
            main_1 => \MIDI1_UART:BUART:rx_fifofull\);

    \MIDI1_UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_status_5\,
            main_0 => \MIDI1_UART:BUART:rx_fifonotempty\,
            main_1 => \MIDI1_UART:BUART:rx_state_stop1_reg\);

    Net_525:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_525,
            main_0 => \clock_divider_2:buffer_before\,
            main_1 => \clock_divider_2:buffer_after\,
            main_2 => Clock179_local,
            main_3 => Net_525_split);

    \clock_divider_2:counter_8_split_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8) + (!main_9)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_8_split_1\,
            main_0 => \clock_divider_2:counter_8\,
            main_1 => \clock_divider_2:counter_7\,
            main_2 => \clock_divider_2:counter_6\,
            main_3 => \clock_divider_2:counter_5\,
            main_4 => \clock_divider_2:counter_4\,
            main_5 => \clock_divider_2:counter_3\,
            main_6 => \clock_divider_2:counter_2\,
            main_7 => \clock_divider_2:counter_1\,
            main_8 => \clock_divider_2:counter_0\,
            main_9 => \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => \clock_divider_2:counter_7\,
            main_1 => \clock_divider_2:counter_6\,
            main_2 => \clock_divider_2:counter_5\,
            main_3 => \clock_divider_2:counter_4\,
            main_4 => \clock_divider_2:counter_3\,
            main_5 => \clock_divider_2:counter_2\,
            main_6 => \clock_divider_2:counter_1\,
            main_7 => \clock_divider_2:counter_0\);

    period_shift_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_4 * main_5 * main_6) + (main_1 * !main_4 * main_5 * !main_6) + (main_2 * !main_4 * !main_5 * main_6) + (main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => period_shift_7,
            main_0 => period_10,
            main_1 => period_9,
            main_2 => period_8,
            main_3 => period_7,
            main_4 => Net_571_2,
            main_5 => Net_571_1,
            main_6 => Net_571_0);

    period_shift_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_4 * main_5 * main_6) + (main_1 * !main_4 * main_5 * !main_6) + (main_2 * !main_4 * !main_5 * main_6) + (main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => period_shift_6,
            main_0 => period_9,
            main_1 => period_8,
            main_2 => period_7,
            main_3 => period_6,
            main_4 => Net_571_2,
            main_5 => Net_571_1,
            main_6 => Net_571_0);

    period_shift_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_4 * main_5 * main_6) + (main_1 * !main_4 * main_5 * !main_6) + (main_2 * !main_4 * !main_5 * main_6) + (main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => period_shift_5,
            main_0 => period_8,
            main_1 => period_7,
            main_2 => period_6,
            main_3 => period_5,
            main_4 => Net_571_2,
            main_5 => Net_571_1,
            main_6 => Net_571_0);

    period_shift_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_4 * main_5 * main_6) + (main_1 * !main_4 * main_5 * !main_6) + (main_2 * !main_4 * !main_5 * main_6) + (main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => period_shift_4,
            main_0 => period_7,
            main_1 => period_6,
            main_2 => period_5,
            main_3 => period_4,
            main_4 => Net_571_2,
            main_5 => Net_571_1,
            main_6 => Net_571_0);

    period_shift_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_4 * main_5 * main_6) + (main_1 * !main_4 * main_5 * !main_6) + (main_2 * !main_4 * !main_5 * main_6) + (main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => period_shift_3,
            main_0 => period_6,
            main_1 => period_5,
            main_2 => period_4,
            main_3 => period_3,
            main_4 => Net_571_2,
            main_5 => Net_571_1,
            main_6 => Net_571_0);

    period_shift_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_4 * main_5 * main_6) + (main_1 * !main_4 * main_5 * !main_6) + (main_2 * !main_4 * !main_5 * main_6) + (main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => period_shift_2,
            main_0 => period_5,
            main_1 => period_4,
            main_2 => period_3,
            main_3 => period_2,
            main_4 => Net_571_2,
            main_5 => Net_571_1,
            main_6 => Net_571_0);

    period_shift_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_4 * main_5 * main_6) + (main_1 * !main_4 * main_5 * !main_6) + (main_2 * !main_4 * !main_5 * main_6) + (main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => period_shift_1,
            main_0 => period_4,
            main_1 => period_3,
            main_2 => period_2,
            main_3 => period_1,
            main_4 => Net_571_2,
            main_5 => Net_571_1,
            main_6 => Net_571_0);

    period_shift_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_4 * main_5 * main_6) + (main_1 * !main_4 * main_5 * !main_6) + (main_2 * !main_4 * !main_5 * main_6) + (main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => period_shift_0,
            main_0 => period_3,
            main_1 => period_2,
            main_2 => period_1,
            main_3 => period_0,
            main_4 => Net_571_2,
            main_5 => Net_571_1,
            main_6 => Net_571_0);

    \clock_divider_2:counter_8_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_8_split\,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:counter_7\,
            main_4 => \clock_divider_2:counter_6\,
            main_5 => \clock_divider_2:counter_5\,
            main_6 => \clock_divider_2:counter_4\,
            main_7 => \clock_divider_2:counter_3\,
            main_8 => \clock_divider_2:counter_2\,
            main_9 => \clock_divider_2:counter_1\,
            main_10 => \clock_divider_2:counter_0\,
            main_11 => period_8);

    \LFSR:ClkSp:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000110",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clock179,
            control_7 => \LFSR:control_7\,
            control_6 => \LFSR:control_6\,
            control_5 => \LFSR:control_5\,
            control_4 => \LFSR:control_4\,
            control_3 => \LFSR:control_3\,
            control_2 => \LFSR:control_2\,
            control_1 => \LFSR:control_1\,
            control_0 => \LFSR:control_0\,
            busclk => ClockBlock_BUS_CLK);

    __ZERO__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ZERO__);

    \LFSR:sC16:PRSdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Clock179,
            cs_addr_0 => \LFSR:enable_final\,
            clk_en => \LFSR:enable_final\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \LFSR:sC16:PRSdp:u0.ce0__sig\,
            cl0 => \LFSR:sC16:PRSdp:u0.cl0__sig\,
            z0 => \LFSR:sC16:PRSdp:u0.z0__sig\,
            ff0 => \LFSR:sC16:PRSdp:u0.ff0__sig\,
            ce1 => \LFSR:sC16:PRSdp:u0.ce1__sig\,
            cl1 => \LFSR:sC16:PRSdp:u0.cl1__sig\,
            z1 => \LFSR:sC16:PRSdp:u0.z1__sig\,
            ff1 => \LFSR:sC16:PRSdp:u0.ff1__sig\,
            co_msb => \LFSR:sC16:PRSdp:u0.co_msb__sig\,
            sol_msb => \LFSR:sC16:PRSdp:u0.sol_msb__sig\,
            cfbo => \LFSR:sC16:PRSdp:u0.cfbo__sig\,
            sil => \LFSR:sC16:PRSdp:u1.sor__sig\,
            cmsbi => \LFSR:sC16:PRSdp:u1.cmsbo__sig\);

    \LFSR:sC16:PRSdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000110101000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Clock179,
            cs_addr_0 => \LFSR:enable_final\,
            cmsb_comb => Net_62,
            busclk => ClockBlock_BUS_CLK,
            clk_en => \LFSR:enable_final\,
            ce0i => \LFSR:sC16:PRSdp:u0.ce0__sig\,
            cl0i => \LFSR:sC16:PRSdp:u0.cl0__sig\,
            z0i => \LFSR:sC16:PRSdp:u0.z0__sig\,
            ff0i => \LFSR:sC16:PRSdp:u0.ff0__sig\,
            ce1i => \LFSR:sC16:PRSdp:u0.ce1__sig\,
            cl1i => \LFSR:sC16:PRSdp:u0.cl1__sig\,
            z1i => \LFSR:sC16:PRSdp:u0.z1__sig\,
            ff1i => \LFSR:sC16:PRSdp:u0.ff1__sig\,
            ci => \LFSR:sC16:PRSdp:u0.co_msb__sig\,
            sir => \LFSR:sC16:PRSdp:u0.sol_msb__sig\,
            cfbi => \LFSR:sC16:PRSdp:u0.cfbo__sig\,
            sor => \LFSR:sC16:PRSdp:u1.sor__sig\,
            cmsbo => \LFSR:sC16:PRSdp:u1.cmsbo__sig\);

    \Length_Counter:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clock179,
            control_7 => \Length_Counter:CounterUDB:control_7\,
            control_6 => \Length_Counter:CounterUDB:control_6\,
            control_5 => \Length_Counter:CounterUDB:control_5\,
            control_4 => \Length_Counter:CounterUDB:control_4\,
            control_3 => \Length_Counter:CounterUDB:control_3\,
            control_2 => \Length_Counter:CounterUDB:control_2\,
            control_1 => \Length_Counter:CounterUDB:control_1\,
            control_0 => \Length_Counter:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Length_Counter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clock179,
            status_6 => \Length_Counter:CounterUDB:status_6\,
            status_5 => \Length_Counter:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Length_Counter:CounterUDB:underflow_status\,
            status_2 => open,
            status_1 => \Length_Counter:CounterUDB:reload\,
            status_0 => \Length_Counter:CounterUDB:status_0\);

    \Length_Counter:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clock179,
            cs_addr_1 => \Length_Counter:CounterUDB:count_enable\,
            cs_addr_0 => \Length_Counter:CounterUDB:reload\,
            z0_comb => \Length_Counter:CounterUDB:reload\,
            ce1_comb => \Length_Counter:CounterUDB:cmp_equal\,
            cl1_comb => \Length_Counter:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \Length_Counter:CounterUDB:status_6\,
            f0_blk_stat_comb => \Length_Counter:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \Length_Counter_1:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clock179,
            control_7 => \Length_Counter_1:CounterUDB:control_7\,
            control_6 => \Length_Counter_1:CounterUDB:control_6\,
            control_5 => \Length_Counter_1:CounterUDB:control_5\,
            control_4 => \Length_Counter_1:CounterUDB:control_4\,
            control_3 => \Length_Counter_1:CounterUDB:control_3\,
            control_2 => \Length_Counter_1:CounterUDB:control_2\,
            control_1 => \Length_Counter_1:CounterUDB:control_1\,
            control_0 => \Length_Counter_1:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Length_Counter_1:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clock179,
            status_6 => \Length_Counter_1:CounterUDB:status_6\,
            status_5 => \Length_Counter_1:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Length_Counter_1:CounterUDB:underflow_status\,
            status_2 => open,
            status_1 => \Length_Counter_1:CounterUDB:reload\,
            status_0 => \Length_Counter_1:CounterUDB:status_0\);

    \Length_Counter_1:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clock179,
            cs_addr_1 => \Length_Counter_1:CounterUDB:count_enable\,
            cs_addr_0 => \Length_Counter_1:CounterUDB:reload\,
            z0_comb => \Length_Counter_1:CounterUDB:reload\,
            ce1_comb => \Length_Counter_1:CounterUDB:cmp_equal\,
            cl1_comb => \Length_Counter_1:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \Length_Counter_1:CounterUDB:status_6\,
            f0_blk_stat_comb => \Length_Counter_1:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \volume_generator:Counter7\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clock179,
            load => open,
            enable => Net_243,
            count_6 => oData_6,
            count_5 => oData_5,
            count_4 => oData_4,
            count_3 => oData_3,
            count_2 => oData_2,
            count_1 => oData_1,
            count_0 => oData_0,
            tc => Net_168);

    \Tri_Divider:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => Net_262,
            cmp => \Tri_Divider:Net_47\,
            irq => \Tri_Divider:Net_42\);

    \Noise_Clk_Div:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => Net_1,
            cmp => \Noise_Clk_Div:Net_47\,
            irq => \Noise_Clk_Div:Net_42\);

    \Counter_1:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => Net_386,
            cmp => \Counter_1:Net_47\,
            irq => \Counter_1:Net_42\);

    \Noise_Vol_Clk_Div:Counter7\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clock179,
            load => open,
            enable => Net_205,
            count_6 => Net_177_6,
            count_5 => Net_177_5,
            count_4 => Net_177_4,
            count_3 => Net_177_3,
            count_2 => Net_177_2,
            count_1 => Net_177_1,
            count_0 => Net_177_0,
            tc => Net_243);

    \VDAC8_Noise:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 1)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open,
            data_7 => audio_out_7,
            data_6 => audio_out_6,
            data_5 => audio_out_5,
            data_4 => audio_out_4,
            data_3 => open,
            data_2 => open,
            data_1 => open,
            data_0 => open,
            strobe_udb => DAC_Clock_local);

    \Count7_1:Counter7\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clock179,
            load => open,
            enable => Net_386,
            count_6 => Net_390_6,
            count_5 => Net_390_5,
            count_4 => Net_390_4,
            count_3 => Net_390_3,
            count_2 => Net_390_2,
            count_1 => Net_390_1,
            count_0 => Net_390_0,
            tc => Net_391);

    \Control_Reg_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_329,
            control_6 => duration_6,
            control_5 => duration_5,
            control_4 => duration_4,
            control_3 => duration_3,
            control_2 => duration_2,
            control_1 => duration_1,
            control_0 => duration_0,
            busclk => ClockBlock_BUS_CLK);

    \MIDI1_UART:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_361,
            clock => ClockBlock_BUS_CLK);

    \MIDI1_UART:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_362,
            clock => ClockBlock_BUS_CLK);

    \MIDI1_UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \MIDI1_UART:Net_9\,
            cs_addr_2 => \MIDI1_UART:BUART:tx_state_1\,
            cs_addr_1 => \MIDI1_UART:BUART:tx_state_0\,
            cs_addr_0 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \MIDI1_UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \MIDI1_UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \MIDI1_UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \MIDI1_UART:Net_9\,
            cs_addr_0 => \MIDI1_UART:BUART:counter_load_not\,
            ce0_reg => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \MIDI1_UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \MIDI1_UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \MIDI1_UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \MIDI1_UART:BUART:tx_fifo_notfull\,
            status_2 => \MIDI1_UART:BUART:tx_status_2\,
            status_1 => \MIDI1_UART:BUART:tx_fifo_empty\,
            status_0 => \MIDI1_UART:BUART:tx_status_0\,
            interrupt => Net_361);

    \MIDI1_UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \MIDI1_UART:Net_9\,
            cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \MIDI1_UART:BUART:rx_state_0\,
            cs_addr_0 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            route_si => \MIDI1_UART:BUART:rx_postpoll\,
            f0_load => \MIDI1_UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \MIDI1_UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \MIDI1_UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \MIDI1_UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \MIDI1_UART:Net_9\,
            reset => open,
            load => \MIDI1_UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \MIDI1_UART:BUART:rx_count_6\,
            count_5 => \MIDI1_UART:BUART:rx_count_5\,
            count_4 => \MIDI1_UART:BUART:rx_count_4\,
            count_3 => \MIDI1_UART:BUART:rx_count_3\,
            count_2 => \MIDI1_UART:BUART:rx_count_2\,
            count_1 => \MIDI1_UART:BUART:rx_count_1\,
            count_0 => \MIDI1_UART:BUART:rx_count_0\,
            tc => \MIDI1_UART:BUART:rx_count7_tc\);

    \MIDI1_UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \MIDI1_UART:Net_9\,
            status_6 => open,
            status_5 => \MIDI1_UART:BUART:rx_status_5\,
            status_4 => \MIDI1_UART:BUART:rx_status_4\,
            status_3 => \MIDI1_UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_362);

    \USBMIDI_1:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBMIDI_1:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_368,
            arb_int => \USBMIDI_1:Net_1889\,
            usb_int => \USBMIDI_1:Net_1876\,
            ept_int_8 => \USBMIDI_1:ep_int_8\,
            ept_int_7 => \USBMIDI_1:ep_int_7\,
            ept_int_6 => \USBMIDI_1:ep_int_6\,
            ept_int_5 => \USBMIDI_1:ep_int_5\,
            ept_int_4 => \USBMIDI_1:ep_int_4\,
            ept_int_3 => \USBMIDI_1:ep_int_3\,
            ept_int_2 => \USBMIDI_1:ep_int_2\,
            ept_int_1 => \USBMIDI_1:ep_int_1\,
            ept_int_0 => \USBMIDI_1:ep_int_0\,
            ord_int => \USBMIDI_1:Net_95\,
            dma_req_7 => \USBMIDI_1:dma_request_7\,
            dma_req_6 => \USBMIDI_1:dma_request_6\,
            dma_req_5 => \USBMIDI_1:dma_request_5\,
            dma_req_4 => \USBMIDI_1:dma_request_4\,
            dma_req_3 => \USBMIDI_1:dma_request_3\,
            dma_req_2 => \USBMIDI_1:dma_request_2\,
            dma_req_1 => \USBMIDI_1:dma_request_1\,
            dma_req_0 => \USBMIDI_1:dma_request_0\,
            dma_termin => \USBMIDI_1:dma_terminate\);

    \USBMIDI_1:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBMIDI_1:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBMIDI_1:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBMIDI_1:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBMIDI_1:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBMIDI_1:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBMIDI_1:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_368,
            clock => ClockBlock_BUS_CLK);

    \Count7_2:Counter7\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 0,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Clock179,
            load => open,
            enable => open,
            count_6 => Net_428_6,
            count_5 => Net_428_5,
            count_4 => Net_428_4,
            count_3 => Net_428_3,
            count_2 => Net_428_2,
            count_1 => Net_428_1,
            count_0 => Net_428_0,
            tc => Net_449);

    \Control_Reg_2:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => period_7,
            control_6 => period_6,
            control_5 => period_5,
            control_4 => period_4,
            control_3 => period_3,
            control_2 => period_2,
            control_1 => period_1,
            control_0 => period_0,
            busclk => ClockBlock_BUS_CLK);

    \Control_Reg_3:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_3:control_7\,
            control_6 => \Control_Reg_3:control_6\,
            control_5 => \Control_Reg_3:control_5\,
            control_4 => \Control_Reg_3:control_4\,
            control_3 => \Control_Reg_3:control_3\,
            control_2 => period_10,
            control_1 => period_9,
            control_0 => period_8,
            busclk => ClockBlock_BUS_CLK);

    \Control_Reg_4:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_4:control_7\,
            control_6 => \Control_Reg_4:control_6\,
            control_5 => \Control_Reg_4:control_5\,
            control_4 => \Control_Reg_4:control_4\,
            control_3 => \Control_Reg_4:control_3\,
            control_2 => Net_571_2,
            control_1 => Net_571_1,
            control_0 => Net_571_0,
            busclk => ClockBlock_BUS_CLK);

    \Status_Reg_1:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => period_shift_7,
            status_6 => period_shift_6,
            status_5 => period_shift_5,
            status_4 => period_shift_4,
            status_3 => period_shift_3,
            status_2 => period_shift_2,
            status_1 => period_shift_1,
            status_0 => period_shift_0);

    \rectangle_generator:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \rectangle_generator:bSR:control_7\,
            control_6 => \rectangle_generator:bSR:control_6\,
            control_5 => \rectangle_generator:bSR:control_5\,
            control_4 => \rectangle_generator:bSR:control_4\,
            control_3 => \rectangle_generator:bSR:control_3\,
            control_2 => \rectangle_generator:bSR:control_2\,
            control_1 => \rectangle_generator:bSR:control_1\,
            control_0 => \rectangle_generator:bSR:ctrl_clk_enable\,
            clk_en => Net_525__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK);

    \rectangle_generator:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \rectangle_generator:bSR:status_6\,
            status_5 => \rectangle_generator:bSR:status_5\,
            status_4 => \rectangle_generator:bSR:status_4\,
            status_3 => \rectangle_generator:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            clk_en => Net_525__SYNC_OUT);

    \rectangle_generator:bSR:sC16:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \rectangle_generator:bSR:ctrl_clk_enable\,
            so_comb => Net_529,
            clk_en => Net_525__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0 => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0 => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0 => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1 => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1 => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1 => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1 => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            co_msb => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sil => \rectangle_generator:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbi => \rectangle_generator:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \rectangle_generator:bSR:sC16:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \rectangle_generator:bSR:ctrl_clk_enable\,
            f0_bus_stat_comb => \rectangle_generator:bSR:status_4\,
            f0_blk_stat_comb => \rectangle_generator:bSR:status_3\,
            f1_bus_stat_comb => \rectangle_generator:bSR:status_6\,
            f1_blk_stat_comb => \rectangle_generator:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_525__SYNC_OUT,
            ce0i => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0i => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0i => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0i => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1i => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1i => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1i => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1i => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            ci => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sir => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \rectangle_generator:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sor => \rectangle_generator:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbo => \rectangle_generator:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \Length_Counter:CounterUDB:disable_run_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Length_Counter:CounterUDB:disable_run_i\,
            clock_0 => Clock179,
            main_0 => \Length_Counter:CounterUDB:reload\,
            main_1 => \Length_Counter:CounterUDB:disable_run_i\,
            main_2 => \Length_Counter:CounterUDB:underflow_reg_i\);

    \Length_Counter:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Length_Counter:CounterUDB:underflow_reg_i\,
            clock_0 => Clock179,
            main_0 => \Length_Counter:CounterUDB:reload\);

    Net_525_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_525_split,
            main_0 => period_10,
            main_1 => period_9,
            main_2 => period_8,
            main_3 => period_7,
            main_4 => period_6,
            main_5 => period_5,
            main_6 => period_4,
            main_7 => period_3,
            main_8 => period_2,
            main_9 => period_1,
            main_10 => period_0,
            main_11 => Clock179_local);

    \Length_Counter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Length_Counter:CounterUDB:prevCompare\,
            clock_0 => Clock179,
            main_0 => \Length_Counter:CounterUDB:cmp_less\,
            main_1 => \Length_Counter:CounterUDB:cmp_equal\);

    \Length_Counter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Length_Counter:CounterUDB:count_stored_i\,
            clock_0 => Clock179,
            main_0 => Length_Clk);

    \Length_Counter_1:CounterUDB:disable_run_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Length_Counter_1:CounterUDB:disable_run_i\,
            clock_0 => Clock179,
            main_0 => \Length_Counter_1:CounterUDB:reload\,
            main_1 => \Length_Counter_1:CounterUDB:disable_run_i\,
            main_2 => \Length_Counter_1:CounterUDB:underflow_reg_i\);

    \Length_Counter_1:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Length_Counter_1:CounterUDB:underflow_reg_i\,
            clock_0 => Clock179,
            main_0 => \Length_Counter_1:CounterUDB:reload\);

    \Length_Counter_1:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Length_Counter_1:CounterUDB:prevCompare\,
            clock_0 => Clock179,
            main_0 => \Length_Counter_1:CounterUDB:cmp_less\,
            main_1 => \Length_Counter_1:CounterUDB:cmp_equal\);

    \clock_divider_2:counter_10_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_10_split\,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:counter_7\,
            main_4 => \clock_divider_2:counter_6\,
            main_5 => \clock_divider_2:counter_5\,
            main_6 => \clock_divider_2:counter_4\,
            main_7 => \clock_divider_2:counter_3\,
            main_8 => \clock_divider_2:counter_2\,
            main_9 => \clock_divider_2:counter_1\,
            main_10 => \clock_divider_2:counter_0\,
            main_11 => period_10);

    Tri_Data_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Tri_Data_3,
            clock_0 => Clock179,
            main_0 => Net_262,
            main_1 => Tri_Data_2,
            main_2 => Tri_Data_1,
            main_3 => Tri_Data_0,
            main_4 => \Triangle_Gen_1:mode\,
            main_5 => \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\,
            main_6 => \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\);

    Tri_Data_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_5) + (main_0 * main_1 * main_2 * !main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Tri_Data_2,
            clock_0 => Clock179,
            main_0 => Net_262,
            main_1 => Tri_Data_1,
            main_2 => Tri_Data_0,
            main_3 => \Triangle_Gen_1:mode\,
            main_4 => \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\,
            main_5 => \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\);

    Tri_Data_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_4) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Tri_Data_1,
            clock_0 => Clock179,
            main_0 => Net_262,
            main_1 => Tri_Data_0,
            main_2 => \Triangle_Gen_1:mode\,
            main_3 => \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\,
            main_4 => \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\);

    Tri_Data_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Tri_Data_0,
            clock_0 => Clock179,
            main_0 => Net_262,
            main_1 => \Triangle_Gen_1:mode\,
            main_2 => \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\,
            main_3 => \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\);

    \Triangle_Gen_1:mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2) + (main_0 * main_1 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Triangle_Gen_1:mode\,
            clock_0 => Clock179,
            main_0 => Net_262,
            main_1 => \Triangle_Gen_1:mode\,
            main_2 => \Triangle_Gen_1:MODULE_1:g2:a0:lta_0\,
            main_3 => \Triangle_Gen_1:MODULE_3:g2:a0:gta_0\);

    \Linear_Counter_1:counter_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_0 * main_1 * !main_2) + (!main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Linear_Counter_1:counter_6\,
            clock_0 => Clock179,
            main_0 => \Linear_Counter_1:counter_6\,
            main_1 => \Linear_Counter_1:halt_flag\,
            main_2 => duration_6,
            main_3 => \Linear_Counter_1:counter_5\,
            main_4 => \Linear_Counter_1:counter_4\,
            main_5 => \Linear_Counter_1:counter_3\,
            main_6 => \Linear_Counter_1:counter_2\,
            main_7 => \Linear_Counter_1:counter_1\,
            main_8 => \Linear_Counter_1:counter_0\,
            main_9 => \Linear_Counter_1:MODULE_5:g2:a0:gta_0\);

    \Linear_Counter_1:halt_flag\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Linear_Counter_1:halt_flag\,
            clock_0 => Clock179,
            main_0 => \Linear_Counter_1:halt_flag\,
            main_1 => Net_329);

    \Linear_Counter_1:counter_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Linear_Counter_1:counter_5\,
            clock_0 => Clock179,
            main_0 => \Linear_Counter_1:halt_flag\,
            main_1 => \Linear_Counter_1:counter_5\,
            main_2 => duration_5,
            main_3 => \Linear_Counter_1:counter_4\,
            main_4 => \Linear_Counter_1:counter_3\,
            main_5 => \Linear_Counter_1:counter_2\,
            main_6 => \Linear_Counter_1:counter_1\,
            main_7 => \Linear_Counter_1:counter_0\,
            main_8 => \Linear_Counter_1:MODULE_5:g2:a0:gta_0\);

    \Linear_Counter_1:counter_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Linear_Counter_1:counter_4\,
            clock_0 => Clock179,
            main_0 => \Linear_Counter_1:halt_flag\,
            main_1 => \Linear_Counter_1:counter_4\,
            main_2 => duration_4,
            main_3 => \Linear_Counter_1:counter_3\,
            main_4 => \Linear_Counter_1:counter_2\,
            main_5 => \Linear_Counter_1:counter_1\,
            main_6 => \Linear_Counter_1:counter_0\,
            main_7 => \Linear_Counter_1:MODULE_5:g2:a0:gta_0\);

    \Linear_Counter_1:counter_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * main_6) + (main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Linear_Counter_1:counter_3\,
            clock_0 => Clock179,
            main_0 => \Linear_Counter_1:halt_flag\,
            main_1 => \Linear_Counter_1:counter_3\,
            main_2 => duration_3,
            main_3 => \Linear_Counter_1:counter_2\,
            main_4 => \Linear_Counter_1:counter_1\,
            main_5 => \Linear_Counter_1:counter_0\,
            main_6 => \Linear_Counter_1:MODULE_5:g2:a0:gta_0\);

    \Linear_Counter_1:counter_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * main_5) + (main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Linear_Counter_1:counter_2\,
            clock_0 => Clock179,
            main_0 => \Linear_Counter_1:halt_flag\,
            main_1 => \Linear_Counter_1:counter_2\,
            main_2 => duration_2,
            main_3 => \Linear_Counter_1:counter_1\,
            main_4 => \Linear_Counter_1:counter_0\,
            main_5 => \Linear_Counter_1:MODULE_5:g2:a0:gta_0\);

    \Linear_Counter_1:counter_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * main_4) + (main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Linear_Counter_1:counter_1\,
            clock_0 => Clock179,
            main_0 => \Linear_Counter_1:halt_flag\,
            main_1 => \Linear_Counter_1:counter_1\,
            main_2 => duration_1,
            main_3 => \Linear_Counter_1:counter_0\,
            main_4 => \Linear_Counter_1:MODULE_5:g2:a0:gta_0\);

    \Linear_Counter_1:counter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_0 * main_1 * !main_3) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Linear_Counter_1:counter_0\,
            clock_0 => Clock179,
            main_0 => \Linear_Counter_1:halt_flag\,
            main_1 => \Linear_Counter_1:counter_0\,
            main_2 => duration_0,
            main_3 => \Linear_Counter_1:MODULE_5:g2:a0:gta_0\);

    Net_367:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * main_1 * !main_3 * !main_5) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_0 * !main_5 * main_6) + (main_3 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_367,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_shift_out\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\,
            main_4 => \MIDI1_UART:BUART:tx_counter_dp\,
            main_5 => \MIDI1_UART:BUART:tx_bitclk\,
            main_6 => Net_367);

    \MIDI1_UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_state_1\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\,
            main_4 => \MIDI1_UART:BUART:tx_counter_dp\,
            main_5 => \MIDI1_UART:BUART:tx_bitclk\);

    \MIDI1_UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_state_0\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_fifo_empty\,
            main_4 => \MIDI1_UART:BUART:tx_state_2\,
            main_5 => \MIDI1_UART:BUART:tx_bitclk\);

    \MIDI1_UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_state_2\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\,
            main_4 => \MIDI1_UART:BUART:tx_counter_dp\,
            main_5 => \MIDI1_UART:BUART:tx_bitclk\);

    \MIDI1_UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_bitclk\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_state_1\,
            main_1 => \MIDI1_UART:BUART:tx_state_0\,
            main_2 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \MIDI1_UART:BUART:tx_state_2\);

    \MIDI1_UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \MIDI1_UART:Net_9\);

    \MIDI1_UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_state_0\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI1_UART:BUART:rx_state_3\,
            main_4 => \MIDI1_UART:BUART:rx_state_2\,
            main_5 => \MIDI1_UART:BUART:rx_count_6\,
            main_6 => \MIDI1_UART:BUART:rx_count_5\,
            main_7 => \MIDI1_UART:BUART:rx_count_4\,
            main_8 => \MIDI1_UART:BUART:pollcount_1\,
            main_9 => \MIDI1_UART:BUART:pollcount_0\,
            main_10 => Net_360_SYNCOUT);

    \MIDI1_UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_load_fifo\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI1_UART:BUART:rx_state_3\,
            main_4 => \MIDI1_UART:BUART:rx_state_2\,
            main_5 => \MIDI1_UART:BUART:rx_count_6\,
            main_6 => \MIDI1_UART:BUART:rx_count_5\,
            main_7 => \MIDI1_UART:BUART:rx_count_4\);

    \MIDI1_UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_state_3\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI1_UART:BUART:rx_state_3\,
            main_4 => \MIDI1_UART:BUART:rx_state_2\,
            main_5 => \MIDI1_UART:BUART:rx_count_6\,
            main_6 => \MIDI1_UART:BUART:rx_count_5\,
            main_7 => \MIDI1_UART:BUART:rx_count_4\);

    \MIDI1_UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_state_2\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI1_UART:BUART:rx_state_3\,
            main_4 => \MIDI1_UART:BUART:rx_state_2\,
            main_5 => \MIDI1_UART:BUART:rx_count_6\,
            main_6 => \MIDI1_UART:BUART:rx_count_5\,
            main_7 => \MIDI1_UART:BUART:rx_count_4\,
            main_8 => \MIDI1_UART:BUART:rx_last\,
            main_9 => Net_360_SYNCOUT);

    \MIDI1_UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_bitclk_enable\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:rx_count_2\,
            main_1 => \MIDI1_UART:BUART:rx_count_1\,
            main_2 => \MIDI1_UART:BUART:rx_count_0\);

    \MIDI1_UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_state_stop1_reg\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_state_3\,
            main_3 => \MIDI1_UART:BUART:rx_state_2\);

    \MIDI1_UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:pollcount_1\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:rx_count_2\,
            main_1 => \MIDI1_UART:BUART:rx_count_1\,
            main_2 => \MIDI1_UART:BUART:pollcount_1\,
            main_3 => \MIDI1_UART:BUART:pollcount_0\,
            main_4 => Net_360_SYNCOUT);

    \MIDI1_UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:pollcount_0\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:rx_count_2\,
            main_1 => \MIDI1_UART:BUART:rx_count_1\,
            main_2 => \MIDI1_UART:BUART:pollcount_0\,
            main_3 => Net_360_SYNCOUT);

    \clock_divider_2:counter_9_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_9_split\,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:counter_7\,
            main_4 => \clock_divider_2:counter_6\,
            main_5 => \clock_divider_2:counter_5\,
            main_6 => \clock_divider_2:counter_4\,
            main_7 => \clock_divider_2:counter_3\,
            main_8 => \clock_divider_2:counter_2\,
            main_9 => \clock_divider_2:counter_1\,
            main_10 => \clock_divider_2:counter_0\,
            main_11 => period_9);

    \MIDI1_UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_status_3\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => \MIDI1_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \MIDI1_UART:BUART:rx_state_0\,
            main_2 => \MIDI1_UART:BUART:rx_bitclk_enable\,
            main_3 => \MIDI1_UART:BUART:rx_state_3\,
            main_4 => \MIDI1_UART:BUART:rx_state_2\,
            main_5 => \MIDI1_UART:BUART:pollcount_1\,
            main_6 => \MIDI1_UART:BUART:pollcount_0\,
            main_7 => Net_360_SYNCOUT);

    \MIDI1_UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MIDI1_UART:BUART:rx_last\,
            clock_0 => \MIDI1_UART:Net_9\,
            main_0 => Net_360_SYNCOUT);

    MIDI_IN1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_360,
            out => Net_360_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \clock_divider_2:counter_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3) + (main_4) + (main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_10\,
            clock_0 => Clock179,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_4 => \clock_divider_2:counter_10_split\,
            main_5 => \clock_divider_2:counter_10_split_1\);

    \clock_divider_2:counter_9\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_4 * !main_5) + (main_2 * !main_4 * !main_5) + (!main_3 * !main_4 * !main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_9\,
            clock_0 => Clock179,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_4 => \clock_divider_2:counter_9_split\,
            main_5 => \clock_divider_2:counter_8_split_1\);

    \clock_divider_2:counter_8\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_4 * !main_5) + (!main_2 * !main_3 * !main_4 * !main_5) + (main_2 * main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_8\,
            clock_0 => Clock179,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_4 => \clock_divider_2:counter_8_split\,
            main_5 => \clock_divider_2:counter_8_split_1\);

    \clock_divider_2:counter_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10) + (main_1 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10) + (main_2 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10) + (main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_7\,
            clock_0 => Clock179,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:counter_7\,
            main_4 => \clock_divider_2:counter_6\,
            main_5 => \clock_divider_2:counter_5\,
            main_6 => \clock_divider_2:counter_4\,
            main_7 => \clock_divider_2:counter_3\,
            main_8 => \clock_divider_2:counter_2\,
            main_9 => \clock_divider_2:counter_1\,
            main_10 => \clock_divider_2:counter_0\,
            main_11 => period_7);

    \clock_divider_2:counter_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10) + (main_1 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10) + (main_2 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10) + (main_3 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10) + (main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10) + (!main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10 * main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_6\,
            clock_0 => Clock179,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:counter_7\,
            main_4 => \clock_divider_2:counter_6\,
            main_5 => \clock_divider_2:counter_5\,
            main_6 => \clock_divider_2:counter_4\,
            main_7 => \clock_divider_2:counter_3\,
            main_8 => \clock_divider_2:counter_2\,
            main_9 => \clock_divider_2:counter_1\,
            main_10 => \clock_divider_2:counter_0\,
            main_11 => period_6);

    \clock_divider_2:counter_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_11) + (main_6) + (main_7) + (main_8) + (main_9) + (main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_5\,
            clock_0 => Clock179,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:counter_7\,
            main_4 => \clock_divider_2:counter_6\,
            main_5 => \clock_divider_2:counter_5\,
            main_6 => \clock_divider_2:counter_4\,
            main_7 => \clock_divider_2:counter_3\,
            main_8 => \clock_divider_2:counter_2\,
            main_9 => \clock_divider_2:counter_1\,
            main_10 => \clock_divider_2:counter_0\,
            main_11 => period_5);

    \clock_divider_2:counter_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_11) + (main_7) + (main_8) + (main_9) + (main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_4\,
            clock_0 => Clock179,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:counter_7\,
            main_4 => \clock_divider_2:counter_6\,
            main_5 => \clock_divider_2:counter_5\,
            main_6 => \clock_divider_2:counter_4\,
            main_7 => \clock_divider_2:counter_3\,
            main_8 => \clock_divider_2:counter_2\,
            main_9 => \clock_divider_2:counter_1\,
            main_10 => \clock_divider_2:counter_0\,
            main_11 => period_4);

    \clock_divider_2:counter_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_11) + (main_8) + (main_9) + (main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_3\,
            clock_0 => Clock179,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:counter_7\,
            main_4 => \clock_divider_2:counter_6\,
            main_5 => \clock_divider_2:counter_5\,
            main_6 => \clock_divider_2:counter_4\,
            main_7 => \clock_divider_2:counter_3\,
            main_8 => \clock_divider_2:counter_2\,
            main_9 => \clock_divider_2:counter_1\,
            main_10 => \clock_divider_2:counter_0\,
            main_11 => period_3);

    \clock_divider_2:counter_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_11) + (main_9) + (main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_2\,
            clock_0 => Clock179,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:counter_7\,
            main_4 => \clock_divider_2:counter_6\,
            main_5 => \clock_divider_2:counter_5\,
            main_6 => \clock_divider_2:counter_4\,
            main_7 => \clock_divider_2:counter_3\,
            main_8 => \clock_divider_2:counter_2\,
            main_9 => \clock_divider_2:counter_1\,
            main_10 => \clock_divider_2:counter_0\,
            main_11 => period_2);

    \clock_divider_2:counter_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_11) + (main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_1\,
            clock_0 => Clock179,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:counter_7\,
            main_4 => \clock_divider_2:counter_6\,
            main_5 => \clock_divider_2:counter_5\,
            main_6 => \clock_divider_2:counter_4\,
            main_7 => \clock_divider_2:counter_3\,
            main_8 => \clock_divider_2:counter_2\,
            main_9 => \clock_divider_2:counter_1\,
            main_10 => \clock_divider_2:counter_0\,
            main_11 => period_1);

    \clock_divider_2:counter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10 * !main_11)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:counter_0\,
            clock_0 => Clock179,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:counter_7\,
            main_4 => \clock_divider_2:counter_6\,
            main_5 => \clock_divider_2:counter_5\,
            main_6 => \clock_divider_2:counter_4\,
            main_7 => \clock_divider_2:counter_3\,
            main_8 => \clock_divider_2:counter_2\,
            main_9 => \clock_divider_2:counter_1\,
            main_10 => \clock_divider_2:counter_0\,
            main_11 => period_0);

    \clock_divider_2:buffer_before\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * !main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:buffer_before\,
            clock_0 => Clock179,
            main_0 => \clock_divider_2:counter_10\,
            main_1 => \clock_divider_2:counter_9\,
            main_2 => \clock_divider_2:counter_8\,
            main_3 => \clock_divider_2:counter_7\,
            main_4 => \clock_divider_2:counter_6\,
            main_5 => \clock_divider_2:counter_5\,
            main_6 => \clock_divider_2:counter_4\,
            main_7 => \clock_divider_2:counter_3\,
            main_8 => \clock_divider_2:counter_2\,
            main_9 => \clock_divider_2:counter_1\,
            main_10 => \clock_divider_2:counter_0\);

    \clock_divider_2:buffer_after\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \clock_divider_2:buffer_after\,
            clock_0 => Clock179,
            main_0 => \clock_divider_2:buffer_before\);

    Net_525__SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_525,
            out => Net_525__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

END __DEFAULT__;
