head	1.1;
branch	1.1.1;
access;
symbols
	tg-mergetmp-2:1.1.1.3
	cvs-200410241530:1.1.1.3
	cvs-200410012000:1.1.1.3
	cvs-200407221130:1.1.1.3
	cvs-200407141120:1.1.1.3
	cvs-200406231010:1.1.1.3
	MIRBSD_7quater:1.1.1.2
	cvs-200405271510:1.1.1.3
	XFree86_4_4_0:1.1.9.1
	cvs-200403021700:1.1.1.3
	XFREE86_20040213:1.1.9.1
	xc:1.1.9
	cvs-200401291925:1.1.1.2
	MIRBSD_7_ALPHA:1.1.1.2.0.4
	MIRBSD_7:1.1.1.2.0.2
	MIRBSD_7ter:1.1.1.2
	cvs-20011091815:1.1.1.2
	cvs-200309162130:1.1.1.2
	cvs-200308302005:1.1.1.2
	ctmx-0387:1.1.1.2
	ctmx-0384:1.1.1.2
	MIRBSD_5:1.1.1.2
	ctmx-0375:1.1.1.2
	ctmx-0373:1.1.1.2
	ctm-0371:1.1.1.2
	ctm-0370:1.1.1.2
	MIRBSD_4:1.1.1.2
	ctm-0363:1.1.1.2
	ctm-0359:1.1.1.2
	ctm-0349:1.1.1.1
	openbsd:1.1.1;
locks; strict;
comment	@ * @;


1.1
date	2003.03.22.20.06.58;	author tg;	state Exp;
branches
	1.1.1.1
	1.1.9.1;
next	;

1.1.1.1
date	2003.03.22.20.06.58;	author tg;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2003.04.08.18.36.04;	author tg;	state Exp;
branches;
next	1.1.1.3;

1.1.1.3
date	2004.03.02.18.16.40;	author tg;	state Stab;
branches;
next	;

1.1.9.1
date	2004.02.14.19.22.57;	author tg;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Initial revision
@
text
@/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/ati/radeon_dri.c,v 1.14 2001/10/01 13:44:03 eich Exp $ */
/*
 * Copyright 2000 ATI Technologies Inc., Markham, Ontario,
 *                VA Linux Systems Inc., Fremont, California.
 *
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation on the rights to use, copy, modify, merge,
 * publish, distribute, sublicense, and/or sell copies of the Software,
 * and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial
 * portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NON-INFRINGEMENT. IN NO EVENT SHALL ATI, VA LINUX SYSTEMS AND/OR
 * THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

/*
 * Authors:
 *   Kevin E. Martin <martin@@valinux.com>
 *   Rickard E. Faith <faith@@valinux.com>
 *   Gareth Hughes <gareth@@valinux.com>
 *
 */


				/* Driver data structures */
#include "radeon.h"
#include "radeon_dri.h"
#include "radeon_reg.h"
#include "radeon_sarea.h"
#include "radeon_version.h"

				/* X and server generic header files */
#include "xf86.h"
#include "windowstr.h"

				/* GLX/DRI/DRM definitions */
#define _XF86DRI_SERVER_
#include "GL/glxtokens.h"
#include "sarea.h"

#if defined(__alpha__)
# define PCIGART_ENABLED
#else
# undef PCIGART_ENABLED
#endif

/* ?? HACK - for now, put this here... */
/* ?? Alpha - this may need to be a variable to handle UP1x00 vs TITAN */
#if defined(__alpha__)
# define DRM_PAGE_SIZE 8192
#elif defined(__ia64__)
# define DRM_PAGE_SIZE getpagesize()
#else
# define DRM_PAGE_SIZE 4096
#endif

/* Initialize the visual configs that are supported by the hardware.
   These are combined with the visual configs that the indirect
   rendering core supports, and the intersection is exported to the
   client. */
static Bool RADEONInitVisualConfigs(ScreenPtr pScreen)
{
    ScrnInfoPtr         pScrn              = xf86Screens[pScreen->myNum];
    RADEONInfoPtr       info               = RADEONPTR(pScrn);
    int                 numConfigs         = 0;
    __GLXvisualConfig   *pConfigs          = 0;
    RADEONConfigPrivPtr pRADEONConfigs     = 0;
    RADEONConfigPrivPtr *pRADEONConfigPtrs = 0;
    int                 i, accum, stencil;

    switch (info->CurrentLayout.pixel_code) {
    case 8:  /* 8bpp mode is not support */
    case 15: /* FIXME */
    case 24: /* FIXME */
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[dri] RADEONInitVisualConfigs failed (depth %d not supported).  "
		   "Disabling DRI.\n", info->CurrentLayout.pixel_code);
	return FALSE;

#define RADEON_USE_ACCUM   1
#define RADEON_USE_STENCIL 1

    case 16:
	numConfigs = 1;
	if (RADEON_USE_ACCUM)   numConfigs *= 2;
	if (RADEON_USE_STENCIL) numConfigs *= 2;

	if (!(pConfigs
	      = (__GLXvisualConfig*)xcalloc(sizeof(__GLXvisualConfig),
					      numConfigs))) {
	    return FALSE;
	}
	if (!(pRADEONConfigs
	      = (RADEONConfigPrivPtr)xcalloc(sizeof(RADEONConfigPrivRec),
					       numConfigs))) {
	    xfree(pConfigs);
	    return FALSE;
	}
	if (!(pRADEONConfigPtrs
	      = (RADEONConfigPrivPtr*)xcalloc(sizeof(RADEONConfigPrivPtr),
						numConfigs))) {
	    xfree(pConfigs);
	    xfree(pRADEONConfigs);
	    return FALSE;
	}

	i = 0;
	for (accum = 0; accum <= RADEON_USE_ACCUM; accum++) {
	    for (stencil = 0; stencil <= RADEON_USE_STENCIL; stencil++) {
		pRADEONConfigPtrs[i] = &pRADEONConfigs[i];

		pConfigs[i].vid                = (VisualID)(-1);
		pConfigs[i].class              = -1;
		pConfigs[i].rgba               = TRUE;
		pConfigs[i].redSize            = 5;
		pConfigs[i].greenSize          = 6;
		pConfigs[i].blueSize           = 5;
		pConfigs[i].alphaSize          = 0;
		pConfigs[i].redMask            = 0x0000F800;
		pConfigs[i].greenMask          = 0x000007E0;
		pConfigs[i].blueMask           = 0x0000001F;
		pConfigs[i].alphaMask          = 0x00000000;
		if (accum) { /* Simulated in software */
		    pConfigs[i].accumRedSize   = 16;
		    pConfigs[i].accumGreenSize = 16;
		    pConfigs[i].accumBlueSize  = 16;
		    pConfigs[i].accumAlphaSize = 0;
		} else {
		    pConfigs[i].accumRedSize   = 0;
		    pConfigs[i].accumGreenSize = 0;
		    pConfigs[i].accumBlueSize  = 0;
		    pConfigs[i].accumAlphaSize = 0;
		}
		pConfigs[i].doubleBuffer       = TRUE;
		pConfigs[i].stereo             = FALSE;
		pConfigs[i].bufferSize         = 16;
		pConfigs[i].depthSize          = 16;
		if (stencil)
		    pConfigs[i].stencilSize    = 8; /* Simulated in software */
		else
		    pConfigs[i].stencilSize    = 0;
		pConfigs[i].auxBuffers         = 0;
		pConfigs[i].level              = 0;
		if (accum || stencil) {
		   pConfigs[i].visualRating    = GLX_SLOW_VISUAL_EXT;
		} else {
		   pConfigs[i].visualRating    = GLX_NONE_EXT;
		}
		pConfigs[i].transparentPixel   = GLX_NONE;
		pConfigs[i].transparentRed     = 0;
		pConfigs[i].transparentGreen   = 0;
		pConfigs[i].transparentBlue    = 0;
		pConfigs[i].transparentAlpha   = 0;
		pConfigs[i].transparentIndex   = 0;
		i++;
	    }
	}
	break;
    case 32:
	numConfigs = 1;
	if (RADEON_USE_ACCUM)   numConfigs *= 2;
	if (RADEON_USE_STENCIL) numConfigs *= 2;

	if (!(pConfigs
	      = (__GLXvisualConfig*)xcalloc(sizeof(__GLXvisualConfig),
					      numConfigs))) {
	    return FALSE;
	}
	if (!(pRADEONConfigs
	      = (RADEONConfigPrivPtr)xcalloc(sizeof(RADEONConfigPrivRec),
					       numConfigs))) {
	    xfree(pConfigs);
	    return FALSE;
	}
	if (!(pRADEONConfigPtrs
	      = (RADEONConfigPrivPtr*)xcalloc(sizeof(RADEONConfigPrivPtr),
						numConfigs))) {
	    xfree(pConfigs);
	    xfree(pRADEONConfigs);
	    return FALSE;
	}

	i = 0;
	for (accum = 0; accum <= RADEON_USE_ACCUM; accum++) {
	    for (stencil = 0; stencil <= RADEON_USE_STENCIL; stencil++) {
		pRADEONConfigPtrs[i] = &pRADEONConfigs[i];

		pConfigs[i].vid                = (VisualID)(-1);
		pConfigs[i].class              = -1;
		pConfigs[i].rgba               = TRUE;
		pConfigs[i].redSize            = 8;
		pConfigs[i].greenSize          = 8;
		pConfigs[i].blueSize           = 8;
		pConfigs[i].alphaSize          = 8;
		pConfigs[i].redMask            = 0x00FF0000;
		pConfigs[i].greenMask          = 0x0000FF00;
		pConfigs[i].blueMask           = 0x000000FF;
		pConfigs[i].alphaMask          = 0xFF000000;
		if (accum) { /* Simulated in software */
		    pConfigs[i].accumRedSize   = 16;
		    pConfigs[i].accumGreenSize = 16;
		    pConfigs[i].accumBlueSize  = 16;
		    pConfigs[i].accumAlphaSize = 16;
		} else {
		    pConfigs[i].accumRedSize   = 0;
		    pConfigs[i].accumGreenSize = 0;
		    pConfigs[i].accumBlueSize  = 0;
		    pConfigs[i].accumAlphaSize = 0;
		}
		pConfigs[i].doubleBuffer       = TRUE;
		pConfigs[i].stereo             = FALSE;
		pConfigs[i].bufferSize         = 24;
		if (stencil) {
		    pConfigs[i].depthSize      = 24;
		    pConfigs[i].stencilSize    = 8;
		} else {
		    pConfigs[i].depthSize      = 24;
		    pConfigs[i].stencilSize    = 0;
		}
		pConfigs[i].auxBuffers         = 0;
		pConfigs[i].level              = 0;
		if (accum || stencil) {
		   pConfigs[i].visualRating    = GLX_SLOW_VISUAL_EXT;
		} else {
		   pConfigs[i].visualRating    = GLX_NONE_EXT;
		}
		pConfigs[i].transparentPixel   = GLX_NONE;
		pConfigs[i].transparentRed     = 0;
		pConfigs[i].transparentGreen   = 0;
		pConfigs[i].transparentBlue    = 0;
		pConfigs[i].transparentAlpha   = 0;
		pConfigs[i].transparentIndex   = 0;
		i++;
	    }
	}
	break;
    }

    info->numVisualConfigs   = numConfigs;
    info->pVisualConfigs     = pConfigs;
    info->pVisualConfigsPriv = pRADEONConfigs;
    GlxSetVisualConfigs(numConfigs, pConfigs, (void**)pRADEONConfigPtrs);
    return TRUE;
}

/* Create the Radeon-specific context information */
static Bool RADEONCreateContext(ScreenPtr pScreen, VisualPtr visual,
				drmContext hwContext, void *pVisualConfigPriv,
				DRIContextType contextStore)
{
#ifdef PER_CONTEXT_SAREA
    ScrnInfoPtr pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr info = RADEONPTR(pScrn);
    RADEONDRIContextPtr ctx_info;

    ctx_info = (RADEONDRIContextPtr)contextStore;
    if (!ctx_info) return FALSE;

    if (drmAddMap(info->drmFD, 0,
		  info->perctx_sarea_size,
		  DRM_SHM,
		  DRM_REMOVABLE,
		  &ctx_info->sarea_handle) < 0) {
        xf86DrvMsg(pScrn->scrnIndex, X_INFO,
		   "[dri] could not create private sarea for ctx id (%d)\n",
		   (int)hwContext);
        return FALSE;
    }

    if (drmAddContextPrivateMapping(info->drmFD, hwContext,
				    ctx_info->sarea_handle) < 0) {
        xf86DrvMsg(pScrn->scrnIndex, X_INFO,
		   "[dri] could not associate private sarea to ctx id (%d)\n",
		   (int)hwContext);
        drmRmMap(info->drmFD, ctx_info->sarea_handle);
        return FALSE;
    }

    ctx_info->ctx_id = hwContext;
#endif
    return TRUE;
}

/* Destroy the Radeon-specific context information */
static void RADEONDestroyContext(ScreenPtr pScreen, drmContext hwContext,
				 DRIContextType contextStore)
{
#ifdef PER_CONTEXT_SAREA
    ScrnInfoPtr pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr info = RADEONPTR(pScrn);
    RADEONDRIContextPtr ctx_info;

    ctx_info = (RADEONDRIContextPtr) contextStore;
    if (!ctx_info) return;

    if (drmRmMap(info->drmFD, ctx_info->sarea_handle) < 0) {
        xf86DrvMsg(pScrn->scrnIndex, X_INFO,
		   "[dri] could not remove private sarea for ctx id (%d)\n",
		   (int)hwContext);
    }
#endif
}

/* Called when the X server is woken up to allow the last client's
   context to be saved and the X server's context to be loaded.  This is
   not necessary for the Radeon since the client detects when it's
   context is not currently loaded and then load's it itself.  Since the
   registers to start and stop the CP are privileged, only the X server
   can start/stop the engine. */
static void RADEONEnterServer(ScreenPtr pScreen)
{
    ScrnInfoPtr   pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr info  = RADEONPTR(pScrn);

    if (info->accel) info->accel->NeedToSync = TRUE;
}

/* Called when the X server goes to sleep to allow the X server's
   context to be saved and the last client's context to be loaded.  This
   is not necessary for the Radeon since the client detects when it's
   context is not currently loaded and then load's it itself.  Since the
   registers to start and stop the CP are privileged, only the X server
   can start/stop the engine. */
static void RADEONLeaveServer(ScreenPtr pScreen)
{
    ScrnInfoPtr   pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr info  = RADEONPTR(pScrn);
    RING_LOCALS;

    /* The CP is always running, but if we've generated any CP commands
     * we must flush them to the kernel module now.
     */
    if (info->CPInUse) {
	RADEON_FLUSH_CACHE();
	RADEON_WAIT_UNTIL_IDLE();
	RADEONCPReleaseIndirect(pScrn);

	info->CPInUse = FALSE;
    }
}

/* Contexts can be swapped by the X server if necessary.  This callback
   is currently only used to perform any functions necessary when
   entering or leaving the X server, and in the future might not be
   necessary. */
static void RADEONDRISwapContext(ScreenPtr pScreen, DRISyncType syncType,
				 DRIContextType oldContextType,
				 void *oldContext,
				 DRIContextType newContextType,
				 void *newContext)
{
    if ((syncType==DRI_3D_SYNC) && (oldContextType==DRI_2D_CONTEXT) &&
	(newContextType==DRI_2D_CONTEXT)) { /* Entering from Wakeup */
	RADEONEnterServer(pScreen);
    }
    if ((syncType==DRI_2D_SYNC) && (oldContextType==DRI_NO_CONTEXT) &&
	(newContextType==DRI_2D_CONTEXT)) { /* Exiting from Block Handler */
	RADEONLeaveServer(pScreen);
    }
}

/* The Radeon has depth tiling on all the time, so we have to convert
 * the x,y coordinates into the memory bus address (mba) in the same
 * manner as the engine.  In each case, the linear block address (ba)
 * is calculated, and then wired with x and y to produce the final
 * memory address.
 */
static CARD32 radeon_mba_z16(RADEONInfoPtr info,
			     int x, int y)
{
    CARD32 pitch = info->frontPitch;
    CARD32 ba, address = 0;			/* a[0]    = 0           */

    ba = (y / 16) * (pitch / 32) + (x / 32);

    address |= (x & 0x7) << 1;			/* a[1..3] = x[0..2]     */
    address |= (y & 0x7) << 4;			/* a[4..6] = y[0..2]     */
    address |= (x & 0x8) << 4;			/* a[7]    = x[3]        */
    address |= (ba & 0x3) << 8;			/* a[8..9] = ba[0..1]    */
    address |= (y & 0x8) << 7;			/* a[10]   = y[3]        */
    address |= ((x & 0x10) ^ (y & 0x10)) << 7;	/* a[11]   = x[4] ^ y[4] */
    address |= (ba & ~0x3u) << 10;		/* a[12..] = ba[2..]     */

    return address;
}

static CARD32 radeon_mba_z32(RADEONInfoPtr info,
			     int x, int y)
{
    CARD32 pitch = info->frontPitch;
    CARD32 ba, address = 0;			/* a[0..1] = 0           */

    ba = (y / 16) * (pitch / 16) + (x / 16);

    address |= (x & 0x7) << 2;			/* a[2..4] = x[0..2]     */
    address |= (y & 0x3) << 5;			/* a[5..6] = y[0..1]     */
    address |=
	(((x & 0x10) >> 2) ^ (y & 0x4)) << 5;	/* a[7]    = x[4] ^ y[2] */
    address |= (ba & 0x3) << 8;			/* a[8..9] = ba[0..1]    */

    address |= (y & 0x8) << 7;			/* a[10]   = y[3]        */
    address |=
	(((x & 0x8) << 1) ^ (y & 0x10)) << 7;	/* a[11]   = x[3] ^ y[4] */
    address |= (ba & ~0x3u) << 10;		/* a[12..] = ba[2..]     */

    return address;
}

/* 16-bit depth buffer functions */
#define WRITE_DEPTH16(_x, _y, d)					\
    *(CARD16 *)(pointer)(buf + radeon_mba_z16(info, (_x), (_y))) = (d)

#define READ_DEPTH16(d, _x, _y)						\
    (d) = *(CARD16 *)(pointer)(buf + radeon_mba_z16(info, (_x), (_y)))

/* 24 bit depth, 8 bit stencil depthbuffer functions */
#define WRITE_DEPTH32(_x, _y, d)					\
do {									\
    CARD32 tmp =							\
	*(CARD32 *)(pointer)(buf + radeon_mba_z32(info, (_x), (_y)));	\
    tmp &= 0xff000000;							\
    tmp |= ((d) & 0x00ffffff);						\
    *(CARD32 *)(pointer)(buf + radeon_mba_z32(info, (_x), (_y))) = tmp;	\
} while (0)

#define READ_DEPTH32(d, _x, _y)						\
    d = *(CARD32 *)(pointer)(buf + radeon_mba_z32(info, (_x), (_y))) & 0x00ffffff

/* Screen to screen copy of data in the depth buffer */
static void RADEONScreenToScreenCopyDepth(ScrnInfoPtr pScrn,
					  int xa, int ya,
					  int xb, int yb,
					  int w, int h)
{
    RADEONInfoPtr info = RADEONPTR(pScrn);
    int           xstart, xend, xdir;
    int           ystart, yend, ydir;
    int           x, y, d;
    unsigned char *buf = info->FB + info->depthOffset;

    if (xa < xb) xdir = -1, xstart = w-1, xend = 0;
    else         xdir =  1, xstart = 0,   xend = w-1;

    if (ya < yb) ydir = -1, ystart = h-1, yend = 0;
    else         ydir =  1, ystart = 0,   yend = h-1;

    switch (pScrn->bitsPerPixel) {
    case 16:
	for (x = xstart; x != xend; x += xdir) {
	    for (y = ystart; y != yend; y += ydir) {
		READ_DEPTH16(d, xa+x, ya+y);
		WRITE_DEPTH16(xb+x, yb+y, d);
	    }
	}
	break;
    case 32:
	for (x = xstart; x != xend; x += xdir) {
	    for (y = ystart; y != yend; y += ydir) {
		READ_DEPTH32(d, xa+x, ya+y);
		WRITE_DEPTH32(xb+x, yb+y, d);
	    }
	}
	break;
    default: break;
    }
}

/* Initialize the state of the back and depth buffers. */
static void RADEONDRIInitBuffers(WindowPtr pWin, RegionPtr prgn, CARD32 indx)
{
    /* FIXME: This routine needs to have acceleration turned on */
    ScreenPtr          pScreen = pWin->drawable.pScreen;
    ScrnInfoPtr        pScrn   = xf86Screens[pScreen->myNum];
    RADEONInfoPtr      info    = RADEONPTR(pScrn);
    RADEONSAREAPrivPtr pSAREAPriv;
    BoxPtr             pbox;
    int                nbox;
    unsigned int       color, depth;
    unsigned int       color_mask, depth_mask;

    /* FIXME: This should be based on the __GLXvisualConfig info */
    color = 0;
    switch (pScrn->bitsPerPixel) {
    case 16:
       depth = 0x0000ffff;
       color_mask = 0x0000ffff;
       depth_mask = 0xffffffff;
       break;
    case 32:
       depth = 0x00ffffff;
       color_mask = 0xffffffff;
       depth_mask = 0xffffffff;
       break;
    default:
       depth = 0x00000000;
       color_mask = 0x00000000;
       depth_mask = 0x00000000;
       break;
    }

    /* FIXME: Copy XAAPaintWindow() and use REGION_TRANSLATE() */
    /* FIXME: Only initialize the back and depth buffers for contexts
       that request them */

    FLUSH_RING();

    pSAREAPriv = (RADEONSAREAPrivPtr)DRIGetSAREAPrivate(pScreen);

    pbox = REGION_RECTS(prgn);
    nbox = REGION_NUM_RECTS(prgn);

    for (; nbox; nbox--, pbox++) {
	int ret;

	/* drmRadeonClear uses the clip rects to draw instead of the
           rect passed to it; however, it uses the rect for the depth
           clears */
	pSAREAPriv->boxes[0].x1 = pbox->x1;
	pSAREAPriv->boxes[0].x2 = pbox->x2;
	pSAREAPriv->boxes[0].y1 = pbox->y1;
	pSAREAPriv->boxes[0].y2 = pbox->y2;
	pSAREAPriv->nbox = 1;

	ret = drmRadeonClear(info->drmFD,
			     DRM_RADEON_BACK | DRM_RADEON_DEPTH,
			     color, depth, color_mask, depth_mask,
			     pSAREAPriv->boxes, pSAREAPriv->nbox);
	if (ret) {
	    xf86DrvMsg(pScrn->scrnIndex, X_ERROR,
		       "[dri] DRIInitBuffers timed out, resetting engine...\n");
	    RADEONEngineReset(pScrn);
	    RADEONEngineRestore(pScrn);
	    RADEONCP_RESET(pScrn, info);
	    RADEONCP_START(pScrn, info);
	    return;
	}
    }

    /* Mark the X server as the last context owner */
    pSAREAPriv->ctxOwner = DRIGetContext(pScreen);

    RADEONSelectBuffer(pScrn, RADEON_FRONT);
    info->accel->NeedToSync = TRUE;
}

/* Copy the back and depth buffers when the X server moves a window.
 *
 * This routine is a modified form of XAADoBitBlt with the calls to
 * ScreenToScreenBitBlt built in. My routine has the prgnSrc as source
 * instead of destination. My origin is upside down so the ydir cases
 * are reversed.
 */
static void RADEONDRIMoveBuffers(WindowPtr pParent, DDXPointRec ptOldOrg,
				 RegionPtr prgnSrc, CARD32 indx)
{
    ScreenPtr     pScreen  = pParent->drawable.pScreen;
    ScrnInfoPtr   pScrn    = xf86Screens[pScreen->myNum];
    RADEONInfoPtr info     = RADEONPTR(pScrn);

    BoxPtr        pboxTmp, pboxNext, pboxBase;
    DDXPointPtr   pptTmp;
    int           xdir, ydir;

    int           screenwidth = pScrn->virtualX;
    int           screenheight = pScrn->virtualY;

    BoxPtr        pbox     = REGION_RECTS(prgnSrc);
    int           nbox     = REGION_NUM_RECTS(prgnSrc);

    BoxPtr        pboxNew1 = NULL;
    BoxPtr        pboxNew2 = NULL;
    DDXPointPtr   pptNew1  = NULL;
    DDXPointPtr   pptNew2  = NULL;
    DDXPointPtr   pptSrc   = &ptOldOrg;

    int           dx       = pParent->drawable.x - ptOldOrg.x;
    int           dy       = pParent->drawable.y - ptOldOrg.y;

    /* If the copy will overlap in Y, reverse the order */
    if (dy > 0) {
	ydir = -1;

	if (nbox > 1) {
	    /* Keep ordering in each band, reverse order of bands */
	    pboxNew1 = (BoxPtr)ALLOCATE_LOCAL(sizeof(BoxRec)*nbox);
	    if (!pboxNew1) return;
	    pptNew1 = (DDXPointPtr)ALLOCATE_LOCAL(sizeof(DDXPointRec)*nbox);
	    if (!pptNew1) {
		DEALLOCATE_LOCAL(pboxNew1);
		return;
	    }
	    pboxBase = pboxNext = pbox+nbox-1;
	    while (pboxBase >= pbox) {
		while ((pboxNext >= pbox) && (pboxBase->y1 == pboxNext->y1))
		    pboxNext--;
		pboxTmp = pboxNext+1;
		pptTmp  = pptSrc + (pboxTmp - pbox);
		while (pboxTmp <= pboxBase) {
		    *pboxNew1++ = *pboxTmp++;
		    *pptNew1++  = *pptTmp++;
		}
		pboxBase = pboxNext;
	    }
	    pboxNew1 -= nbox;
	    pbox      = pboxNew1;
	    pptNew1  -= nbox;
	    pptSrc    = pptNew1;
	}
    } else {
	/* No changes required */
	ydir = 1;
    }

    /* If the regions will overlap in X, reverse the order */
    if (dx > 0) {
	xdir = -1;

	if (nbox > 1) {
	    /* reverse order of rects in each band */
	    pboxNew2 = (BoxPtr)ALLOCATE_LOCAL(sizeof(BoxRec)*nbox);
	    pptNew2  = (DDXPointPtr)ALLOCATE_LOCAL(sizeof(DDXPointRec)*nbox);
	    if (!pboxNew2 || !pptNew2) {
		DEALLOCATE_LOCAL(pptNew2);
		DEALLOCATE_LOCAL(pboxNew2);
		DEALLOCATE_LOCAL(pptNew1);
		DEALLOCATE_LOCAL(pboxNew1);
		return;
	    }
	    pboxBase = pboxNext = pbox;
	    while (pboxBase < pbox+nbox) {
		while ((pboxNext < pbox+nbox)
		       && (pboxNext->y1 == pboxBase->y1))
		    pboxNext++;
		pboxTmp = pboxNext;
		pptTmp  = pptSrc + (pboxTmp - pbox);
		while (pboxTmp != pboxBase) {
		    *pboxNew2++ = *--pboxTmp;
		    *pptNew2++  = *--pptTmp;
		}
		pboxBase = pboxNext;
	    }
	    pboxNew2 -= nbox;
	    pbox      = pboxNew2;
	    pptNew2  -= nbox;
	    pptSrc    = pptNew2;
	}
    } else {
	/* No changes are needed */
	xdir = 1;
    }

    (*info->accel->SetupForScreenToScreenCopy)(pScrn, xdir, ydir, GXcopy,
					       (CARD32)(-1), -1);

    for (; nbox-- ; pbox++) {
	int xa    = pbox->x1;
	int ya    = pbox->y1;
	int destx = xa + dx;
	int desty = ya + dy;
	int w     = pbox->x2 - xa + 1;
	int h     = pbox->y2 - ya + 1;

	if (destx < 0)                xa -= destx, w += destx, destx = 0;
	if (desty < 0)                ya -= desty, h += desty, desty = 0;
	if (destx + w > screenwidth)  w = screenwidth  - destx;
	if (desty + h > screenheight) h = screenheight - desty;

	if (w <= 0) continue;
	if (h <= 0) continue;

	RADEONSelectBuffer(pScrn, RADEON_BACK);
	(*info->accel->SubsequentScreenToScreenCopy)(pScrn,
						     xa, ya,
						     destx, desty,
						     w, h);
	RADEONSelectBuffer(pScrn, RADEON_DEPTH);

	if (info->depthMoves)
	    RADEONScreenToScreenCopyDepth(pScrn,
					  xa, ya,
					  destx, desty,
					  w, h);
    }

    RADEONSelectBuffer(pScrn, RADEON_FRONT);

    DEALLOCATE_LOCAL(pptNew2);
    DEALLOCATE_LOCAL(pboxNew2);
    DEALLOCATE_LOCAL(pptNew1);
    DEALLOCATE_LOCAL(pboxNew1);

    info->accel->NeedToSync = TRUE;
}

/* Initialize the AGP state.  Request memory for use in AGP space, and
   initialize the Radeon registers to point to that memory. */
static Bool RADEONDRIAgpInit(RADEONInfoPtr info, ScreenPtr pScreen)
{
    unsigned char *RADEONMMIO = info->MMIO;
    unsigned long mode;
    unsigned int  vendor, device;
    int           ret;
    int           s, l;

    if (drmAgpAcquire(info->drmFD) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR, "[agp] AGP not available\n");
	return FALSE;
    }

				/* Modify the mode if the default mode is
                                   not appropriate for this particular
                                   combination of graphics card and AGP
                                   chipset. */

    mode   = drmAgpGetMode(info->drmFD);	/* Default mode */
    vendor = drmAgpVendorId(info->drmFD);
    device = drmAgpDeviceId(info->drmFD);

    mode &= ~RADEON_AGP_MODE_MASK;
    switch (info->agpMode) {
    case 4:          mode |= RADEON_AGP_4X_MODE;
    case 2:          mode |= RADEON_AGP_2X_MODE;
    case 1: default: mode |= RADEON_AGP_1X_MODE;
    }

    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[agp] Mode 0x%08lx [AGP 0x%04x/0x%04x; Card 0x%04x/0x%04x]\n",
	       mode, vendor, device,
	       info->PciInfo->vendor,
	       info->PciInfo->chipType);

    if (drmAgpEnable(info->drmFD, mode) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR, "[agp] AGP not enabled\n");
	drmAgpRelease(info->drmFD);
	return FALSE;
    }

    info->agpOffset = 0;

    if ((ret = drmAgpAlloc(info->drmFD, info->agpSize*1024*1024, 0, NULL,
			   &info->agpMemHandle)) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR, "[agp] Out of memory (%d)\n", ret);
	drmAgpRelease(info->drmFD);
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[agp] %d kB allocated with handle 0x%08x\n",
	       info->agpSize*1024, info->agpMemHandle);

    if (drmAgpBind(info->drmFD,
		   info->agpMemHandle, info->agpOffset) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR, "[agp] Could not bind\n");
	drmAgpFree(info->drmFD, info->agpMemHandle);
	drmAgpRelease(info->drmFD);
	return FALSE;
    }

				/* Initialize the CP ring buffer data */
    info->ringStart       = info->agpOffset;
    info->ringMapSize     = info->ringSize*1024*1024 + DRM_PAGE_SIZE;
    info->ringSizeLog2QW  = RADEONMinBits(info->ringSize*1024*1024/8)-1;

    info->ringReadOffset  = info->ringStart + info->ringMapSize;
    info->ringReadMapSize = DRM_PAGE_SIZE;

				/* Reserve space for vertex/indirect buffers */
    info->bufStart        = info->ringReadOffset + info->ringReadMapSize;
    info->bufMapSize      = info->bufSize*1024*1024;

				/* Reserve the rest for AGP textures */
    info->agpTexStart     = info->bufStart + info->bufMapSize;
    s = (info->agpSize*1024*1024 - info->agpTexStart);
    l = RADEONMinBits((s-1) / RADEON_NR_TEX_REGIONS);
    if (l < RADEON_LOG_TEX_GRANULARITY) l = RADEON_LOG_TEX_GRANULARITY;
    info->agpTexMapSize   = (s >> l) << l;
    info->log2AGPTexGran  = l;

    if (drmAddMap(info->drmFD, info->ringStart, info->ringMapSize,
		  DRM_AGP, DRM_READ_ONLY, &info->ringHandle) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[agp] Could not add ring mapping\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[agp] ring handle = 0x%08lx\n", info->ringHandle);

    if (drmMap(info->drmFD, info->ringHandle, info->ringMapSize,
	       (drmAddressPtr)&info->ring) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR, "[agp] Could not map ring\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[agp] Ring mapped at 0x%08lx\n",
	       (unsigned long)info->ring);

    if (drmAddMap(info->drmFD, info->ringReadOffset, info->ringReadMapSize,
		  DRM_AGP, DRM_READ_ONLY, &info->ringReadPtrHandle) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[agp] Could not add ring read ptr mapping\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[agp] ring read ptr handle = 0x%08lx\n",
	       info->ringReadPtrHandle);

    if (drmMap(info->drmFD, info->ringReadPtrHandle, info->ringReadMapSize,
	       (drmAddressPtr)&info->ringReadPtr) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[agp] Could not map ring read ptr\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[agp] Ring read ptr mapped at 0x%08lx\n",
	       (unsigned long)info->ringReadPtr);

    if (drmAddMap(info->drmFD, info->bufStart, info->bufMapSize,
		  DRM_AGP, 0, &info->bufHandle) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[agp] Could not add vertex/indirect buffers mapping\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[agp] vertex/indirect buffers handle = 0x%08lx\n",
	       info->bufHandle);

    if (drmMap(info->drmFD, info->bufHandle, info->bufMapSize,
	       (drmAddressPtr)&info->buf) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[agp] Could not map vertex/indirect buffers\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[agp] Vertex/indirect buffers mapped at 0x%08lx\n",
	       (unsigned long)info->buf);

    if (drmAddMap(info->drmFD, info->agpTexStart, info->agpTexMapSize,
		  DRM_AGP, 0, &info->agpTexHandle) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[agp] Could not add AGP texture map mapping\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[agp] AGP texture map handle = 0x%08lx\n",
	       info->agpTexHandle);

    if (drmMap(info->drmFD, info->agpTexHandle, info->agpTexMapSize,
	       (drmAddressPtr)&info->agpTex) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[agp] Could not map AGP texture map\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[agp] AGP Texture map mapped at 0x%08lx\n",
	       (unsigned long)info->agpTex);

				/* Initialize Radeon's AGP registers */
    /* Ring buffer is at AGP offset 0 */
    OUTREG(RADEON_AGP_BASE, info->ringHandle);

				/* Enable bus mastering in PCI config
				   space */
    xf86EnablePciBusMaster(info->PciInfo, TRUE);

    return TRUE;
}

#if defined(PCIGART_ENABLED)
/* Initialize the PCIGART state.  Request memory for use in PCI space,
   and initialize the Radeon registers to point to that memory. */
static Bool RADEONDRIPciInit(RADEONInfoPtr info, ScreenPtr pScreen)
{
    int ret;
    int flags;

    info->agpOffset = 0;

    ret = drmScatterGatherAlloc(info->drmFD, info->agpSize*1024*1024,
				&info->pciMemHandle);
    if (ret < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR, "[pci] Out of memory (%d)\n", ret);
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] %d kB allocated with handle 0x%08x\n",
	       info->agpSize*1024, info->pciMemHandle);

				/* Initialize the CCE ring buffer data */
    info->ringStart       = info->agpOffset;
    info->ringMapSize     = info->ringSize*1024*1024 + DRM_PAGE_SIZE;
    info->ringSizeLog2QW  = RADEONMinBits(info->ringSize*1024*1024/8)-1;

    info->ringReadOffset  = info->ringStart + info->ringMapSize;
    info->ringReadMapSize = DRM_PAGE_SIZE;

				/* Reserve space for vertex/indirect buffers */
    info->bufStart        = info->ringReadOffset + info->ringReadMapSize;
    info->bufMapSize      = info->bufSize*1024*1024;

    flags = DRM_READ_ONLY | DRM_LOCKED | DRM_KERNEL;

    if (drmAddMap(info->drmFD, info->ringStart, info->ringMapSize,
		  DRM_SCATTER_GATHER, flags, &info->ringHandle) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[pci] Could not add ring mapping\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] ring handle = 0x%08lx\n", info->ringHandle);

    if (drmMap(info->drmFD, info->ringHandle, info->ringMapSize,
	       (drmAddressPtr)&info->ring) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR, "[pci] Could not map ring\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] Ring mapped at 0x%08lx\n",
	       (unsigned long)info->ring);
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] Ring contents 0x%08lx\n",
	       *(unsigned long *)info->ring);

    if (drmAddMap(info->drmFD, info->ringReadOffset, info->ringReadMapSize,
		  DRM_SCATTER_GATHER, flags, &info->ringReadPtrHandle) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[pci] Could not add ring read ptr mapping\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] ring read ptr handle = 0x%08lx\n",
	       info->ringReadPtrHandle);

    if (drmMap(info->drmFD, info->ringReadPtrHandle, info->ringReadMapSize,
	       (drmAddressPtr)&info->ringReadPtr) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[pci] Could not map ring read ptr\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] Ring read ptr mapped at 0x%08lx\n",
	       (unsigned long)info->ringReadPtr);
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] Ring read ptr contents 0x%08lx\n",
	       *(unsigned long *)info->ringReadPtr);

    if (drmAddMap(info->drmFD, info->bufStart, info->bufMapSize,
		  DRM_SCATTER_GATHER, 0, &info->bufHandle) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[pci] Could not add vertex/indirect buffers mapping\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] vertex/indirect buffers handle = 0x%08lx\n",
	       info->bufHandle);

    if (drmMap(info->drmFD, info->bufHandle, info->bufMapSize,
	       (drmAddressPtr)&info->buf) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[pci] Could not map vertex/indirect buffers\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] Vertex/indirect buffers mapped at 0x%08lx\n",
	       (unsigned long)info->buf);
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] Vertex/indirect buffers contents 0x%08lx\n",
	       *(unsigned long *)info->buf);

    return TRUE;
}
#endif

/* Add a map for the MMIO registers that will be accessed by any
   DRI-based clients. */
static Bool RADEONDRIMapInit(RADEONInfoPtr info, ScreenPtr pScreen)
{
				/* Map registers */
    info->registerSize = RADEON_MMIOSIZE;
    if (drmAddMap(info->drmFD, info->MMIOAddr, info->registerSize,
		  DRM_REGISTERS, DRM_READ_ONLY, &info->registerHandle) < 0) {
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[drm] register handle = 0x%08lx\n", info->registerHandle);

    return TRUE;
}

/* Initialize the kernel data structures. */
static int RADEONDRIKernelInit(RADEONInfoPtr info, ScreenPtr pScreen)
{
    ScrnInfoPtr   pScrn       = xf86Screens[pScreen->myNum];
    int           cpp         = info->CurrentLayout.pixel_bytes;
    drmRadeonInit drmInfo;

    drmInfo.sarea_priv_offset   = sizeof(XF86DRISAREARec);
    drmInfo.is_pci              = info->IsPCI;
    drmInfo.cp_mode             = info->CPMode;
    drmInfo.agp_size            = info->agpSize*1024*1024;
    drmInfo.ring_size           = info->ringSize*1024*1024;
    drmInfo.usec_timeout        = info->CPusecTimeout;

    drmInfo.fb_bpp              = info->CurrentLayout.pixel_code;
    drmInfo.depth_bpp           = info->CurrentLayout.pixel_code;

    drmInfo.front_offset        = info->frontOffset;
    drmInfo.front_pitch         = info->frontPitch * cpp;
    drmInfo.back_offset         = info->backOffset;
    drmInfo.back_pitch          = info->backPitch * cpp;
    drmInfo.depth_offset        = info->depthOffset;
    drmInfo.depth_pitch         = info->depthPitch * cpp;

    drmInfo.fb_offset           = info->LinearAddr;
    drmInfo.mmio_offset         = info->registerHandle;
    drmInfo.ring_offset         = info->ringHandle;
    drmInfo.ring_rptr_offset    = info->ringReadPtrHandle;
    drmInfo.buffers_offset      = info->bufHandle;
    drmInfo.agp_textures_offset = info->agpTexHandle;

    if (drmRadeonInitCP(info->drmFD, &drmInfo) < 0) return FALSE;

    /* drmRadeonInitCP does an engine reset, which resets some engine
       registers back to their default values, so we need to restore
       those engine register here. */
    RADEONEngineRestore(pScrn);

    return TRUE;
}

/* Add a map for the vertex buffers that will be accessed by any
   DRI-based clients. */
static Bool RADEONDRIBufInit(RADEONInfoPtr info, ScreenPtr pScreen)
{
				/* Initialize vertex buffers */
    if (info->IsPCI) {
#if !defined(PCIGART_ENABLED)
	return TRUE;
#else
	info->bufNumBufs = drmAddBufs(info->drmFD,
				      info->bufMapSize / RADEON_BUFFER_SIZE,
				      RADEON_BUFFER_SIZE,
				      DRM_SG_BUFFER,
				      info->bufStart);
#endif
    } else {
	info->bufNumBufs = drmAddBufs(info->drmFD,
				      info->bufMapSize / RADEON_BUFFER_SIZE,
				      RADEON_BUFFER_SIZE,
				      DRM_AGP_BUFFER,
				      info->bufStart);
    }
    if (info->bufNumBufs <= 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[drm] Could not create vertex/indirect buffers list\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[drm] Added %d %d byte vertex/indirect buffers\n",
	       info->bufNumBufs, RADEON_BUFFER_SIZE);

    if (!(info->buffers = drmMapBufs(info->drmFD))) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[drm] Failed to map vertex/indirect buffers list\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[drm] Mapped %d vertex/indirect buffers\n",
	       info->buffers->count);

    return TRUE;
}

/* Initialize the CP state, and start the CP (if used by the X server) */
static void RADEONDRICPInit(ScrnInfoPtr pScrn)
{
    RADEONInfoPtr info = RADEONPTR(pScrn);

				/* Turn on bus mastering */
    info->BusCntl &= ~RADEON_BUS_MASTER_DIS;

				/* Make sure the CP is on for the X server */
    RADEONCP_START(pScrn, info);
    RADEONSelectBuffer(pScrn, RADEON_FRONT);
}

/* Initialize the DRI specific hardware state stored in the SAREA.
   Currently, this involves setting up the 3D hardware state. */
static void RADEONDRISAREAInit(ScreenPtr pScreen,
			       RADEONSAREAPrivPtr pSAREAPriv)
{
    ScrnInfoPtr           pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr         info  = RADEONPTR(pScrn);
    radeon_context_regs_t *ctx;
    radeon_texture_regs_t *tex;
    CARD32                color_fmt, depth_fmt;
    int                   i;

    switch (info->CurrentLayout.pixel_code) {
    case 16:
	color_fmt = RADEON_COLOR_FORMAT_RGB565;
	depth_fmt = RADEON_DEPTH_FORMAT_16BIT_INT_Z;
	break;
    case 32:
	color_fmt = RADEON_COLOR_FORMAT_ARGB8888;
	depth_fmt = RADEON_DEPTH_FORMAT_24BIT_INT_Z;
	break;
    default:
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[dri] RADEONDRISAREAInit failed: Unsupported depth (%d bpp).  Disabling DRI.\n",
		   info->CurrentLayout.pixel_code);
	return;
    }

    /* Initialize the context state */
    ctx = &pSAREAPriv->ContextState;

    ctx->pp_misc = (RADEON_ALPHA_TEST_PASS |
		    RADEON_CHROMA_FUNC_FAIL |
		    RADEON_CHROMA_KEY_NEAREST |
		    RADEON_SHADOW_FUNC_EQUAL |
		    RADEON_SHADOW_PASS_1 |
		    RADEON_RIGHT_HAND_CUBE_OGL);

    ctx->pp_fog_color = ((0x00000000 & RADEON_FOG_COLOR_MASK) |
			 RADEON_FOG_VERTEX |
			 RADEON_FOG_USE_DEPTH);

    ctx->re_solid_color = 0x00000000;

    ctx->rb3d_blendcntl = (RADEON_SRC_BLEND_GL_ONE |
			   RADEON_DST_BLEND_GL_ZERO );

    ctx->rb3d_depthoffset = info->depthOffset;

    ctx->rb3d_depthpitch = ((info->depthPitch & RADEON_DEPTHPITCH_MASK) |
			    RADEON_DEPTH_ENDIAN_NO_SWAP);

    ctx->rb3d_zstencilcntl = (depth_fmt |
			      RADEON_Z_TEST_LESS |
			      RADEON_STENCIL_TEST_ALWAYS |
			      RADEON_STENCIL_S_FAIL_KEEP |
			      RADEON_STENCIL_ZPASS_KEEP |
			      RADEON_STENCIL_ZFAIL_KEEP |
			      RADEON_Z_WRITE_ENABLE);

    ctx->pp_cntl = (RADEON_SCISSOR_ENABLE |
		    RADEON_ANTI_ALIAS_NONE);

    ctx->rb3d_cntl = (RADEON_PLANE_MASK_ENABLE |
		      color_fmt |
		      RADEON_ZBLOCK16);

    ctx->rb3d_coloroffset = (info->backOffset & RADEON_COLOROFFSET_MASK);

    ctx->re_width_height = ((0x7ff << RADEON_RE_WIDTH_SHIFT) |
			    (0x7ff << RADEON_RE_HEIGHT_SHIFT));

    ctx->rb3d_colorpitch = ((info->backPitch & RADEON_COLORPITCH_MASK) |
			    RADEON_COLOR_ENDIAN_NO_SWAP);

    ctx->se_cntl = (RADEON_FFACE_CULL_CW |
		    RADEON_BFACE_SOLID |
		    RADEON_FFACE_SOLID |
		    RADEON_FLAT_SHADE_VTX_LAST |
		    RADEON_DIFFUSE_SHADE_GOURAUD |
		    RADEON_ALPHA_SHADE_GOURAUD |
		    RADEON_SPECULAR_SHADE_GOURAUD |
		    RADEON_FOG_SHADE_GOURAUD |
		    RADEON_VPORT_XY_XFORM_ENABLE |
		    RADEON_VTX_PIX_CENTER_OGL |
		    RADEON_ROUND_MODE_TRUNC |
		    RADEON_ROUND_PREC_8TH_PIX);

    ctx->se_coord_fmt = (RADEON_VTX_XY_PRE_MULT_1_OVER_W0 |
			 RADEON_VTX_Z_PRE_MULT_1_OVER_W0 |
			 RADEON_TEX1_W_ROUTING_USE_Q1);

    ctx->re_line_pattern = ((0x0000 & RADEON_LINE_PATTERN_MASK) |
			    (0 << RADEON_LINE_REPEAT_COUNT_SHIFT) |
			    (0 << RADEON_LINE_PATTERN_START_SHIFT) |
			    RADEON_LINE_PATTERN_LITTLE_BIT_ORDER);

    ctx->re_line_state = ((0 << RADEON_LINE_CURRENT_PTR_SHIFT) |
			  (0 << RADEON_LINE_CURRENT_COUNT_SHIFT));

    ctx->se_line_width = 0x0000000;

    ctx->pp_lum_matrix = 0x00000000;

    ctx->pp_rot_matrix_0 = 0x00000000;
    ctx->pp_rot_matrix_1 = 0x00000000;

    ctx->rb3d_stencilrefmask =
	(CARD32)((0x000 << RADEON_STENCIL_REF_SHIFT) |
		 (0x0ff << RADEON_STENCIL_MASK_SHIFT) |
		 (0x0ff << RADEON_STENCIL_WRITEMASK_SHIFT));

    ctx->rb3d_ropcntl   = 0x00000000;
    ctx->rb3d_planemask = 0xffffffff;

    ctx->se_vport_xscale  = 0x00000000;
    ctx->se_vport_xoffset = 0x00000000;
    ctx->se_vport_yscale  = 0x00000000;
    ctx->se_vport_yoffset = 0x00000000;
    ctx->se_vport_zscale  = 0x00000000;
    ctx->se_vport_zoffset = 0x00000000;

    ctx->se_cntl_status = (RADEON_VC_NO_SWAP |
			   RADEON_TCL_BYPASS);

#ifdef TCL_ENABLE
   /* FIXME: Obviously these need to be properly initialized */
    ctx->se_tcl_material_emmissive.red   = 0x00000000;
    ctx->se_tcl_material_emmissive.green = 0x00000000;
    ctx->se_tcl_material_emmissive.blue  = 0x00000000;
    ctx->se_tcl_material_emmissive.alpha = 0x00000000;

    ctx->se_tcl_material_ambient.red     = 0x00000000;
    ctx->se_tcl_material_ambient.green   = 0x00000000;
    ctx->se_tcl_material_ambient.blue    = 0x00000000;
    ctx->se_tcl_material_ambient.alpha   = 0x00000000;

    ctx->se_tcl_material_diffuse.red     = 0x00000000;
    ctx->se_tcl_material_diffuse.green   = 0x00000000;
    ctx->se_tcl_material_diffuse.blue    = 0x00000000;
    ctx->se_tcl_material_diffuse.alpha   = 0x00000000;

    ctx->se_tcl_material_specular.red    = 0x00000000;
    ctx->se_tcl_material_specular.green  = 0x00000000;
    ctx->se_tcl_material_specular.blue   = 0x00000000;
    ctx->se_tcl_material_specular.alpha  = 0x00000000;

    ctx->se_tcl_shininess                = 0x00000000;
    ctx->se_tcl_output_vtx_fmt           = 0x00000000;
    ctx->se_tcl_output_vtx_sel           = 0x00000000;
    ctx->se_tcl_matrix_select_0          = 0x00000000;
    ctx->se_tcl_matrix_select_1          = 0x00000000;
    ctx->se_tcl_ucp_vert_blend_ctl       = 0x00000000;
    ctx->se_tcl_texture_proc_ctl         = 0x00000000;
    ctx->se_tcl_light_model_ctl          = 0x00000000;
    for ( i = 0 ; i < 4 ; i++ ) {
	ctx->se_tcl_per_light_ctl[i]     = 0x00000000;
    }
#endif

    ctx->re_top_left = ((0 << RADEON_RE_LEFT_SHIFT) |
			(0 << RADEON_RE_TOP_SHIFT) );

    ctx->re_misc = ((0 << RADEON_STIPPLE_X_OFFSET_SHIFT) |
		    (0 << RADEON_STIPPLE_Y_OFFSET_SHIFT) |
		    RADEON_STIPPLE_LITTLE_BIT_ORDER);

    /* Initialize the texture state */
    for (i = 0; i < RADEON_MAX_TEXTURE_UNITS; i++) {
	tex = &pSAREAPriv->TexState[i];

	tex->pp_txfilter     = 0x00000000;
	tex->pp_txformat     = 0x00000000;
	tex->pp_txoffset     = 0x00000000;
	tex->pp_txcblend     = 0x00000000;
	tex->pp_txablend     = 0x00000000;
	tex->pp_tfactor      = 0x00000000;
	tex->pp_border_color = 0x00000000;
    }

    /* Mark the context as dirty */
    pSAREAPriv->dirty    = RADEON_UPLOAD_ALL;

    /* Mark the X server as the last context owner */
    pSAREAPriv->ctxOwner = DRIGetContext(pScreen);
}

/* Initialize the screen-specific data structures for the DRI and the
   Radeon.  This is the main entry point to the device-specific
   initialization code.  It calls device-independent DRI functions to
   create the DRI data structures and initialize the DRI state. */
Bool RADEONDRIScreenInit(ScreenPtr pScreen)
{
    ScrnInfoPtr   pScrn   = xf86Screens[pScreen->myNum];
    RADEONInfoPtr info    = RADEONPTR(pScrn);
    DRIInfoPtr    pDRIInfo;
    RADEONDRIPtr  pRADEONDRI;
    int           major, minor, patch;
    drmVersionPtr version;

    /* Check that the GLX, DRI, and DRM modules have been loaded by testing
     * for known symbols in each module. */
    if (!xf86LoaderCheckSymbol("GlxSetVisualConfigs")) return FALSE;
    if (!xf86LoaderCheckSymbol("DRIScreenInit"))       return FALSE;
    if (!xf86LoaderCheckSymbol("drmAvailable"))        return FALSE;
    if (!xf86LoaderCheckSymbol("DRIQueryVersion")) {
      xf86DrvMsg(pScreen->myNum, X_ERROR,
                 "[dri] RADEONDRIScreenInit failed (libdri.a too old)\n");
      return FALSE;
    }

    /* Check the DRI version */
    DRIQueryVersion(&major, &minor, &patch);
    if (major != 4 || minor < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[dri] RADEONDRIScreenInit failed because of a version mismatch.\n"
		   "[dri] libDRI version is %d.%d.%d but version 4.0.x is needed.\n"
		   "[dri] Disabling DRI.\n",
		   major, minor, patch);
	return FALSE;
    }

    switch (info->CurrentLayout.pixel_code) {
    case 8:
    case 15:
    case 24:
	/* These modes are not supported (yet). */
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[dri] RADEONInitVisualConfigs failed (depth %d not supported).  "
		   "Disabling DRI.\n", info->CurrentLayout.pixel_code);
	return FALSE;

	/* Only 16 and 32 color depths are supports currently. */
    case 16:
    case 32:
	break;
    }

    /* Create the DRI data structure, and fill it in before calling the
       DRIScreenInit(). */
    if (!(pDRIInfo = DRICreateInfoRec())) return FALSE;

    info->pDRIInfo                       = pDRIInfo;
    pDRIInfo->drmDriverName              = RADEON_DRIVER_NAME;
    pDRIInfo->clientDriverName           = RADEON_DRIVER_NAME;
    pDRIInfo->busIdString                = xalloc(64);
    sprintf(pDRIInfo->busIdString,
	    "PCI:%d:%d:%d",
	    info->PciInfo->bus,
	    info->PciInfo->device,
	    info->PciInfo->func);
    pDRIInfo->ddxDriverMajorVersion      = RADEON_VERSION_MAJOR;
    pDRIInfo->ddxDriverMinorVersion      = RADEON_VERSION_MINOR;
    pDRIInfo->ddxDriverPatchVersion      = RADEON_VERSION_PATCH;
    pDRIInfo->frameBufferPhysicalAddress = info->LinearAddr;
    pDRIInfo->frameBufferSize            = info->FbMapSize;
    pDRIInfo->frameBufferStride          = (pScrn->displayWidth *
					    info->CurrentLayout.pixel_bytes);
    pDRIInfo->ddxDrawableTableEntry      = RADEON_MAX_DRAWABLES;
    pDRIInfo->maxDrawableTableEntry      = (SAREA_MAX_DRAWABLES
					    < RADEON_MAX_DRAWABLES
					    ? SAREA_MAX_DRAWABLES
					    : RADEON_MAX_DRAWABLES);
#ifdef PER_CONTEXT_SAREA
    /* This is only here for testing per-context SAREAs.  When used, the
       magic number below would be properly defined in a header file. */
    info->perctx_sarea_size = 64 * 1024;
#endif

#ifdef NOT_DONE
    /* FIXME: Need to extend DRI protocol to pass this size back to
     * client for SAREA mapping that includes a device private record
     */
    pDRIInfo->SAREASize =
	((sizeof(XF86DRISAREARec) + 0xfff) & 0x1000); /* round to page */
    /* + shared memory device private rec */
#else
    /* For now the mapping works by using a fixed size defined
     * in the SAREA header
     */
    if (sizeof(XF86DRISAREARec)+sizeof(RADEONSAREAPriv)>SAREA_MAX) {
	ErrorF("Data does not fit in SAREA\n");
	return FALSE;
    }
    pDRIInfo->SAREASize = SAREA_MAX;
#endif

    if (!(pRADEONDRI = (RADEONDRIPtr)xcalloc(sizeof(RADEONDRIRec),1))) {
	DRIDestroyInfoRec(info->pDRIInfo);
	info->pDRIInfo = NULL;
	return FALSE;
    }
    pDRIInfo->devPrivate     = pRADEONDRI;
    pDRIInfo->devPrivateSize = sizeof(RADEONDRIRec);
    pDRIInfo->contextSize    = sizeof(RADEONDRIContextRec);

    pDRIInfo->CreateContext  = RADEONCreateContext;
    pDRIInfo->DestroyContext = RADEONDestroyContext;
    pDRIInfo->SwapContext    = RADEONDRISwapContext;
    pDRIInfo->InitBuffers    = RADEONDRIInitBuffers;
    pDRIInfo->MoveBuffers    = RADEONDRIMoveBuffers;
    pDRIInfo->bufferRequests = DRI_ALL_WINDOWS;

    pDRIInfo->createDummyCtx     = TRUE;
    pDRIInfo->createDummyCtxPriv = FALSE;

    if (!DRIScreenInit(pScreen, pDRIInfo, &info->drmFD)) {
	xf86DrvMsg(pScreen->myNum, X_ERROR, "[dri] DRIScreenInit failed.  Disabling DRI.\n");
	xfree(pDRIInfo->devPrivate);
	pDRIInfo->devPrivate = NULL;
	DRIDestroyInfoRec(pDRIInfo);
	pDRIInfo = NULL;
	return FALSE;
    }

    /* Check the radeon DRM version */
    version = drmGetVersion(info->drmFD);
    if (version) {
	if (version->version_major != 1 ||
	    version->version_minor < 1) {
            /* incompatible drm version */
            xf86DrvMsg(pScreen->myNum, X_ERROR,
                "[dri] RADEONDRIScreenInit failed because of a version mismatch.\n"
		"[dri] radeon.o kernel module version is %d.%d.%d but version 1.1.x is needed.\n"
		"[dri] Disabling DRI.\n",
                version->version_major,
                version->version_minor,
                version->version_patchlevel);
            drmFreeVersion(version);
            RADEONDRICloseScreen(pScreen);
            return FALSE;
	}
	drmFreeVersion(version);
    }

#if !defined(PCIGART_ENABLED)
				/* Initialize AGP */
    if (!info->IsPCI && !RADEONDRIAgpInit(info, pScreen)) {
	RADEONDRICloseScreen(pScreen);
	return FALSE;
    }

				/* Initialize PCI */
    if (info->IsPCI) {
	xf86DrvMsg(pScreen->myNum, X_ERROR, "[dri] PCI cards not yet supported.  Disabling DRI.\n");
	RADEONDRICloseScreen(pScreen);
	return FALSE;
    }
#else
				/* Initialize AGP */
    if (!info->IsPCI && !RADEONDRIAgpInit(info, pScreen)) {
	info->IsPCI = TRUE;
	xf86DrvMsg(pScreen->myNum, X_WARNING,
		   "[agp] AGP failed to initialize -- falling back to PCI mode.\n");
	xf86DrvMsg(pScreen->myNum, X_WARNING,
		   "[agp] Make sure you have the agpgart kernel module loaded.\n");
    }

				/* Initialize PCI */
    if (info->IsPCI && !RADEONDRIPciInit(info, pScreen)) {
	RADEONDRICloseScreen(pScreen);
	return FALSE;
    }
#endif

				/* DRIScreenInit doesn't add all the
                                   common mappings.  Add additional
                                   mappings here. */
    if (!RADEONDRIMapInit(info, pScreen)) {
	RADEONDRICloseScreen(pScreen);
	return FALSE;
    }

				/* FIXME: When are these mappings unmapped? */

    if (!RADEONInitVisualConfigs(pScreen)) {
	RADEONDRICloseScreen(pScreen);
	return FALSE;
    }
    xf86DrvMsg(pScrn->scrnIndex, X_INFO, "[dri] Visual configs initialized\n");

    return TRUE;
}

/* Finish initializing the device-dependent DRI state, and call
   DRIFinishScreenInit() to complete the device-independent DRI
   initialization. */
Bool RADEONDRIFinishScreenInit(ScreenPtr pScreen)
{
    ScrnInfoPtr        pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr      info  = RADEONPTR(pScrn);
    RADEONSAREAPrivPtr pSAREAPriv;
    RADEONDRIPtr       pRADEONDRI;

    info->pDRIInfo->driverSwapMethod = DRI_HIDE_X_CONTEXT;
    /* info->pDRIInfo->driverSwapMethod = DRI_SERVER_SWAP; */

    /* NOTE: DRIFinishScreenInit must be called before *DRIKernelInit
       because *DRIKernelInit requires that the hardware lock is held by
       the X server, and the first time the hardware lock is grabbed is
       in DRIFinishScreenInit. */
    if (!DRIFinishScreenInit(pScreen)) {
	RADEONDRICloseScreen(pScreen);
	return FALSE;
    }

    /* Initialize the kernel data structures */
    if (!RADEONDRIKernelInit(info, pScreen)) {
	RADEONDRICloseScreen(pScreen);
	return FALSE;
    }

    /* Initialize the vertex buffers list */
    if (!RADEONDRIBufInit(info, pScreen)) {
	RADEONDRICloseScreen(pScreen);
	return FALSE;
    }

    /* Initialize and start the CP if required */
    RADEONDRICPInit(pScrn);

    /* Initialize the SAREA private data structure */
    pSAREAPriv = (RADEONSAREAPrivPtr)DRIGetSAREAPrivate(pScreen);
    memset(pSAREAPriv, 0, sizeof(*pSAREAPriv));

    RADEONDRISAREAInit(pScreen, pSAREAPriv);

    pRADEONDRI                    = (RADEONDRIPtr)info->pDRIInfo->devPrivate;

    pRADEONDRI->deviceID          = info->Chipset;
    pRADEONDRI->width             = pScrn->virtualX;
    pRADEONDRI->height            = pScrn->virtualY;
    pRADEONDRI->depth             = pScrn->depth;
    pRADEONDRI->bpp               = pScrn->bitsPerPixel;

    pRADEONDRI->IsPCI             = info->IsPCI;
    pRADEONDRI->AGPMode           = info->agpMode;

    pRADEONDRI->frontOffset       = info->frontOffset;
    pRADEONDRI->frontPitch        = info->frontPitch;
    pRADEONDRI->backOffset        = info->backOffset;
    pRADEONDRI->backPitch         = info->backPitch;
    pRADEONDRI->depthOffset       = info->depthOffset;
    pRADEONDRI->depthPitch        = info->depthPitch;
    pRADEONDRI->textureOffset     = info->textureOffset;
    pRADEONDRI->textureSize       = info->textureSize;
    pRADEONDRI->log2TexGran       = info->log2TexGran;

    pRADEONDRI->registerHandle    = info->registerHandle;
    pRADEONDRI->registerSize      = info->registerSize;

    pRADEONDRI->statusHandle      = info->ringReadPtrHandle;
    pRADEONDRI->statusSize        = info->ringReadMapSize;

    pRADEONDRI->agpTexHandle      = info->agpTexHandle;
    pRADEONDRI->agpTexMapSize     = info->agpTexMapSize;
    pRADEONDRI->log2AGPTexGran    = info->log2AGPTexGran;
    pRADEONDRI->agpTexOffset      = info->agpTexStart;

    pRADEONDRI->sarea_priv_offset = sizeof(XF86DRISAREARec);

#ifdef PER_CONTEXT_SAREA
    /* Set per-context SAREA size */
    pRADEONDRI->perctx_sarea_size = info->perctx_sarea_size;
#endif

    return TRUE;
}

/* The screen is being closed, so clean up any state and free any
   resources used by the DRI. */
void RADEONDRICloseScreen(ScreenPtr pScreen)
{
    ScrnInfoPtr   pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr info  = RADEONPTR(pScrn);

				/* Stop the CP */
    if (info->directRenderingEnabled) {
	RADEONCP_STOP(pScrn, info);
    }

				/* De-allocate vertex buffers */
    if (info->buffers) {
	drmUnmapBufs(info->buffers);
	info->buffers = NULL;
    }

				/* De-allocate all kernel resources */
    drmRadeonCleanupCP(info->drmFD);

				/* De-allocate all AGP resources */
    if (info->agpTex) {
	drmUnmap(info->agpTex, info->agpTexMapSize);
	info->agpTex = NULL;
    }
    if (info->buf) {
	drmUnmap(info->buf, info->bufMapSize);
	info->buf = NULL;
    }
    if (info->ringReadPtr) {
	drmUnmap(info->ringReadPtr, info->ringReadMapSize);
	info->ringReadPtr = NULL;
    }
    if (info->ring) {
	drmUnmap(info->ring, info->ringMapSize);
	info->ring = NULL;
    }
    if (info->agpMemHandle) {
	drmAgpUnbind(info->drmFD, info->agpMemHandle);
	drmAgpFree(info->drmFD, info->agpMemHandle);
	info->agpMemHandle = 0;
	drmAgpRelease(info->drmFD);
    }
    if (info->pciMemHandle) {
	drmScatterGatherFree(info->drmFD, info->pciMemHandle);
	info->pciMemHandle = 0;
    }

				/* De-allocate all DRI resources */
    DRICloseScreen(pScreen);

				/* De-allocate all DRI data structures */
    if (info->pDRIInfo) {
	if (info->pDRIInfo->devPrivate) {
	    xfree(info->pDRIInfo->devPrivate);
	    info->pDRIInfo->devPrivate = NULL;
	}
	DRIDestroyInfoRec(info->pDRIInfo);
	info->pDRIInfo = NULL;
    }
    if (info->pVisualConfigs) {
	xfree(info->pVisualConfigs);
	info->pVisualConfigs = NULL;
    }
    if (info->pVisualConfigsPriv) {
	xfree(info->pVisualConfigsPriv);
	info->pVisualConfigsPriv = NULL;
    }
}
@


1.1.9.1
log
@OpenBSD just has imported exactly this tree into their vendor branch,
called the same tag, in XF4/xc
This is, apparently, the last XFree86 snapshot before the licence change
(ie, addition of the advertising clause)

Since the developers don't see any problems with that, and we would like
to integrate improvements done by the remaining one or two (or so) XFree86
developers (j/k), this prepares enabling us to update X-Window in the future.
@
text
@d1 1
a1 1
/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/ati/radeon_dri.c,v 1.40 2003/11/10 18:41:22 tsi Exp $ */
d23 1
a23 1
 * NON-INFRINGEMENT.  IN NO EVENT SHALL ATI, VA LINUX SYSTEMS AND/OR
d32 1
a32 1
 *   Kevin E. Martin <martin@@xfree86.org>
a40 1
#include "radeon_macros.h"
d43 1
a47 1
#include "xf86PciInfo.h"
a49 2

#include "shadowfb.h"
a53 1
#include "radeon_sarea.h"
d55 8
a62 2
/* HACK - for now, put this here... */
/* Alpha - this may need to be a variable to handle UP1x00 vs TITAN */
a70 10

static Bool RADEONDRICloseFullScreen(ScreenPtr pScreen);
static Bool RADEONDRIOpenFullScreen(ScreenPtr pScreen);
static void RADEONDRITransitionTo2d(ScreenPtr pScreen);
static void RADEONDRITransitionTo3d(ScreenPtr pScreen);
static void RADEONDRITransitionMultiToSingle3d(ScreenPtr pScreen);
static void RADEONDRITransitionSingleToMulti3d(ScreenPtr pScreen);

static void RADEONDRIRefreshArea(ScrnInfoPtr pScrn, int num, BoxPtr pbox);

d72 3
a74 4
 * These are combined with the visual configs that the indirect
 * rendering core supports, and the intersection is exported to the
 * client.
 */
d77 3
a79 3
    ScrnInfoPtr          pScrn             = xf86Screens[pScreen->myNum];
    RADEONInfoPtr        info              = RADEONPTR(pScrn);
    int                  numConfigs        = 0;
d81 1
a81 1
    RADEONConfigPrivPtr  pRADEONConfigs    = 0;
d83 1
a83 3
    int                  i, accum, stencil, db, use_db;

    use_db = !info->noBackBuffer ? 1 : 0;
d90 1
a90 2
		   "[dri] RADEONInitVisualConfigs failed "
		   "(depth %d not supported).  "
a100 1
	if (use_db)             numConfigs *= 2;
d103 2
a104 2
	      = (__GLXvisualConfig *)xcalloc(sizeof(__GLXvisualConfig),
					     numConfigs))) {
d109 1
a109 1
					     numConfigs))) {
d114 2
a115 2
	      = (RADEONConfigPrivPtr *)xcalloc(sizeof(RADEONConfigPrivPtr),
					       numConfigs))) {
d122 1
a122 2
	for (db = 0; db <= use_db; db++) {
	  for (accum = 0; accum <= RADEON_USE_ACCUM; accum++) {
d148 1
a148 4
		if (db)
		    pConfigs[i].doubleBuffer   = TRUE;
		else
		    pConfigs[i].doubleBuffer   = FALSE;
d153 1
a153 1
		    pConfigs[i].stencilSize    = 8;
d158 2
a159 2
		if (accum) {
		   pConfigs[i].visualRating    = GLX_SLOW_CONFIG;
d161 1
a161 1
		   pConfigs[i].visualRating    = GLX_NONE;
a170 1
	  }
a172 1

a176 1
	if (use_db)             numConfigs *= 2;
d179 2
a180 2
	      = (__GLXvisualConfig *)xcalloc(sizeof(__GLXvisualConfig),
					     numConfigs))) {
d185 1
a185 1
					     numConfigs))) {
d190 2
a191 2
	      = (RADEONConfigPrivPtr *)xcalloc(sizeof(RADEONConfigPrivPtr),
					       numConfigs))) {
d198 1
a198 2
	for (db = 0; db <= use_db; db++) {
	  for (accum = 0; accum <= RADEON_USE_ACCUM; accum++) {
d224 1
a224 4
		if (db)
		    pConfigs[i].doubleBuffer   = TRUE;
		else
		    pConfigs[i].doubleBuffer   = FALSE;
d226 1
a226 1
		pConfigs[i].bufferSize         = 32;
d236 2
a237 2
		if (accum) {
		   pConfigs[i].visualRating    = GLX_SLOW_CONFIG;
d239 1
a239 1
		   pConfigs[i].visualRating    = GLX_NONE;
a248 1
	  }
d266 3
a268 3
    ScrnInfoPtr          pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr        info  = RADEONPTR(pScrn);
    RADEONDRIContextPtr  ctx_info;
d278 1
a278 1
	xf86DrvMsg(pScrn->scrnIndex, X_INFO,
d281 1
a281 1
	return FALSE;
d286 1
a286 1
	xf86DrvMsg(pScrn->scrnIndex, X_INFO,
d289 2
a290 2
	drmRmMap(info->drmFD, ctx_info->sarea_handle);
	return FALSE;
d303 3
a305 3
    ScrnInfoPtr          pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr        info = RADEONPTR(pScrn);
    RADEONDRIContextPtr  ctx_info;
d307 1
a307 1
    ctx_info = (RADEONDRIContextPtr)contextStore;
d311 1
a311 1
	xf86DrvMsg(pScrn->scrnIndex, X_INFO,
d319 5
a323 6
 * context to be saved and the X server's context to be loaded.  This is
 * not necessary for the Radeon since the client detects when it's
 * context is not currently loaded and then load's it itself.  Since the
 * registers to start and stop the CP are privileged, only the X server
 * can start/stop the engine.
 */
d326 2
a327 2
    ScrnInfoPtr    pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr  info  = RADEONPTR(pScrn);
d333 5
a337 6
 * context to be saved and the last client's context to be loaded.  This
 * is not necessary for the Radeon since the client detects when it's
 * context is not currently loaded and then load's it itself.  Since the
 * registers to start and stop the CP are privileged, only the X server
 * can start/stop the engine.
 */
d340 2
a341 2
    ScrnInfoPtr    pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr  info  = RADEONPTR(pScrn);
d357 3
a359 4
 * is currently only used to perform any functions necessary when
 * entering or leaving the X server, and in the future might not be
 * necessary.
 */
a369 1

d382 2
a383 1
static CARD32 radeon_mba_z16(RADEONInfoPtr info, int x, int y)
d385 2
a386 3
    CARD32  pitch   = info->frontPitch;
    CARD32  address = 0;			/* a[0]    = 0           */
    CARD32  ba;
d401 2
a402 1
static CARD32 radeon_mba_z32(RADEONInfoPtr info, int x, int y)
d404 2
a405 3
    CARD32  pitch   = info->frontPitch;
    CARD32  address = 0;			/* a[0..1] = 0           */
    CARD32  ba;
d441 1
a441 2
    d = (*(CARD32 *)(pointer)(buf + radeon_mba_z32(info, (_x), (_y)))	\
	 & 0x00ffffff)
d449 5
a453 5
    RADEONInfoPtr  info = RADEONPTR(pScrn);
    unsigned char *buf  = info->FB + info->depthOffset;
    int            xstart, xend, xdir;
    int            ystart, yend, ydir;
    int            x, y, d;
a469 1

d478 1
a478 3

    default:
	break;
d482 1
a482 1
/* Initialize the state of the back and depth buffers */
d485 73
a557 3
   /* NOOP.  There's no need for the 2d driver to be clearing buffers
    * for the 3d client.  It knows how to do that on its own.
    */
d570 19
a588 19
    ScreenPtr      pScreen  = pParent->drawable.pScreen;
    ScrnInfoPtr    pScrn    = xf86Screens[pScreen->myNum];
    RADEONInfoPtr  info     = RADEONPTR(pScrn);

    BoxPtr         pboxTmp, pboxNext, pboxBase;
    DDXPointPtr    pptTmp;
    int            xdir, ydir;

    int            screenwidth = pScrn->virtualX;
    int            screenheight = pScrn->virtualY;

    BoxPtr         pbox     = REGION_RECTS(prgnSrc);
    int            nbox     = REGION_NUM_RECTS(prgnSrc);

    BoxPtr         pboxNew1 = NULL;
    BoxPtr         pboxNew2 = NULL;
    DDXPointPtr    pptNew1  = NULL;
    DDXPointPtr    pptNew2  = NULL;
    DDXPointPtr    pptSrc   = &ptOldOrg;
d590 2
a591 2
    int            dx       = pParent->drawable.x - ptOldOrg.x;
    int            dy       = pParent->drawable.y - ptOldOrg.y;
a600 1

a605 1

a606 1

a609 1

a611 1

a615 1

a617 1

a635 1

a642 1

a643 1

a647 1

a649 1

a653 1

a655 1

d670 6
a675 6
	int  xa    = pbox->x1;
	int  ya    = pbox->y1;
	int  destx = xa + dx;
	int  desty = ya + dy;
	int  w     = pbox->x2 - xa + 1;
	int  h     = pbox->y2 - ya + 1;
d690 1
d692 1
a692 2
	if (info->depthMoves) {
	    RADEONSelectBuffer(pScrn, RADEON_DEPTH);
a696 1
	}
d709 3
a711 1
static void RADEONDRIInitGARTValues(RADEONInfoPtr info)
d713 5
a717 1
    int            s, l;
d719 4
a722 6
    info->gartOffset = 0;

				/* Initialize the CP ring buffer data */
    info->ringStart       = info->gartOffset;
    info->ringMapSize     = info->ringSize*1024*1024 + DRM_PAGE_SIZE;
    info->ringSizeLog2QW  = RADEONMinBits(info->ringSize*1024*1024/8)-1;
d724 4
a727 6
    info->ringReadOffset  = info->ringStart + info->ringMapSize;
    info->ringReadMapSize = DRM_PAGE_SIZE;

				/* Reserve space for vertex/indirect buffers */
    info->bufStart        = info->ringReadOffset + info->ringReadMapSize;
    info->bufMapSize      = info->bufSize*1024*1024;
d729 3
a731 16
				/* Reserve the rest for GART textures */
    info->gartTexStart     = info->bufStart + info->bufMapSize;
    s = (info->gartSize*1024*1024 - info->gartTexStart);
    l = RADEONMinBits((s-1) / RADEON_NR_TEX_REGIONS);
    if (l < RADEON_LOG_TEX_GRANULARITY) l = RADEON_LOG_TEX_GRANULARITY;
    info->gartTexMapSize   = (s >> l) << l;
    info->log2GARTTexGran  = l;
}

/* Set AGP transfer mode according to requests and constraints */
static Bool RADEONSetAgpMode(RADEONInfoPtr info, ScreenPtr pScreen)
{
    unsigned char *RADEONMMIO = info->MMIO;
    unsigned long mode   = drmAgpGetMode(info->drmFD);	/* Default mode */
    unsigned int  vendor = drmAgpVendorId(info->drmFD);
    unsigned int  device = drmAgpDeviceId(info->drmFD);
a739 11
    if (info->agpFastWrite) mode |= RADEON_AGP_FW_MODE;

    if ((vendor == PCI_VENDOR_AMD) &&
	(device == PCI_CHIP_AMD761)) {

	/* Disable fast write for AMD 761 chipset, since they cause
	 * lockups when enabled.
	 */
	mode &= ~0x10; /* FIXME: Magic number */
    }

d752 1
a752 17
    /* Workaround for some hardware bugs */
    if (info->ChipFamily < CHIP_FAMILY_R200)
	OUTREG(RADEON_AGP_CNTL, INREG(RADEON_AGP_CNTL) | 0x000e0000);

				/* Modify the mode if the default mode
				 * is not appropriate for this
				 * particular combination of graphics
				 * card and AGP chipset.
				 */

    return TRUE;
}

/* Initialize Radeon's AGP registers */
static void RADEONSetAgpBase(RADEONInfoPtr info)
{
    unsigned char *RADEONMMIO = info->MMIO;
d754 1
a754 21
    OUTREG(RADEON_AGP_BASE, drmAgpBase(info->drmFD));
}

/* Initialize the AGP state.  Request memory for use in AGP space, and
 * initialize the Radeon registers to point to that memory.
 */
static Bool RADEONDRIAgpInit(RADEONInfoPtr info, ScreenPtr pScreen)
{
    int            ret;

    if (drmAgpAcquire(info->drmFD) < 0) {
	xf86DrvMsg(pScreen->myNum, X_WARNING, "[agp] AGP not available\n");
	return FALSE;
    }

    if (!RADEONSetAgpMode(info, pScreen))
	return FALSE;

    RADEONDRIInitGARTValues(info);

    if ((ret = drmAgpAlloc(info->drmFD, info->gartSize*1024*1024, 0, NULL,
d761 2
a762 2
	       "[agp] %d kB allocated with handle 0x%08lx\n",
	       info->gartSize*1024, info->agpMemHandle);
d765 1
a765 1
		   info->agpMemHandle, info->gartOffset) < 0) {
d772 20
d850 2
a851 2
    if (drmAddMap(info->drmFD, info->gartTexStart, info->gartTexMapSize,
		  DRM_AGP, 0, &info->gartTexHandle) < 0) {
d853 1
a853 1
		   "[agp] Could not add GART texture map mapping\n");
d857 2
a858 2
	       "[agp] GART texture map handle = 0x%08lx\n",
	       info->gartTexHandle);
d860 2
a861 2
    if (drmMap(info->drmFD, info->gartTexHandle, info->gartTexMapSize,
	       (drmAddressPtr)&info->gartTex) < 0) {
d863 1
a863 1
		   "[agp] Could not map GART texture map\n");
d867 6
a872 2
	       "[agp] GART Texture map mapped at 0x%08lx\n",
	       (unsigned long)info->gartTex);
d874 3
a876 1
    RADEONSetAgpBase(info);
d881 3
a883 3
/* Initialize the PCI GART state.  Request memory for use in PCI space,
 * and initialize the Radeon registers to point to that memory.
 */
d886 4
a889 2
    int  ret;
    int  flags = DRM_READ_ONLY | DRM_LOCKED | DRM_KERNEL;
d891 1
a891 1
    ret = drmScatterGatherAlloc(info->drmFD, info->gartSize*1024*1024,
d898 2
a899 2
	       "[pci] %d kB allocated with handle 0x%08lx\n",
	       info->gartSize*1024, info->pciMemHandle);
d901 13
a913 1
    RADEONDRIInitGARTValues(info);
d934 1
a934 1
	       *(unsigned long *)(pointer)info->ring);
d957 1
a957 1
	       *(unsigned long *)(pointer)info->ringReadPtr);
d980 1
a980 21
	       *(unsigned long *)(pointer)info->buf);

    if (drmAddMap(info->drmFD, info->gartTexStart, info->gartTexMapSize,
		  DRM_SCATTER_GATHER, 0, &info->gartTexHandle) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[pci] Could not add GART texture map mapping\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] GART texture map handle = 0x%08lx\n",
	       info->gartTexHandle);

    if (drmMap(info->drmFD, info->gartTexHandle, info->gartTexMapSize,
	       (drmAddressPtr)&info->gartTex) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[pci] Could not map GART texture map\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] GART Texture map mapped at 0x%08lx\n",
	       (unsigned long)info->gartTex);
d984 1
d987 1
a987 2
 * DRI-based clients.
 */
d1002 1
a1002 1
/* Initialize the kernel data structures */
d1005 3
a1007 12
    ScrnInfoPtr    pScrn = xf86Screens[pScreen->myNum];
    int            cpp   = info->CurrentLayout.pixel_bytes;
    drmRadeonInit  drmInfo;

    memset(&drmInfo, 0, sizeof(drmRadeonInit));

    if ((info->ChipFamily == CHIP_FAMILY_R200) ||
	(info->ChipFamily == CHIP_FAMILY_RV250) ||
	(info->ChipFamily == CHIP_FAMILY_RV280) )
       drmInfo.func             = DRM_RADEON_INIT_R200_CP;
    else
       drmInfo.func             = DRM_RADEON_INIT_CP;
d1012 1
a1012 1
    drmInfo.gart_size           = info->gartSize*1024*1024;
d1026 1
a1026 1
    drmInfo.fb_offset           = info->fbHandle;
d1031 1
a1031 1
    drmInfo.gart_textures_offset= info->gartTexHandle;
d1033 1
a1033 3
    if (drmCommandWrite(info->drmFD, DRM_RADEON_CP_INIT,
			&drmInfo, sizeof(drmRadeonInit)) < 0)
	return FALSE;
d1035 3
a1037 4
    /* DRM_RADEON_CP_INIT does an engine reset, which resets some engine
     * registers back to their default values, so we need to restore
     * those engine register here.
     */
a1042 26
static void RADEONDRIGartHeapInit(RADEONInfoPtr info, ScreenPtr pScreen)
{
    drmRadeonMemInitHeap drmHeap;

    /* Start up the simple memory manager for GART space */
    if (info->drmMinor >= 6) {
	drmHeap.region = RADEON_MEM_REGION_GART;
	drmHeap.start  = 0;
	drmHeap.size   = info->gartTexMapSize;

	if (drmCommandWrite(info->drmFD, DRM_RADEON_INIT_HEAP,
			    &drmHeap, sizeof(drmHeap))) {
	    xf86DrvMsg(pScreen->myNum, X_ERROR,
		       "[drm] Failed to initialize GART heap manager\n");
	} else {
	    xf86DrvMsg(pScreen->myNum, X_INFO,
		       "[drm] Initialized kernel GART heap manager, %d\n",
		       info->gartTexMapSize);
	}
    } else {
	xf86DrvMsg(pScreen->myNum, X_INFO,
		   "[drm] Kernel module too old (1.%d) for GART heap manager\n",
		   info->drmMinor);
    }
}

d1044 1
a1044 2
 * DRI-based clients.
 */
d1048 17
a1064 6
    info->bufNumBufs = drmAddBufs(info->drmFD,
				  info->bufMapSize / RADEON_BUFFER_SIZE,
				  RADEON_BUFFER_SIZE,
				  info->IsPCI ? DRM_SG_BUFFER : DRM_AGP_BUFFER,
				  info->bufStart);

a1085 30
static void RADEONDRIIrqInit(RADEONInfoPtr info, ScreenPtr pScreen)
{
    ScrnInfoPtr pScrn = xf86Screens[pScreen->myNum];

    if (!info->irq) {
	info->irq = drmGetInterruptFromBusID(
	    info->drmFD,
	    ((pciConfigPtr)info->PciInfo->thisCard)->busnum,
	    ((pciConfigPtr)info->PciInfo->thisCard)->devnum,
	    ((pciConfigPtr)info->PciInfo->thisCard)->funcnum);

	if ((drmCtlInstHandler(info->drmFD, info->irq)) != 0) {
	    xf86DrvMsg(pScrn->scrnIndex, X_INFO,
		       "[drm] failure adding irq handler, "
		       "there is a device already using that irq\n"
		       "[drm] falling back to irq-free operation\n");
	    info->irq = 0;
	} else {
	    unsigned char *RADEONMMIO = info->MMIO;
	    info->ModeReg.gen_int_cntl = INREG( RADEON_GEN_INT_CNTL );
	}
    }

    if (info->irq)
	xf86DrvMsg(pScrn->scrnIndex, X_INFO,
		   "[drm] dma control initialized, using IRQ %d\n",
		   info->irq);
}


d1089 1
a1089 1
    RADEONInfoPtr  info = RADEONPTR(pScrn);
d1099 186
d1287 3
a1289 4
 * Radeon.  This is the main entry point to the device-specific
 * initialization code.  It calls device-independent DRI functions to
 * create the DRI data structures and initialize the DRI state.
 */
d1292 6
a1297 6
    ScrnInfoPtr    pScrn   = xf86Screens[pScreen->myNum];
    RADEONInfoPtr  info    = RADEONPTR(pScrn);
    DRIInfoPtr     pDRIInfo;
    RADEONDRIPtr   pRADEONDRI;
    int            major, minor, patch;
    drmVersionPtr  version;
d1300 1
a1300 2
     * for known symbols in each module.
     */
d1306 1
a1306 1
		 "[dri] RADEONDRIScreenInit failed (libdri.a too old)\n");
d1314 2
a1315 4
		   "[dri] RADEONDRIScreenInit failed because of a version "
		   "mismatch.\n"
		   "[dri] libDRI version is %d.%d.%d but version 4.0.x is "
		   "needed.\n"
d1327 1
a1327 2
		   "[dri] RADEONInitVisualConfigs failed "
		   "(depth %d not supported).  "
d1338 1
a1338 2
     * DRIScreenInit().
     */
d1343 1
a1343 8

    if ( (info->ChipFamily == CHIP_FAMILY_R200) ||
	 (info->ChipFamily == CHIP_FAMILY_RV250) ||
	 (info->ChipFamily == CHIP_FAMILY_RV280) )
       pDRIInfo->clientDriverName        = R200_DRIVER_NAME;
    else
       pDRIInfo->clientDriverName        = RADEON_DRIVER_NAME;

a1361 1

d1372 2
a1373 2
    pDRIInfo->SAREASize = ((sizeof(XF86DRISAREARec) + 0xfff)
			   & 0x1000); /* round to page */
d1379 1
a1379 1
    if (sizeof(XF86DRISAREARec)+sizeof(RADEONSAREAPriv) > SAREA_MAX) {
a1400 6
    pDRIInfo->OpenFullScreen = RADEONDRIOpenFullScreen;
    pDRIInfo->CloseFullScreen = RADEONDRICloseFullScreen;
    pDRIInfo->TransitionTo2d = RADEONDRITransitionTo2d;
    pDRIInfo->TransitionTo3d = RADEONDRITransitionTo3d;
    pDRIInfo->TransitionSingleToMulti3D = RADEONDRITransitionSingleToMulti3d;
    pDRIInfo->TransitionMultiToSingle3D = RADEONDRITransitionMultiToSingle3d;
d1406 1
a1406 2
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[dri] DRIScreenInit failed.  Disabling DRI.\n");
d1414 2
a1415 17
    /* Check the DRM lib version.
     * drmGetLibVersion was not supported in version 1.0, so check for
     * symbol first to avoid possible crash or hang.
     */
    if (xf86LoaderCheckSymbol("drmGetLibVersion")) {
	version = drmGetLibVersion(info->drmFD);
    } else {
	/* drmlib version 1.0.0 didn't have the drmGetLibVersion
	 * entry point.  Fake it by allocating a version record
	 * via drmGetVersion and changing it to version 1.0.0.
	 */
	version = drmGetVersion(info->drmFD);
	version->version_major      = 1;
	version->version_minor      = 0;
	version->version_patchlevel = 0;
    }

d1419 11
a1429 13
	    /* incompatible drm library version */
	    xf86DrvMsg(pScreen->myNum, X_ERROR,
		       "[dri] RADEONDRIScreenInit failed because of a "
		       "version mismatch.\n"
		       "[dri] libdrm.a module version is %d.%d.%d but "
		       "version 1.1.x is needed.\n"
		       "[dri] Disabling DRI.\n",
		       version->version_major,
		       version->version_minor,
		       version->version_patchlevel);
	    drmFreeVersion(version);
	    RADEONDRICloseScreen(pScreen);
	    return FALSE;
d1434 6
a1439 4
    /* Check the radeon DRM version */
    version = drmGetVersion(info->drmFD);
    if (version) {
	int req_minor, req_patch;
d1441 6
a1446 9
	if ((info->ChipFamily == CHIP_FAMILY_R200) ||
	    (info->ChipFamily == CHIP_FAMILY_RV250) ||
	    (info->ChipFamily == CHIP_FAMILY_RV280)) {
	    req_minor = 5;
	    req_patch = 0;
	} else {
#if X_BYTE_ORDER == X_LITTLE_ENDIAN
	    req_minor = 1;
	    req_patch = 0;
a1447 40
	    req_minor = 2;
	    req_patch = 1;
#endif
	}

	if (version->version_major != 1 ||
	    version->version_minor < req_minor ||
	    (version->version_minor == req_minor &&
	     version->version_patchlevel < req_patch)) {
	    /* Incompatible drm version */
	    xf86DrvMsg(pScreen->myNum, X_ERROR,
		       "[dri] RADEONDRIScreenInit failed because of a version "
		       "mismatch.\n"
		       "[dri] radeon.o kernel module version is %d.%d.%d "
		       "but version 1.%d.%d or newer is needed.\n"
		       "[dri] Disabling DRI.\n",
		       version->version_major,
		       version->version_minor,
		       version->version_patchlevel,
		       req_minor,
		       req_patch);
	    drmFreeVersion(version);
	    RADEONDRICloseScreen(pScreen);
	    return FALSE;
	}

	if (version->version_minor < 3) {
	    xf86DrvMsg(pScreen->myNum, X_WARNING,
		       "[dri] Some DRI features disabled because of version "
		       "mismatch.\n"
		       "[dri] radeon.o kernel module version is %d.%d.%d but "
		       "1.3.1 or later is preferred.\n",
		       version->version_major,
		       version->version_minor,
		       version->version_patchlevel);
	}
	info->drmMinor = version->version_minor;
	drmFreeVersion(version);
    }

a1449 1
#if defined(__alpha__) || defined(__powerpc__)
d1452 1
a1452 2
		   "[agp] AGP failed to initialize "
		   "-- falling back to PCI mode.\n");
d1454 1
a1454 7
		   "[agp] If this is an AGP card, you may want to make sure "
		   "the agpgart\nkernel module is loaded before the radeon "
		   "kernel module.\n");
#else
	RADEONDRICloseScreen(pScreen);
	return FALSE;
#endif
d1462 1
d1465 2
a1466 3
				 * common mappings.  Add additional
				 * mappings here.
				 */
a1471 12
				/* DRIScreenInit adds the frame buffer
				   map, but we need it as well */
    {
	void *scratch_ptr;
        int scratch_int;

	DRIGetDeviceInfo(pScreen, &info->fbHandle,
                         &scratch_int, &scratch_int,
                         &scratch_int, &scratch_int,
                         &scratch_ptr);
    }

d1484 2
a1485 3
 * DRIFinishScreenInit() to complete the device-independent DRI
 * initialization.
 */
d1488 4
a1491 4
    ScrnInfoPtr         pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr       info  = RADEONPTR(pScrn);
    RADEONSAREAPrivPtr  pSAREAPriv;
    RADEONDRIPtr        pRADEONDRI;
d1497 3
a1499 4
     * because *DRIKernelInit requires that the hardware lock is held by
     * the X server, and the first time the hardware lock is grabbed is
     * in DRIFinishScreenInit.
     */
a1516 6
    /* Initialize IRQ */
    RADEONDRIIrqInit(info, pScreen);

    /* Initialize kernel GART memory manager */
    RADEONDRIGartHeapInit(info, pScreen);

d1524 2
d1553 4
a1556 4
    pRADEONDRI->gartTexHandle     = info->gartTexHandle;
    pRADEONDRI->gartTexMapSize    = info->gartTexMapSize;
    pRADEONDRI->log2GARTTexGran   = info->log2GARTTexGran;
    pRADEONDRI->gartTexOffset     = info->gartTexStart;
a1564 7
    /* Have shadowfb run only while there is 3d active. */
    if (info->allowPageFlip /* && info->drmMinor >= 3 */) {
	ShadowFBInit( pScreen, RADEONDRIRefreshArea );
    } else {
       info->allowPageFlip = 0;
    }

a1567 41
/**
 * This function will attempt to get the Radeon hardware back into shape
 * after a resume from disc.
 *
 * Charl P. Botha <http://cpbotha.net>
 */
void RADEONDRIResume(ScreenPtr pScreen)
{
    int _ret;
    ScrnInfoPtr   pScrn   = xf86Screens[pScreen->myNum];
    RADEONInfoPtr info    = RADEONPTR(pScrn);

    if (info->drmMinor >= 9) {
	xf86DrvMsg(pScreen->myNum, X_INFO,
		   "[RESUME] Attempting to re-init Radeon hardware.\n");
    } else {
	xf86DrvMsg(pScreen->myNum, X_WARNING,
		   "[RESUME] Cannot re-init Radeon hardware, DRM too old\n"
		   "(need 1.9.0  or newer)\n");
	return;
    }

    if (!info->IsPCI) {
	if (!RADEONSetAgpMode(info, pScreen))
	    return;

	RADEONSetAgpBase(info);
    }

    _ret = drmCommandNone(info->drmFD, DRM_RADEON_CP_RESUME);
    if (_ret) {
	xf86DrvMsg(pScrn->scrnIndex, X_ERROR,
		   "%s: CP resume %d\n", __FUNCTION__, _ret);
	/* FIXME: return? */
    }

    RADEONEngineRestore(pScrn);

    RADEONDRICPInit(pScrn);
}

d1569 1
a1569 2
 * resources used by the DRI.
 */
d1572 2
a1573 4
    ScrnInfoPtr    pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr  info  = RADEONPTR(pScrn);
    drmRadeonInit  drmInfo;
    RING_LOCALS;
a1576 10
	/* If we've generated any CP commands, we must flush them to the
	 * kernel module now.
	 */
	if (info->CPInUse) {
	    RADEON_FLUSH_CACHE();
	    RADEON_WAIT_UNTIL_IDLE();
	    RADEONCPReleaseIndirect(pScrn);

	    info->CPInUse = FALSE;
	}
a1579 6
    if (info->irq) {
	drmCtlUninstHandler(info->drmFD);
	info->irq = 0;
	info->ModeReg.gen_int_cntl = 0;
    }

d1587 6
a1592 9
    memset(&drmInfo, 0, sizeof(drmRadeonInit));
    drmInfo.func = DRM_RADEON_CLEANUP_CP;
    drmCommandWrite(info->drmFD, DRM_RADEON_CP_INIT,
		    &drmInfo, sizeof(drmRadeonInit));

				/* De-allocate all GART resources */
    if (info->gartTex) {
	drmUnmap(info->gartTex, info->gartTexMapSize);
	info->gartTex = NULL;
d1606 1
a1606 1
    if (info->agpMemHandle != DRM_AGP_NO_HANDLE) {
d1609 1
a1609 1
	info->agpMemHandle = DRM_AGP_NO_HANDLE;
a1636 210
}



/* Fullscreen hooks.  The DRI fullscreen mode can probably be removed as
 * it adds little or nothing above the mechanism below (and isn't widely
 * used).
 */
static Bool RADEONDRIOpenFullScreen(ScreenPtr pScreen)
{
    return TRUE;
}

static Bool RADEONDRICloseFullScreen(ScreenPtr pScreen)
{
    return TRUE;
}



/* Use callbacks from dri.c to support pageflipping mode for a single
 * 3d context without need for any specific full-screen extension.
 *
 * Also use these callbacks to allocate and free 3d-specific memory on
 * demand.
 */


/* Use the shadowfb module to maintain a list of dirty rectangles.
 * These are blitted to the back buffer to keep both buffers clean
 * during page-flipping when the 3d application isn't fullscreen.
 *
 * Unlike most use of the shadowfb code, both buffers are in video memory.
 *
 * An alternative to this would be to organize for all on-screen drawing
 * operations to be duplicated for the two buffers.  That might be
 * faster, but seems like a lot more work...
 */


static void RADEONDRIRefreshArea(ScrnInfoPtr pScrn, int num, BoxPtr pbox)
{
    RADEONInfoPtr       info       = RADEONPTR(pScrn);
    int                 i;
    RADEONSAREAPrivPtr  pSAREAPriv = DRIGetSAREAPrivate(pScrn->pScreen);

    /* Don't want to do this when no 3d is active and pages are
     * right-way-round
     */
    if (!pSAREAPriv->pfAllowPageFlip && pSAREAPriv->pfCurrentPage == 0)
	return;

    (*info->accel->SetupForScreenToScreenCopy)(pScrn,
					       1, 1, GXcopy,
					       (CARD32)(-1), -1);

    for (i = 0 ; i < num ; i++, pbox++) {
	int xa = max(pbox->x1, 0), xb = min(pbox->x2, pScrn->virtualX-1);
	int ya = max(pbox->y1, 0), yb = min(pbox->y2, pScrn->virtualY-1);

	if (xa <= xb && ya <= yb) {
	    (*info->accel->SubsequentScreenToScreenCopy)(pScrn, xa, ya,
							 xa + info->backX,
							 ya + info->backY,
							 xb - xa + 1,
							 yb - ya + 1);
	}
    }
}

static void RADEONEnablePageFlip(ScreenPtr pScreen)
{
    ScrnInfoPtr         pScrn      = xf86Screens[pScreen->myNum];
    RADEONInfoPtr       info       = RADEONPTR(pScrn);
    RADEONSAREAPrivPtr  pSAREAPriv = DRIGetSAREAPrivate(pScreen);

    if (info->allowPageFlip) {
	/* Duplicate the frontbuffer to the backbuffer */
	(*info->accel->SetupForScreenToScreenCopy)(pScrn,
						   1, 1, GXcopy,
						   (CARD32)(-1), -1);

	(*info->accel->SubsequentScreenToScreenCopy)(pScrn,
						     0,
						     0,
						     info->backX,
						     info->backY,
						     pScrn->virtualX,
						     pScrn->virtualY);

	pSAREAPriv->pfAllowPageFlip = 1;
    }
}

static void RADEONDisablePageFlip(ScreenPtr pScreen)
{
    /* Tell the clients not to pageflip.  How?
     *   -- Field in sarea, plus bumping the window counters.
     *   -- DRM needs to cope with Front-to-Back swapbuffers.
     */
    RADEONSAREAPrivPtr  pSAREAPriv = DRIGetSAREAPrivate(pScreen);

    pSAREAPriv->pfAllowPageFlip = 0;
}

static void RADEONDRITransitionSingleToMulti3d(ScreenPtr pScreen)
{
    RADEONDisablePageFlip(pScreen);
}

static void RADEONDRITransitionMultiToSingle3d(ScreenPtr pScreen)
{
    /* Let the remaining 3d app start page flipping again */
    RADEONEnablePageFlip(pScreen);
}

static void RADEONDRITransitionTo3d(ScreenPtr pScreen)
{
    ScrnInfoPtr    pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr  info  = RADEONPTR(pScrn);
    FBAreaPtr      fbarea;
    int            width, height;

    /* reserve offscreen area for back and depth buffers and textures */

    /* If we still have an area for the back buffer reserved, free it
     * first so we always start with all free offscreen memory, except
     * maybe for Xv
     */
    if (info->backArea) {
	xf86FreeOffscreenArea(info->backArea);
	info->backArea = NULL;
    }

    xf86PurgeUnlockedOffscreenAreas(pScreen);

    xf86QueryLargestOffscreenArea(pScreen, &width, &height, 0, 0, 0);

    /* Free Xv linear offscreen memory if necessary */
    if (height < (info->depthTexLines + info->backLines)) {
	xf86FreeOffscreenLinear(info->videoLinear);
	info->videoLinear = NULL;
	xf86QueryLargestOffscreenArea(pScreen, &width, &height, 0, 0, 0);
    }

    /* Reserve placeholder area so the other areas will match the
     * pre-calculated offsets
     */
    fbarea = xf86AllocateOffscreenArea(pScreen, pScrn->displayWidth,
				       height
				       - info->depthTexLines
				       - info->backLines,
				       pScrn->displayWidth,
				       NULL, NULL, NULL);
    if (!fbarea)
	xf86DrvMsg(pScreen->myNum, X_ERROR, "Unable to reserve placeholder "
		   "offscreen area, you might experience screen corruption\n");

    info->backArea = xf86AllocateOffscreenArea(pScreen, pScrn->displayWidth,
					       info->backLines,
					       pScrn->displayWidth,
					       NULL, NULL, NULL);
    if (!info->backArea)
	xf86DrvMsg(pScreen->myNum, X_ERROR, "Unable to reserve offscreen "
		   "area for back buffer, you might experience screen "
		   "corruption\n");

    info->depthTexArea = xf86AllocateOffscreenArea(pScreen,
						   pScrn->displayWidth,
						   info->depthTexLines,
						   pScrn->displayWidth,
						   NULL, NULL, NULL);
    if (!info->depthTexArea)
	xf86DrvMsg(pScreen->myNum, X_ERROR, "Unable to reserve offscreen "
		   "area for depth buffer and textures, you might "
		   "experience screen corruption\n");

    xf86FreeOffscreenArea(fbarea);

    RADEONEnablePageFlip(pScreen);

    info->have3DWindows = 1;

    if (info->cursor_start)
	xf86ForceHWCursor (pScreen, TRUE);
}

static void RADEONDRITransitionTo2d(ScreenPtr pScreen)
{
    ScrnInfoPtr         pScrn      = xf86Screens[pScreen->myNum];
    RADEONInfoPtr       info       = RADEONPTR(pScrn);
    RADEONSAREAPrivPtr  pSAREAPriv = DRIGetSAREAPrivate(pScreen);

    /* Shut down shadowing if we've made it back to the front page */
    if (pSAREAPriv->pfCurrentPage == 0) {
	RADEONDisablePageFlip(pScreen);
	xf86FreeOffscreenArea(info->backArea);
	info->backArea = NULL;
    } else {
	xf86DrvMsg(pScreen->myNum, X_WARNING,
		   "[dri] RADEONDRITransitionTo2d: "
		   "kernel failed to unflip buffers.\n");
    }

    xf86FreeOffscreenArea(info->depthTexArea);

    info->have3DWindows = 0;

    if (info->cursor_start)
	    xf86ForceHWCursor (pScreen, FALSE);
@


1.1.1.1
log
@Import OpenBSD 3.3 XF4 repository from CTM 3132 the first time
This finalizes starting an OpenBSD-mirabile (aka MirBSD) repository.

### MirBSD is:
# Copyright (c) 1982-2003 by Thorsten "mirabile" Glaser <x86@@ePost.de>
# Copyright  1968-2003  The authors of And contributors to UNIX, the
#       C Language, BSD/Berkeley Unix; 386BSD, NetBSD 1.1 and OpenBSD.
#
# Anyone who obtained a copy of this work is hereby permitted to freely use,
# distribute, modify, merge, sublicence, give away or sell it as long as the
# authors are given due credit and the following notice is retained:
#
# This work is provided "as is", with no explicit or implicit warranty what-
# soever. Use it only at your own risk. In no event may an author or contri-
# butor be held liable for any damage, directly or indirectly, that origina-
# ted through or is caused by creation or modification of this work.

MirBSD is my private tree. MirBSD does not differ very much from OpenBSD
and intentionally tracks OpenBSD. That's why it _is_ OpenBSD, just not the
official one. It's like with DarrenBSD.

At time of this writing, no advertising for MirBSD must be done,
because the advertising clause has not yet been sorted out.

http://templeofhate.com/tglaser/MirBSD/index.php
@
text
@@


1.1.1.2
log
@The X-Windowing System

Import XFree86 4.3 from OpenBSD by CTM, in the hope it's stable
@
text
@d1 1
a1 1
/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/ati/radeon_dri.c,v 1.32 2003/02/19 09:17:30 alanh Exp $ */
d23 1
a23 1
 * NON-INFRINGEMENT.  IN NO EVENT SHALL ATI, VA LINUX SYSTEMS AND/OR
d32 1
a32 1
 *   Kevin E. Martin <martin@@xfree86.org>
a40 1
#include "radeon_macros.h"
d43 1
a48 2
#include "xf86PciInfo.h"

a49 1
#include "shadowfb.h"
a53 1
#include "radeon_sarea.h"
d55 8
a62 2
/* HACK - for now, put this here... */
/* Alpha - this may need to be a variable to handle UP1x00 vs TITAN */
a70 10

static Bool RADEONDRICloseFullScreen(ScreenPtr pScreen);
static Bool RADEONDRIOpenFullScreen(ScreenPtr pScreen);
static void RADEONDRITransitionTo2d(ScreenPtr pScreen);
static void RADEONDRITransitionTo3d(ScreenPtr pScreen);
static void RADEONDRITransitionMultiToSingle3d(ScreenPtr pScreen);
static void RADEONDRITransitionSingleToMulti3d(ScreenPtr pScreen);

static void RADEONDRIRefreshArea(ScrnInfoPtr pScrn, int num, BoxPtr pbox);

d72 3
a74 4
 * These are combined with the visual configs that the indirect
 * rendering core supports, and the intersection is exported to the
 * client.
 */
d77 3
a79 3
    ScrnInfoPtr          pScrn             = xf86Screens[pScreen->myNum];
    RADEONInfoPtr        info              = RADEONPTR(pScrn);
    int                  numConfigs        = 0;
d81 1
a81 1
    RADEONConfigPrivPtr  pRADEONConfigs    = 0;
d83 1
a83 3
    int                  i, accum, stencil, db, use_db;

    use_db = !info->noBackBuffer ? 1 : 0;
d90 1
a90 2
		   "[dri] RADEONInitVisualConfigs failed "
		   "(depth %d not supported).  "
a100 1
	if (use_db)             numConfigs *= 2;
d103 2
a104 2
	      = (__GLXvisualConfig *)xcalloc(sizeof(__GLXvisualConfig),
					     numConfigs))) {
d109 1
a109 1
					     numConfigs))) {
d114 2
a115 2
	      = (RADEONConfigPrivPtr *)xcalloc(sizeof(RADEONConfigPrivPtr),
					       numConfigs))) {
d122 1
a122 2
	for (db = 0; db <= use_db; db++) {
	  for (accum = 0; accum <= RADEON_USE_ACCUM; accum++) {
d148 1
a148 4
		if (db)
		    pConfigs[i].doubleBuffer   = TRUE;
		else
		    pConfigs[i].doubleBuffer   = FALSE;
d153 1
a153 1
		    pConfigs[i].stencilSize    = 8;
d158 1
a158 1
		if (accum) {
a170 1
	  }
a172 1

a176 1
	if (use_db)             numConfigs *= 2;
d179 2
a180 2
	      = (__GLXvisualConfig *)xcalloc(sizeof(__GLXvisualConfig),
					     numConfigs))) {
d185 1
a185 1
					     numConfigs))) {
d190 2
a191 2
	      = (RADEONConfigPrivPtr *)xcalloc(sizeof(RADEONConfigPrivPtr),
					       numConfigs))) {
d198 1
a198 2
	for (db = 0; db <= use_db; db++) {
	  for (accum = 0; accum <= RADEON_USE_ACCUM; accum++) {
d224 1
a224 4
		if (db)
		    pConfigs[i].doubleBuffer   = TRUE;
		else
		    pConfigs[i].doubleBuffer   = FALSE;
d226 1
a226 1
		pConfigs[i].bufferSize         = 32;
d236 1
a236 1
		if (accum) {
a248 1
	  }
d266 3
a268 3
    ScrnInfoPtr          pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr        info  = RADEONPTR(pScrn);
    RADEONDRIContextPtr  ctx_info;
d278 1
a278 1
	xf86DrvMsg(pScrn->scrnIndex, X_INFO,
d281 1
a281 1
	return FALSE;
d286 1
a286 1
	xf86DrvMsg(pScrn->scrnIndex, X_INFO,
d289 2
a290 2
	drmRmMap(info->drmFD, ctx_info->sarea_handle);
	return FALSE;
d303 3
a305 3
    ScrnInfoPtr          pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr        info = RADEONPTR(pScrn);
    RADEONDRIContextPtr  ctx_info;
d307 1
a307 1
    ctx_info = (RADEONDRIContextPtr)contextStore;
d311 1
a311 1
	xf86DrvMsg(pScrn->scrnIndex, X_INFO,
d319 5
a323 6
 * context to be saved and the X server's context to be loaded.  This is
 * not necessary for the Radeon since the client detects when it's
 * context is not currently loaded and then load's it itself.  Since the
 * registers to start and stop the CP are privileged, only the X server
 * can start/stop the engine.
 */
d326 2
a327 2
    ScrnInfoPtr    pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr  info  = RADEONPTR(pScrn);
d333 5
a337 6
 * context to be saved and the last client's context to be loaded.  This
 * is not necessary for the Radeon since the client detects when it's
 * context is not currently loaded and then load's it itself.  Since the
 * registers to start and stop the CP are privileged, only the X server
 * can start/stop the engine.
 */
d340 2
a341 2
    ScrnInfoPtr    pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr  info  = RADEONPTR(pScrn);
d357 3
a359 4
 * is currently only used to perform any functions necessary when
 * entering or leaving the X server, and in the future might not be
 * necessary.
 */
a369 1

d382 2
a383 1
static CARD32 radeon_mba_z16(RADEONInfoPtr info, int x, int y)
d385 2
a386 3
    CARD32  pitch   = info->frontPitch;
    CARD32  address = 0;			/* a[0]    = 0           */
    CARD32  ba;
d401 2
a402 1
static CARD32 radeon_mba_z32(RADEONInfoPtr info, int x, int y)
d404 2
a405 3
    CARD32  pitch   = info->frontPitch;
    CARD32  address = 0;			/* a[0..1] = 0           */
    CARD32  ba;
d441 1
a441 2
    d = (*(CARD32 *)(pointer)(buf + radeon_mba_z32(info, (_x), (_y)))	\
	 & 0x00ffffff)
d449 5
a453 5
    RADEONInfoPtr  info = RADEONPTR(pScrn);
    unsigned char *buf  = info->FB + info->depthOffset;
    int            xstart, xend, xdir;
    int            ystart, yend, ydir;
    int            x, y, d;
a469 1

d478 1
a478 3

    default:
	break;
d482 1
a482 1
/* Initialize the state of the back and depth buffers */
d485 73
a557 3
   /* NOOP.  There's no need for the 2d driver to be clearing buffers
    * for the 3d client.  It knows how to do that on its own. 
    */
d570 19
a588 19
    ScreenPtr      pScreen  = pParent->drawable.pScreen;
    ScrnInfoPtr    pScrn    = xf86Screens[pScreen->myNum];
    RADEONInfoPtr  info     = RADEONPTR(pScrn);

    BoxPtr         pboxTmp, pboxNext, pboxBase;
    DDXPointPtr    pptTmp;
    int            xdir, ydir;

    int            screenwidth = pScrn->virtualX;
    int            screenheight = pScrn->virtualY;

    BoxPtr         pbox     = REGION_RECTS(prgnSrc);
    int            nbox     = REGION_NUM_RECTS(prgnSrc);

    BoxPtr         pboxNew1 = NULL;
    BoxPtr         pboxNew2 = NULL;
    DDXPointPtr    pptNew1  = NULL;
    DDXPointPtr    pptNew2  = NULL;
    DDXPointPtr    pptSrc   = &ptOldOrg;
d590 2
a591 2
    int            dx       = pParent->drawable.x - ptOldOrg.x;
    int            dy       = pParent->drawable.y - ptOldOrg.y;
a600 1

a605 1

a606 1

a609 1

a611 1

a615 1

a617 1

a635 1

a642 1

a643 1

a647 1

a649 1

a653 1

a655 1

d670 6
a675 6
	int  xa    = pbox->x1;
	int  ya    = pbox->y1;
	int  destx = xa + dx;
	int  desty = ya + dy;
	int  w     = pbox->x2 - xa + 1;
	int  h     = pbox->y2 - ya + 1;
d690 1
d692 1
a692 2
	if (info->depthMoves) {
	    RADEONSelectBuffer(pScrn, RADEON_DEPTH);
a696 1
	}
d710 1
a710 2
 * initialize the Radeon registers to point to that memory.
 */
d714 4
a717 5
    unsigned long  mode;
    unsigned int   vendor, device;
    unsigned long agpBase;
    int            ret;
    int            s, l;
d720 1
a720 1
	xf86DrvMsg(pScreen->myNum, X_WARNING, "[agp] AGP not available\n");
d724 4
a727 9
    /* Workaround for some hardware bugs */
    if (info->ChipFamily < CHIP_FAMILY_R200)
	OUTREG(RADEON_AGP_CNTL, INREG(RADEON_AGP_CNTL) | 0x000e0000);

				/* Modify the mode if the default mode
				 * is not appropriate for this
				 * particular combination of graphics
				 * card and AGP chipset.
				 */
a739 18
    if (info->agpFastWrite) mode |= RADEON_AGP_FW_MODE;
    
    if ((vendor == PCI_VENDOR_AMD) &&
	(device == PCI_CHIP_AMD761)) {
	/* The combination of 761 with MOBILITY chips will lockup the
	 * system; however, currently there is no such a product on the
	 * market, so this is not yet a problem.
	 */
	if ((info->ChipFamily == CHIP_FAMILY_M6) ||
	    (info->ChipFamily == CHIP_FAMILY_M7))
	    return FALSE;

	/* Disable fast write for AMD 761 chipset, since they cause
	 * lockups when enabled.
	 */
	mode &= ~0x10; /* FIXME: Magic number */
    }

d871 2
d874 3
a876 2
    agpBase = drmAgpBase(info->drmFD);
    OUTREG(RADEON_AGP_BASE, agpBase);
d881 1
d883 1
a883 2
 * and initialize the Radeon registers to point to that memory.
 */
d886 2
a887 2
    int  ret;
    int  flags;
d934 1
a934 1
	       *(unsigned long *)(pointer)info->ring);
d957 1
a957 1
	       *(unsigned long *)(pointer)info->ringReadPtr);
d980 1
a980 1
	       *(unsigned long *)(pointer)info->buf);
d984 1
d987 1
a987 2
 * DRI-based clients.
 */
d1002 1
a1002 1
/* Initialize the kernel data structures */
d1005 3
a1007 12
    ScrnInfoPtr    pScrn = xf86Screens[pScreen->myNum];
    int            cpp   = info->CurrentLayout.pixel_bytes;
    drmRadeonInit  drmInfo;

    memset(&drmInfo, 0, sizeof(drmRadeonInit));

    if ( (info->ChipFamily == CHIP_FAMILY_R200) ||
		 (info->ChipFamily == CHIP_FAMILY_RV250) ||
		 (info->ChipFamily == CHIP_FAMILY_M9) )
       drmInfo.func             = DRM_RADEON_INIT_R200_CP;
    else
       drmInfo.func             = DRM_RADEON_INIT_CP;
d1026 1
a1026 1
    drmInfo.fb_offset           = info->fbHandle;
d1033 1
a1033 3
    if (drmCommandWrite(info->drmFD, DRM_RADEON_CP_INIT,
			&drmInfo, sizeof(drmRadeonInit)) < 0)
	return FALSE;
d1035 3
a1037 4
    /* DRM_RADEON_CP_INIT does an engine reset, which resets some engine
     * registers back to their default values, so we need to restore
     * those engine register here.
     */
a1042 26
static void RADEONDRIAgpHeapInit(RADEONInfoPtr info, ScreenPtr pScreen)
{
    drmRadeonMemInitHeap drmHeap;

    /* Start up the simple memory manager for agp space */
    if (info->drmMinor >= 6) {
	drmHeap.region = RADEON_MEM_REGION_AGP;
	drmHeap.start  = 0;
	drmHeap.size   = info->agpTexMapSize;
    
	if (drmCommandWrite(info->drmFD, DRM_RADEON_INIT_HEAP,
			    &drmHeap, sizeof(drmHeap))) {
	    xf86DrvMsg(pScreen->myNum, X_ERROR,
		       "[drm] Failed to initialized agp heap manager\n");
	} else {
	    xf86DrvMsg(pScreen->myNum, X_INFO,
		       "[drm] Initialized kernel agp heap manager, %d\n",
		       info->agpTexMapSize);
	}
    } else {
	xf86DrvMsg(pScreen->myNum, X_INFO,
		   "[drm] Kernel module too old (1.%d) for agp heap manager\n",
		   info->drmMinor);
    }
}

d1044 1
a1044 2
 * DRI-based clients.
 */
d1049 3
d1057 1
a1085 30
static void RADEONDRIIrqInit(RADEONInfoPtr info, ScreenPtr pScreen)
{
    ScrnInfoPtr pScrn = xf86Screens[pScreen->myNum];

    if (!info->irq) {
	info->irq = drmGetInterruptFromBusID(
	    info->drmFD,
	    ((pciConfigPtr)info->PciInfo->thisCard)->busnum,
	    ((pciConfigPtr)info->PciInfo->thisCard)->devnum,
	    ((pciConfigPtr)info->PciInfo->thisCard)->funcnum);

	if ((drmCtlInstHandler(info->drmFD, info->irq)) != 0) {
	    xf86DrvMsg(pScrn->scrnIndex, X_INFO,
		       "[drm] failure adding irq handler, "
		       "there is a device already using that irq\n"
		       "[drm] falling back to irq-free operation\n");
	    info->irq = 0;
	} else {
	    unsigned char *RADEONMMIO = info->MMIO;
	    info->ModeReg.gen_int_cntl = INREG( RADEON_GEN_INT_CNTL );
	}
    }

    if (info->irq)
	xf86DrvMsg(pScrn->scrnIndex, X_INFO,
		   "[drm] dma control initialized, using IRQ %d\n",
		   info->irq);
}


d1089 1
a1089 1
    RADEONInfoPtr  info = RADEONPTR(pScrn);
d1099 186
d1287 3
a1289 4
 * Radeon.  This is the main entry point to the device-specific
 * initialization code.  It calls device-independent DRI functions to
 * create the DRI data structures and initialize the DRI state.
 */
d1292 6
a1297 6
    ScrnInfoPtr    pScrn   = xf86Screens[pScreen->myNum];
    RADEONInfoPtr  info    = RADEONPTR(pScrn);
    DRIInfoPtr     pDRIInfo;
    RADEONDRIPtr   pRADEONDRI;
    int            major, minor, patch;
    drmVersionPtr  version;
d1300 1
a1300 2
     * for known symbols in each module.
     */
d1306 1
a1306 1
		 "[dri] RADEONDRIScreenInit failed (libdri.a too old)\n");
d1314 2
a1315 4
		   "[dri] RADEONDRIScreenInit failed because of a version "
		   "mismatch.\n"
		   "[dri] libDRI version is %d.%d.%d but version 4.0.x is "
		   "needed.\n"
d1327 1
a1327 2
		   "[dri] RADEONInitVisualConfigs failed "
		   "(depth %d not supported).  "
d1338 1
a1338 2
     * DRIScreenInit().
     */
d1343 1
a1343 9

    if (info->ChipFamily == CHIP_FAMILY_R200)
       pDRIInfo->clientDriverName        = R200_DRIVER_NAME;
	else if ((info->ChipFamily == CHIP_FAMILY_RV250) ||
			 (info->ChipFamily == CHIP_FAMILY_M9))
       pDRIInfo->clientDriverName        = RV250_DRIVER_NAME;
    else 
       pDRIInfo->clientDriverName        = RADEON_DRIVER_NAME;

a1361 1

d1372 2
a1373 2
    pDRIInfo->SAREASize = ((sizeof(XF86DRISAREARec) + 0xfff)
			   & 0x1000); /* round to page */
d1379 1
a1379 1
    if (sizeof(XF86DRISAREARec)+sizeof(RADEONSAREAPriv) > SAREA_MAX) {
a1400 6
    pDRIInfo->OpenFullScreen = RADEONDRIOpenFullScreen;
    pDRIInfo->CloseFullScreen = RADEONDRICloseFullScreen;
    pDRIInfo->TransitionTo2d = RADEONDRITransitionTo2d;
    pDRIInfo->TransitionTo3d = RADEONDRITransitionTo3d;
    pDRIInfo->TransitionSingleToMulti3D = RADEONDRITransitionSingleToMulti3d;
    pDRIInfo->TransitionMultiToSingle3D = RADEONDRITransitionMultiToSingle3d;
d1406 1
a1406 2
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[dri] DRIScreenInit failed.  Disabling DRI.\n");
d1414 2
a1415 17
    /* Check the DRM lib version.
     * drmGetLibVersion was not supported in version 1.0, so check for
     * symbol first to avoid possible crash or hang.
     */
    if (xf86LoaderCheckSymbol("drmGetLibVersion")) {
	version = drmGetLibVersion(info->drmFD);
    } else {
	/* drmlib version 1.0.0 didn't have the drmGetLibVersion
	 * entry point.  Fake it by allocating a version record
	 * via drmGetVersion and changing it to version 1.0.0.
	 */
	version = drmGetVersion(info->drmFD);
	version->version_major      = 1;
	version->version_minor      = 0;
	version->version_patchlevel = 0;
    }

d1419 11
a1429 13
	    /* incompatible drm library version */
	    xf86DrvMsg(pScreen->myNum, X_ERROR,
		       "[dri] RADEONDRIScreenInit failed because of a "
		       "version mismatch.\n"
		       "[dri] libdrm.a module version is %d.%d.%d but "
		       "version 1.1.x is needed.\n"
		       "[dri] Disabling DRI.\n",
		       version->version_major,
		       version->version_minor,
		       version->version_patchlevel);
	    drmFreeVersion(version);
	    RADEONDRICloseScreen(pScreen);
	    return FALSE;
d1434 6
a1439 4
    /* Check the radeon DRM version */
    version = drmGetVersion(info->drmFD);
    if (version) {
	int req_minor, req_patch;
d1441 6
a1446 9
   	if ((info->ChipFamily == CHIP_FAMILY_R200) ||
		(info->ChipFamily == CHIP_FAMILY_RV250) ||
		(info->ChipFamily == CHIP_FAMILY_M9)) {
	    req_minor = 5;
	    req_patch = 0;	
	} else {
#if X_BYTE_ORDER == X_LITTLE_ENDIAN
	    req_minor = 1;
	    req_patch = 0;
a1447 40
	    req_minor = 2;
	    req_patch = 1;	     
#endif
	}

	if (version->version_major != 1 ||
	    version->version_minor < req_minor ||
	    (version->version_minor == req_minor && 
	     version->version_patchlevel < req_patch)) {
	    /* Incompatible drm version */
	    xf86DrvMsg(pScreen->myNum, X_ERROR,
		       "[dri] RADEONDRIScreenInit failed because of a version "
		       "mismatch.\n"
		       "[dri] radeon.o kernel module version is %d.%d.%d "
		       "but version 1.%d.%d or newer is needed.\n"
		       "[dri] Disabling DRI.\n",
		       version->version_major,
		       version->version_minor,
		       version->version_patchlevel,
		       req_minor,
		       req_patch);
	    drmFreeVersion(version);
	    RADEONDRICloseScreen(pScreen);
	    return FALSE;
	}

	if (version->version_minor < 3) {
	    xf86DrvMsg(pScreen->myNum, X_WARNING,
		       "[dri] Some DRI features disabled because of version "
		       "mismatch.\n"
		       "[dri] radeon.o kernel module version is %d.%d.%d but "
		       "1.3.1 or later is preferred.\n",
		       version->version_major,
		       version->version_minor,
		       version->version_patchlevel);
	}
	info->drmMinor = version->version_minor;
	drmFreeVersion(version);
    }

a1449 1
#if defined(__alpha__) || defined(__powerpc__)
d1452 1
a1452 2
		   "[agp] AGP failed to initialize "
		   "-- falling back to PCI mode.\n");
d1454 1
a1454 7
		   "[agp] If this is an AGP card, you may want to make sure "
		   "the agpgart\nkernel module is loaded before the radeon "
		   "kernel module.\n");
#else
	RADEONDRICloseScreen(pScreen);
	return FALSE;
#endif
d1462 1
d1465 2
a1466 3
				 * common mappings.  Add additional
				 * mappings here.
				 */
a1471 12
				/* DRIScreenInit adds the frame buffer
				   map, but we need it as well */
    {
	void *scratch_ptr;
        int scratch_int;
	
	DRIGetDeviceInfo(pScreen, &info->fbHandle,
                         &scratch_int, &scratch_int, 
                         &scratch_int, &scratch_int,
                         &scratch_ptr);
    }

d1484 2
a1485 3
 * DRIFinishScreenInit() to complete the device-independent DRI
 * initialization.
 */
d1488 4
a1491 4
    ScrnInfoPtr         pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr       info  = RADEONPTR(pScrn);
    RADEONSAREAPrivPtr  pSAREAPriv;
    RADEONDRIPtr        pRADEONDRI;
d1497 3
a1499 4
     * because *DRIKernelInit requires that the hardware lock is held by
     * the X server, and the first time the hardware lock is grabbed is
     * in DRIFinishScreenInit.
     */
a1516 6
    /* Initialize IRQ */
    RADEONDRIIrqInit(info, pScreen);

    /* Initialize kernel agp memory manager */
    RADEONDRIAgpHeapInit(info, pScreen);

d1524 2
a1564 7
    /* Have shadowfb run only while there is 3d active. */
    if (info->allowPageFlip /* && info->drmMinor >= 3 */) {
	ShadowFBInit( pScreen, RADEONDRIRefreshArea );
    } else {
       info->allowPageFlip = 0;
    }

d1569 1
a1569 2
 * resources used by the DRI.
 */
d1572 2
a1573 4
    ScrnInfoPtr    pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr  info  = RADEONPTR(pScrn);
    drmRadeonInit  drmInfo;
    RING_LOCALS;
a1576 10
	/* If we've generated any CP commands, we must flush them to the
	 * kernel module now.
	 */
	if (info->CPInUse) {
	    RADEON_FLUSH_CACHE();
	    RADEON_WAIT_UNTIL_IDLE();
	    RADEONCPReleaseIndirect(pScrn);

	    info->CPInUse = FALSE;
	}
a1579 5
    if (info->irq) {
	drmCtlUninstHandler(info->drmFD);
	info->irq = 0;
    }

d1587 1
a1587 4
    memset(&drmInfo, 0, sizeof(drmRadeonInit));
    drmInfo.func = DRM_RADEON_CLEANUP_CP;
    drmCommandWrite(info->drmFD, DRM_RADEON_CP_INIT,
		    &drmInfo, sizeof(drmRadeonInit));
a1636 210
}



/* Fullscreen hooks.  The DRI fullscreen mode can probably be removed as
 * it adds little or nothing above the mechanism below (and isn't widely
 * used).
 */
static Bool RADEONDRIOpenFullScreen(ScreenPtr pScreen)
{
    return TRUE;
}

static Bool RADEONDRICloseFullScreen(ScreenPtr pScreen)
{
    return TRUE;
}



/* Use callbacks from dri.c to support pageflipping mode for a single
 * 3d context without need for any specific full-screen extension.
 *
 * Also use these callbacks to allocate and free 3d-specific memory on
 * demand.
 */


/* Use the shadowfb module to maintain a list of dirty rectangles.
 * These are blitted to the back buffer to keep both buffers clean
 * during page-flipping when the 3d application isn't fullscreen.
 *
 * Unlike most use of the shadowfb code, both buffers are in video memory.
 *
 * An alternative to this would be to organize for all on-screen drawing
 * operations to be duplicated for the two buffers.  That might be
 * faster, but seems like a lot more work...
 */


static void RADEONDRIRefreshArea(ScrnInfoPtr pScrn, int num, BoxPtr pbox)
{
    RADEONInfoPtr       info       = RADEONPTR(pScrn);
    int                 i;
    RADEONSAREAPrivPtr  pSAREAPriv = DRIGetSAREAPrivate(pScrn->pScreen);

    /* Don't want to do this when no 3d is active and pages are
     * right-way-round
     */
    if (!pSAREAPriv->pfAllowPageFlip && pSAREAPriv->pfCurrentPage == 0)
	return;

    (*info->accel->SetupForScreenToScreenCopy)(pScrn,
					       1, 1, GXcopy,
					       (CARD32)(-1), -1);

    for (i = 0 ; i < num ; i++, pbox++) {
	int xa = max(pbox->x1, 0), xb = min(pbox->x2, pScrn->virtualX-1);
	int ya = max(pbox->y1, 0), yb = min(pbox->y2, pScrn->virtualY-1);

	if (xa <= xb && ya <= yb) {
	    (*info->accel->SubsequentScreenToScreenCopy)(pScrn, xa, ya,
							 xa + info->backX,
							 ya + info->backY,
							 xb - xa + 1,
							 yb - ya + 1);
	}
    }
}

static void RADEONEnablePageFlip(ScreenPtr pScreen)
{
    ScrnInfoPtr         pScrn      = xf86Screens[pScreen->myNum];
    RADEONInfoPtr       info       = RADEONPTR(pScrn);
    RADEONSAREAPrivPtr  pSAREAPriv = DRIGetSAREAPrivate(pScreen);

    if (info->allowPageFlip) {
	/* Duplicate the frontbuffer to the backbuffer */
	(*info->accel->SetupForScreenToScreenCopy)(pScrn,
						   1, 1, GXcopy,
						   (CARD32)(-1), -1);

	(*info->accel->SubsequentScreenToScreenCopy)(pScrn,
						     0,
						     0,
						     info->backX,
						     info->backY,
						     pScrn->virtualX,
						     pScrn->virtualY);

	pSAREAPriv->pfAllowPageFlip = 1;
    }
}

static void RADEONDisablePageFlip(ScreenPtr pScreen)
{
    /* Tell the clients not to pageflip.  How?
     *   -- Field in sarea, plus bumping the window counters.
     *   -- DRM needs to cope with Front-to-Back swapbuffers.
     */
    RADEONSAREAPrivPtr  pSAREAPriv = DRIGetSAREAPrivate(pScreen);

    pSAREAPriv->pfAllowPageFlip = 0;
}

static void RADEONDRITransitionSingleToMulti3d(ScreenPtr pScreen)
{
    RADEONDisablePageFlip(pScreen);
}

static void RADEONDRITransitionMultiToSingle3d(ScreenPtr pScreen)
{
    /* Let the remaining 3d app start page flipping again */
    RADEONEnablePageFlip(pScreen);
}

static void RADEONDRITransitionTo3d(ScreenPtr pScreen)
{
    ScrnInfoPtr    pScrn = xf86Screens[pScreen->myNum];
    RADEONInfoPtr  info  = RADEONPTR(pScrn);
    FBAreaPtr      fbarea;
    int            width, height;

    /* reserve offscreen area for back and depth buffers and textures */

    /* If we still have an area for the back buffer reserved, free it
     * first so we always start with all free offscreen memory, except
     * maybe for Xv
     */
    if (info->backArea) {
	xf86FreeOffscreenArea(info->backArea);
	info->backArea = NULL;
    }

    xf86PurgeUnlockedOffscreenAreas(pScreen);

    xf86QueryLargestOffscreenArea(pScreen, &width, &height, 0, 0, 0);

    /* Free Xv linear offscreen memory if necessary */
    if (height < (info->depthTexLines + info->backLines)) {
	xf86FreeOffscreenLinear(info->videoLinear);
	info->videoLinear = NULL;
	xf86QueryLargestOffscreenArea(pScreen, &width, &height, 0, 0, 0);
    }

    /* Reserve placeholder area so the other areas will match the
     * pre-calculated offsets
     */
    fbarea = xf86AllocateOffscreenArea(pScreen, pScrn->displayWidth,
				       height
				       - info->depthTexLines
				       - info->backLines,
				       pScrn->displayWidth,
				       NULL, NULL, NULL);
    if (!fbarea)
	xf86DrvMsg(pScreen->myNum, X_ERROR, "Unable to reserve placeholder "
		   "offscreen area, you might experience screen corruption\n");

    info->backArea = xf86AllocateOffscreenArea(pScreen, pScrn->displayWidth,
					       info->backLines,
					       pScrn->displayWidth,
					       NULL, NULL, NULL);
    if (!info->backArea)
	xf86DrvMsg(pScreen->myNum, X_ERROR, "Unable to reserve offscreen "
		   "area for back buffer, you might experience screen "
		   "corruption\n");

    info->depthTexArea = xf86AllocateOffscreenArea(pScreen,
						   pScrn->displayWidth,
						   info->depthTexLines,
						   pScrn->displayWidth,
						   NULL, NULL, NULL);
    if (!info->depthTexArea)
	xf86DrvMsg(pScreen->myNum, X_ERROR, "Unable to reserve offscreen "
		   "area for depth buffer and textures, you might "
		   "experience screen corruption\n");

    xf86FreeOffscreenArea(fbarea);

    RADEONEnablePageFlip(pScreen);

    info->have3DWindows = 1;

    if (info->cursor_start)
	xf86ForceHWCursor (pScreen, TRUE);
}

static void RADEONDRITransitionTo2d(ScreenPtr pScreen)
{
    ScrnInfoPtr         pScrn      = xf86Screens[pScreen->myNum];
    RADEONInfoPtr       info       = RADEONPTR(pScrn);
    RADEONSAREAPrivPtr  pSAREAPriv = DRIGetSAREAPrivate(pScreen);

    /* Shut down shadowing if we've made it back to the front page */
    if (pSAREAPriv->pfCurrentPage == 0) {
	RADEONDisablePageFlip(pScreen);
	xf86FreeOffscreenArea(info->backArea);
	info->backArea = NULL;
    } else {
	xf86DrvMsg(pScreen->myNum, X_WARNING,
		   "[dri] RADEONDRITransitionTo2d: "
		   "kernel failed to unflip buffers.\n"); 
    }

    xf86FreeOffscreenArea(info->depthTexArea); 

    info->have3DWindows = 0;

    if (info->cursor_start)
	    xf86ForceHWCursor (pScreen, FALSE);
@


1.1.1.3
log
@That's what OpenBSD will, probably, ship as XF4 in 3.5
their last sync against XFree86 4.3-current has been
imported into our vendor branch, too
@
text
@d1 1
a1 1
/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/ati/radeon_dri.c,v 1.40 2003/11/10 18:41:22 tsi Exp $ */
d48 1
a49 1
#include "windowstr.h"
d176 1
a176 1
		   pConfigs[i].visualRating    = GLX_SLOW_CONFIG;
d178 1
a178 1
		   pConfigs[i].visualRating    = GLX_NONE;
d261 1
a261 1
		   pConfigs[i].visualRating    = GLX_SLOW_CONFIG;
d263 1
a263 1
		   pConfigs[i].visualRating    = GLX_NONE;
d519 1
a519 1
    * for the 3d client.  It knows how to do that on its own.
d687 4
a690 1
static void RADEONDRIInitGARTValues(RADEONInfoPtr info)
d692 5
d699 4
a702 1
    info->gartOffset = 0;
d704 3
a706 4
				/* Initialize the CP ring buffer data */
    info->ringStart       = info->gartOffset;
    info->ringMapSize     = info->ringSize*1024*1024 + DRM_PAGE_SIZE;
    info->ringSizeLog2QW  = RADEONMinBits(info->ringSize*1024*1024/8)-1;
d708 5
a712 2
    info->ringReadOffset  = info->ringStart + info->ringMapSize;
    info->ringReadMapSize = DRM_PAGE_SIZE;
d714 3
a716 20
				/* Reserve space for vertex/indirect buffers */
    info->bufStart        = info->ringReadOffset + info->ringReadMapSize;
    info->bufMapSize      = info->bufSize*1024*1024;

				/* Reserve the rest for GART textures */
    info->gartTexStart     = info->bufStart + info->bufMapSize;
    s = (info->gartSize*1024*1024 - info->gartTexStart);
    l = RADEONMinBits((s-1) / RADEON_NR_TEX_REGIONS);
    if (l < RADEON_LOG_TEX_GRANULARITY) l = RADEON_LOG_TEX_GRANULARITY;
    info->gartTexMapSize   = (s >> l) << l;
    info->log2GARTTexGran  = l;
}

/* Set AGP transfer mode according to requests and constraints */
static Bool RADEONSetAgpMode(RADEONInfoPtr info, ScreenPtr pScreen)
{
    unsigned char *RADEONMMIO = info->MMIO;
    unsigned long mode   = drmAgpGetMode(info->drmFD);	/* Default mode */
    unsigned int  vendor = drmAgpVendorId(info->drmFD);
    unsigned int  device = drmAgpDeviceId(info->drmFD);
d726 1
a726 1

d729 7
d755 1
a755 17
    /* Workaround for some hardware bugs */
    if (info->ChipFamily < CHIP_FAMILY_R200)
	OUTREG(RADEON_AGP_CNTL, INREG(RADEON_AGP_CNTL) | 0x000e0000);

				/* Modify the mode if the default mode
				 * is not appropriate for this
				 * particular combination of graphics
				 * card and AGP chipset.
				 */

    return TRUE;
}

/* Initialize Radeon's AGP registers */
static void RADEONSetAgpBase(RADEONInfoPtr info)
{
    unsigned char *RADEONMMIO = info->MMIO;
d757 1
a757 21
    OUTREG(RADEON_AGP_BASE, drmAgpBase(info->drmFD));
}

/* Initialize the AGP state.  Request memory for use in AGP space, and
 * initialize the Radeon registers to point to that memory.
 */
static Bool RADEONDRIAgpInit(RADEONInfoPtr info, ScreenPtr pScreen)
{
    int            ret;

    if (drmAgpAcquire(info->drmFD) < 0) {
	xf86DrvMsg(pScreen->myNum, X_WARNING, "[agp] AGP not available\n");
	return FALSE;
    }

    if (!RADEONSetAgpMode(info, pScreen))
	return FALSE;

    RADEONDRIInitGARTValues(info);

    if ((ret = drmAgpAlloc(info->drmFD, info->gartSize*1024*1024, 0, NULL,
d764 2
a765 2
	       "[agp] %d kB allocated with handle 0x%08lx\n",
	       info->gartSize*1024, info->agpMemHandle);
d768 1
a768 1
		   info->agpMemHandle, info->gartOffset) < 0) {
d775 20
d853 2
a854 2
    if (drmAddMap(info->drmFD, info->gartTexStart, info->gartTexMapSize,
		  DRM_AGP, 0, &info->gartTexHandle) < 0) {
d856 1
a856 1
		   "[agp] Could not add GART texture map mapping\n");
d860 2
a861 2
	       "[agp] GART texture map handle = 0x%08lx\n",
	       info->gartTexHandle);
d863 2
a864 2
    if (drmMap(info->drmFD, info->gartTexHandle, info->gartTexMapSize,
	       (drmAddressPtr)&info->gartTex) < 0) {
d866 1
a866 1
		   "[agp] Could not map GART texture map\n");
d870 4
a873 2
	       "[agp] GART Texture map mapped at 0x%08lx\n",
	       (unsigned long)info->gartTex);
d875 2
a876 1
    RADEONSetAgpBase(info);
d881 1
a881 1
/* Initialize the PCI GART state.  Request memory for use in PCI space,
d887 1
a887 1
    int  flags = DRM_READ_ONLY | DRM_LOCKED | DRM_KERNEL;
d889 3
a891 1
    ret = drmScatterGatherAlloc(info->drmFD, info->gartSize*1024*1024,
d898 2
a899 2
	       "[pci] %d kB allocated with handle 0x%08lx\n",
	       info->gartSize*1024, info->pciMemHandle);
d901 13
a913 1
    RADEONDRIInitGARTValues(info);
a981 20
    if (drmAddMap(info->drmFD, info->gartTexStart, info->gartTexMapSize,
		  DRM_SCATTER_GATHER, 0, &info->gartTexHandle) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[pci] Could not add GART texture map mapping\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] GART texture map handle = 0x%08lx\n",
	       info->gartTexHandle);

    if (drmMap(info->drmFD, info->gartTexHandle, info->gartTexMapSize,
	       (drmAddressPtr)&info->gartTex) < 0) {
	xf86DrvMsg(pScreen->myNum, X_ERROR,
		   "[pci] Could not map GART texture map\n");
	return FALSE;
    }
    xf86DrvMsg(pScreen->myNum, X_INFO,
	       "[pci] GART Texture map mapped at 0x%08lx\n",
	       (unsigned long)info->gartTex);

d1011 3
a1013 3
    if ((info->ChipFamily == CHIP_FAMILY_R200) ||
	(info->ChipFamily == CHIP_FAMILY_RV250) ||
	(info->ChipFamily == CHIP_FAMILY_RV280) )
d1021 1
a1021 1
    drmInfo.gart_size           = info->gartSize*1024*1024;
d1040 1
a1040 1
    drmInfo.gart_textures_offset= info->gartTexHandle;
d1055 1
a1055 1
static void RADEONDRIGartHeapInit(RADEONInfoPtr info, ScreenPtr pScreen)
d1059 1
a1059 1
    /* Start up the simple memory manager for GART space */
d1061 1
a1061 1
	drmHeap.region = RADEON_MEM_REGION_GART;
d1063 2
a1064 2
	drmHeap.size   = info->gartTexMapSize;

d1068 1
a1068 1
		       "[drm] Failed to initialize GART heap manager\n");
d1071 2
a1072 2
		       "[drm] Initialized kernel GART heap manager, %d\n",
		       info->gartTexMapSize);
d1076 1
a1076 1
		   "[drm] Kernel module too old (1.%d) for GART heap manager\n",
d1087 13
a1099 6
    info->bufNumBufs = drmAddBufs(info->drmFD,
				  info->bufMapSize / RADEON_BUFFER_SIZE,
				  RADEON_BUFFER_SIZE,
				  info->IsPCI ? DRM_SG_BUFFER : DRM_AGP_BUFFER,
				  info->bufStart);

d1229 1
a1229 3
    if ( (info->ChipFamily == CHIP_FAMILY_R200) ||
	 (info->ChipFamily == CHIP_FAMILY_RV250) ||
	 (info->ChipFamily == CHIP_FAMILY_RV280) )
d1231 4
a1234 1
    else
d1357 3
a1359 3
	if ((info->ChipFamily == CHIP_FAMILY_R200) ||
	    (info->ChipFamily == CHIP_FAMILY_RV250) ||
	    (info->ChipFamily == CHIP_FAMILY_RV280)) {
d1361 1
a1361 1
	    req_patch = 0;
d1368 1
a1368 1
	    req_patch = 1;
d1374 1
a1374 1
	    (version->version_minor == req_minor &&
d1444 1
a1444 1

d1446 1
a1446 1
                         &scratch_int, &scratch_int,
d1501 2
a1502 2
    /* Initialize kernel GART memory manager */
    RADEONDRIGartHeapInit(info, pScreen);
d1538 4
a1541 4
    pRADEONDRI->gartTexHandle     = info->gartTexHandle;
    pRADEONDRI->gartTexMapSize    = info->gartTexMapSize;
    pRADEONDRI->log2GARTTexGran   = info->log2GARTTexGran;
    pRADEONDRI->gartTexOffset     = info->gartTexStart;
a1559 41
/**
 * This function will attempt to get the Radeon hardware back into shape
 * after a resume from disc.
 *
 * Charl P. Botha <http://cpbotha.net>
 */
void RADEONDRIResume(ScreenPtr pScreen)
{
    int _ret;
    ScrnInfoPtr   pScrn   = xf86Screens[pScreen->myNum];
    RADEONInfoPtr info    = RADEONPTR(pScrn);

    if (info->drmMinor >= 9) {
	xf86DrvMsg(pScreen->myNum, X_INFO,
		   "[RESUME] Attempting to re-init Radeon hardware.\n");
    } else {
	xf86DrvMsg(pScreen->myNum, X_WARNING,
		   "[RESUME] Cannot re-init Radeon hardware, DRM too old\n"
		   "(need 1.9.0  or newer)\n");
	return;
    }

    if (!info->IsPCI) {
	if (!RADEONSetAgpMode(info, pScreen))
	    return;

	RADEONSetAgpBase(info);
    }

    _ret = drmCommandNone(info->drmFD, DRM_RADEON_CP_RESUME);
    if (_ret) {
	xf86DrvMsg(pScrn->scrnIndex, X_ERROR,
		   "%s: CP resume %d\n", __FUNCTION__, _ret);
	/* FIXME: return? */
    }

    RADEONEngineRestore(pScrn);

    RADEONDRICPInit(pScrn);
}

a1587 1
	info->ModeReg.gen_int_cntl = 0;
d1602 4
a1605 4
				/* De-allocate all GART resources */
    if (info->gartTex) {
	drmUnmap(info->gartTex, info->gartTexMapSize);
	info->gartTex = NULL;
d1619 1
a1619 1
    if (info->agpMemHandle != DRM_AGP_NO_HANDLE) {
d1622 1
a1622 1
	info->agpMemHandle = DRM_AGP_NO_HANDLE;
d1851 1
a1851 1
		   "kernel failed to unflip buffers.\n");
d1854 1
a1854 1
    xf86FreeOffscreenArea(info->depthTexArea);
@


