$date
	Sat Mar  8 10:04:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out_inv $end
$var wire 1 " out_nand $end
$var wire 1 # out_nor $end
$var wire 1 $ out_xnor $end
$var wire 1 % out_xor $end
$var reg 1 & in $end
$var reg 1 ' in_a $end
$var reg 1 ( in_b $end
$var integer 32 ) seed [31:0] $end
$scope module inv1 $end
$var wire 1 * gnd $end
$var wire 1 & in $end
$var wire 1 ! out $end
$var wire 1 + vdd $end
$upscope $end
$scope module nand1 $end
$var wire 1 , gnd $end
$var wire 1 ' in_a $end
$var wire 1 ( in_b $end
$var wire 1 " out $end
$var wire 1 - vdd $end
$var wire 1 . w1 $end
$upscope $end
$scope module nor1 $end
$var wire 1 / gnd $end
$var wire 1 ' in_a $end
$var wire 1 ( in_b $end
$var wire 1 # out $end
$var wire 1 0 vdd $end
$var wire 1 1 w1 $end
$upscope $end
$scope module xnor1 $end
$var wire 1 2 gnd $end
$var wire 1 ' in_a $end
$var wire 1 ( in_b $end
$var wire 1 $ out $end
$var wire 1 3 vdd $end
$var wire 1 4 w1n $end
$var wire 1 5 w1p $end
$var wire 1 6 w2n $end
$var wire 1 7 w2p $end
$upscope $end
$scope module xor1 $end
$var wire 1 8 gnd $end
$var wire 1 ' in_a $end
$var wire 1 ( in_b $end
$var wire 1 % out $end
$var wire 1 9 vdd $end
$var wire 1 : w1n $end
$var wire 1 ; w1p $end
$var wire 1 < w2n $end
$var wire 1 = w2p $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 > i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 >
0=
z<
1;
z:
19
08
17
06
z5
z4
13
02
11
10
0/
z.
1-
0,
1+
0*
b11000011110100100110000111010101 )
0(
0'
0&
0%
z$
1#
1"
1!
$end
#10000
16
1=
z%
0"
0.
z7
0<
1(
z1
0#
1$
04
z;
1'
0!
1&
b1 >
#30000
b10 >
#50000
1!
0&
b11 >
#70000
b100 >
#90000
z6
0$
x=
1"
z.
17
x%
z<
0(
b101 >
#110000
x6
z=
0.
z7
1%
0<
1(
11
0#
x$
z4
1;
0'
0!
1&
b110 >
#130000
b111 >
#150000
06
0%
0=
z.
1#
17
z$
z<
0(
1!
0&
b1000 >
#170000
x6
1%
z=
0.
0#
z7
x$
0<
1(
0!
1&
b1001 >
#190000
1$
16
1=
0"
z1
04
z%
z;
1'
b1010 >
#210000
b1011 >
