/home/tieovi/Git/SystemVerilog/ENCOUT_Update/ENCOUT_REG_BLK.v
/home/tieovi/Git/SystemVerilog/ENCOUT_Update/#ENCOUT_REG_BLK.v#
/home/tieovi/Git/SystemVerilog/ENCOUT_Update/sync_src.v
/home/tieovi/Git/SystemVerilog/ENCOUT_Update/#sync_src.v#
/home/tieovi/Downloads/cdc_sim/MCP_Feedback/multi_bit_mcp_synchronizer_fb_ack_tb_no_ready.sv
/home/tieovi/Downloads/cdc_sim/MCP_Feedback/#multi_bit_mcp_synchronizer_fb_ack_tb_no_ready.sv#
/home/tieovi/Tmp/lint_check/sync_dst.v
/home/tieovi/Tmp/lint_check/#sync_dst.v#
/home/tieovi/Tmp/lint_check/ENCOUT_PHASE_GEN.v
/home/tieovi/Tmp/lint_check/#ENCOUT_PHASE_GEN.v#
