Analysis & Synthesis report for 385_lab6
Wed May 12 22:44:24 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab62|game_sm:gsm|state
 11. State Machine - |lab62|bullet2:b3|bullet2_on
 12. State Machine - |lab62|bullet:b1|bullet_on
 13. State Machine - |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 14. State Machine - |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|m_next
 15. State Machine - |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|m_state
 16. State Machine - |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|i_next
 17. State Machine - |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|i_state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for lab62_soc:u0|lab62_soc_SDRAM:sdram
 25. Source assignments for lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 26. Source assignments for lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 27. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 28. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 29. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 30. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 31. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 32. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 33. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 34. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 35. Source assignments for lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_27g1:auto_generated
 36. Source assignments for lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll
 37. Source assignments for lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_stdsync_sv6:stdsync2|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3
 38. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux
 39. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux_001
 40. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux
 41. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 42. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 43. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 44. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 45. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 46. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 47. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 48. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 49. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 50. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 51. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 52. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 53. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 54. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_014
 55. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_015
 56. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 63. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 64. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 65. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 66. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001
 67. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Parameter Settings for User Entity Instance: Top-level Entity: |lab62
 70. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 71. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 72. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a
 73. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 74. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b
 75. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 77. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram
 78. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 79. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 80. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 81. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 82. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 83. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy
 84. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0
 85. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 86. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 87. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 88. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 89. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 90. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 91. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 92. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 93. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
 94. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
 95. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
 96. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
 97. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator
 98. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
 99. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
100. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
101. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
102. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator
103. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
104. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
105. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
106. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
107. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
109. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
110. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
111. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
112. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
113. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
116. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
119. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
122. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
123. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
126. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
129. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
132. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent
135. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
138. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
141. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
144. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
147. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent
150. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo
152. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
153. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
154. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
155. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router_001|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_003|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_004|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_005|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_006:router_006|lab62_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_007|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_008|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_009|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_010|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_011|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_012|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_013|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_014|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_015|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_016|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_017|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
174. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
175. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
176. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
177. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
180. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
181. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
182. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
183. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
184. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
185. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
186. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
187. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
188. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
189. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
194. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
195. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb
202. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
203. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb
204. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
205. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb
206. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
207. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
208. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
209. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
210. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
211. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
212. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
213. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
214. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
215. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
216. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
217. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
218. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
219. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
220. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
221. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
222. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
223. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
224. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
225. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
226. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
227. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
228. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
229. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
230. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
231. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
232. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
233. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
234. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
235. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
236. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
237. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
238. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
239. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
240. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
241. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
242. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
243. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
244. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
245. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
246. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller
247. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
248. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
249. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001
250. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
251. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
252. Parameter Settings for User Entity Instance: ball:b0
253. Parameter Settings for User Entity Instance: bullet:b1
254. Parameter Settings for User Entity Instance: vga_controller:vga0
255. Parameter Settings for User Entity Instance: color_mapper:c0|font_rom:fr1
256. Parameter Settings for User Entity Instance: color_mapper:c0|font_rom:fr2
257. Parameter Settings for User Entity Instance: color_mapper:c0|font_rom:heart
258. Parameter Settings for User Entity Instance: color_mapper:c0|font_rom:heart2
259. Parameter Settings for User Entity Instance: color_mapper:c0|font_rom:fr5
260. Parameter Settings for User Entity Instance: ball2:b2
261. Parameter Settings for User Entity Instance: bullet2:b3
262. Parameter Settings for User Entity Instance: obstacle:counter_loop[0].obs0
263. Parameter Settings for User Entity Instance: obstacle:counter_loop[1].obs0
264. Parameter Settings for User Entity Instance: obstacle:counter_loop[2].obs0
265. Parameter Settings for User Entity Instance: obstacle:counter_loop[3].obs0
266. Parameter Settings for User Entity Instance: obstacle:counter_loop[4].obs0
267. Parameter Settings for User Entity Instance: obstacle:counter_loop[5].obs0
268. Parameter Settings for User Entity Instance: obstacle:counter_loop[6].obs0
269. Parameter Settings for User Entity Instance: obstacle:counter_loop[7].obs0
270. Parameter Settings for User Entity Instance: obstacle:counter_loop[8].obs0
271. Parameter Settings for User Entity Instance: obstacle:counter_loop[9].obs0
272. Parameter Settings for User Entity Instance: obstacle:counter_loop[10].obs0
273. Parameter Settings for User Entity Instance: obstacle:counter_loop[11].obs0
274. Parameter Settings for User Entity Instance: obstacle:counter_loop[12].obs0
275. scfifo Parameter Settings by Entity Instance
276. altsyncram Parameter Settings by Entity Instance
277. Port Connectivity Checks: "game_sm:gsm"
278. Port Connectivity Checks: "obstacle:counter_loop[12].obs0"
279. Port Connectivity Checks: "obstacle:counter_loop[11].obs0"
280. Port Connectivity Checks: "obstacle:counter_loop[10].obs0"
281. Port Connectivity Checks: "obstacle:counter_loop[9].obs0"
282. Port Connectivity Checks: "obstacle:counter_loop[8].obs0"
283. Port Connectivity Checks: "obstacle:counter_loop[7].obs0"
284. Port Connectivity Checks: "obstacle:counter_loop[6].obs0"
285. Port Connectivity Checks: "obstacle:counter_loop[5].obs0"
286. Port Connectivity Checks: "obstacle:counter_loop[4].obs0"
287. Port Connectivity Checks: "obstacle:counter_loop[3].obs0"
288. Port Connectivity Checks: "obstacle:counter_loop[2].obs0"
289. Port Connectivity Checks: "obstacle:counter_loop[1].obs0"
290. Port Connectivity Checks: "obstacle:counter_loop[0].obs0"
291. Port Connectivity Checks: "bullet2:b3"
292. Port Connectivity Checks: "color_mapper:c0"
293. Port Connectivity Checks: "vga_controller:vga0"
294. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
295. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_001"
296. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
297. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller"
298. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
299. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
300. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
301. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
302. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
303. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
304. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
305. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
306. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
307. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_006:router_006|lab62_soc_mm_interconnect_0_router_006_default_decode:the_default_decode"
308. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
309. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode"
310. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
311. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
312. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo"
313. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent"
314. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
315. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
316. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
317. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
318. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
319. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
320. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
321. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
322. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo"
323. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent"
324. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
325. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
326. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
327. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
328. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
329. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
330. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
331. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
332. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
333. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
334. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
335. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
336. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
337. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
338. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
339. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
340. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
341. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
342. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
343. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
344. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
345. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
346. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator"
347. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
348. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
349. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
350. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
351. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator"
352. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
353. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
354. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
355. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
356. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
357. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
358. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
359. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
360. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
361. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
362. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
363. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_spi_0:spi_0"
364. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_altpll_vg92:sd1"
365. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll"
366. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0"
367. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy"
368. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
369. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
370. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib"
371. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
372. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
373. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
374. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
375. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
376. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug"
377. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci"
378. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench"
379. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0"
380. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic"
381. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0"
382. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_SDRAM:sdram|lab62_soc_SDRAM_input_efifo_module:the_lab62_soc_SDRAM_input_efifo_module"
383. Port Connectivity Checks: "lab62_soc:u0"
384. Post-Synthesis Netlist Statistics for Top Partition
385. Elapsed Time Per Partition
386. Analysis & Synthesis Messages
387. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 12 22:44:24 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; 385_lab6                                    ;
; Top-level Entity Name              ; lab62                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 13,051                                      ;
;     Total combinational functions  ; 11,983                                      ;
;     Dedicated logic registers      ; 2,738                                       ;
; Total registers                    ; 2738                                        ;
; Total pins                         ; 143                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 11,392                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; lab62              ; 385_lab6           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                            ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; font_rom.sv                                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/font_rom.sv                                                                                         ;             ;
; lab62_soc/synthesis/lab62_soc.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v                                                                     ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v                                            ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v                                          ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv                                              ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v                                        ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004.v                  ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v                      ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                     ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                      ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv                               ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv                             ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv                               ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv                             ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_006.sv                            ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv                            ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv                                ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v                                                  ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v                                                  ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v                                                  ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v                                             ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_spi_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v                                                    ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v                                                ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.hex                                       ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v                                         ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v                                             ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v                                         ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v                              ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v                                                 ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_keycode.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_keycode.v                                                  ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_key.v                                                      ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v                                              ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v                                           ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v                                                    ; lab62_soc   ;
; VGA_controller.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/VGA_controller.sv                                                                                   ;             ;
; lab62.sv                                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/lab62.sv                                                                                            ;             ;
; HexDriver.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/HexDriver.sv                                                                                        ;             ;
; Color_Mapper.sv                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv                                                                                     ;             ;
; ball.sv                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/ball.sv                                                                                             ;             ;
; obstacle.sv                                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv                                                                                         ;             ;
; bullet.sv                                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/bullet.sv                                                                                           ;             ;
; ball2.sv                                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/ball2.sv                                                                                            ;             ;
; bullet2.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv                                                                                          ;             ;
; game_sm.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/warri/Desktop/ece_385/lab6/game_sm.sv                                                                                          ;             ;
; scfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                       ;             ;
; a_regfifo.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                    ;             ;
; a_dpfifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                     ;             ;
; a_i2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                     ;             ;
; a_fffifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                     ;             ;
; a_f2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                     ;             ;
; aglobal181.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                   ;             ;
; db/scfifo_9621.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/warri/Desktop/ece_385/lab6/db/scfifo_9621.tdf                                                                                  ;             ;
; db/a_dpfifo_bb01.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/warri/Desktop/ece_385/lab6/db/a_dpfifo_bb01.tdf                                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/warri/Desktop/ece_385/lab6/db/a_fefifo_7cf.tdf                                                                                 ;             ;
; db/cntr_337.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/warri/Desktop/ece_385/lab6/db/cntr_337.tdf                                                                                     ;             ;
; db/altsyncram_dtn1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/warri/Desktop/ece_385/lab6/db/altsyncram_dtn1.tdf                                                                              ;             ;
; db/cntr_n2b.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/warri/Desktop/ece_385/lab6/db/cntr_n2b.tdf                                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                ;             ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                       ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                       ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                     ;             ;
; db/altsyncram_s0c1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/warri/Desktop/ece_385/lab6/db/altsyncram_s0c1.tdf                                                                              ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                        ;             ;
; db/altsyncram_0n61.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/warri/Desktop/ece_385/lab6/db/altsyncram_0n61.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                         ;             ;
; db/altsyncram_27g1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/warri/Desktop/ece_385/lab6/db/altsyncram_27g1.tdf                                                                              ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                      ; altera_sld  ;
; db/ip/sldd99160a3/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/warri/Desktop/ece_385/lab6/db/ip/sldd99160a3/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/warri/Desktop/ece_385/lab6/db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/warri/Desktop/ece_385/lab6/db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/warri/Desktop/ece_385/lab6/db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/warri/Desktop/ece_385/lab6/db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/warri/Desktop/ece_385/lab6/db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                 ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                   ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 13,051              ;
;                                             ;                     ;
; Total combinational functions               ; 11983               ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 8436                ;
;     -- 3 input functions                    ; 2071                ;
;     -- <=2 input functions                  ; 1476                ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 10973               ;
;     -- arithmetic mode                      ; 1010                ;
;                                             ;                     ;
; Total registers                             ; 2738                ;
;     -- Dedicated logic registers            ; 2738                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 143                 ;
; Total memory bits                           ; 11392               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 1757                ;
; Total fan-out                               ; 54626               ;
; Average fan-out                             ; 3.60                ;
+---------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |lab62                                                                                                                                  ; 11983 (1)           ; 2738 (0)                  ; 11392       ; 0          ; 0            ; 0       ; 0         ; 143  ; 0            ; 0          ; |lab62                                                                                                                                                                                                                                                                                                                                                                                                                      ; lab62                                             ; work         ;
;    |HexDriver:hex_driver0|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|HexDriver:hex_driver0                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                         ; work         ;
;    |HexDriver:hex_driver1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                         ; work         ;
;    |HexDriver:hex_driver3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                         ; work         ;
;    |HexDriver:hex_driver4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                         ; work         ;
;    |ball2:b2|                                                                                                                           ; 200 (200)           ; 43 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|ball2:b2                                                                                                                                                                                                                                                                                                                                                                                                             ; ball2                                             ; work         ;
;    |ball:b0|                                                                                                                            ; 211 (211)           ; 43 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|ball:b0                                                                                                                                                                                                                                                                                                                                                                                                              ; ball                                              ; work         ;
;    |bullet2:b3|                                                                                                                         ; 346 (346)           ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|bullet2:b3                                                                                                                                                                                                                                                                                                                                                                                                           ; bullet2                                           ; work         ;
;    |bullet:b1|                                                                                                                          ; 346 (346)           ; 45 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|bullet:b1                                                                                                                                                                                                                                                                                                                                                                                                            ; bullet                                            ; work         ;
;    |color_mapper:c0|                                                                                                                    ; 6329 (5101)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:c0                                                                                                                                                                                                                                                                                                                                                                                                      ; color_mapper                                      ; work         ;
;       |font_rom:fr5|                                                                                                                    ; 1228 (1228)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:c0|font_rom:fr5                                                                                                                                                                                                                                                                                                                                                                                         ; font_rom                                          ; work         ;
;    |game_sm:gsm|                                                                                                                        ; 26 (26)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|game_sm:gsm                                                                                                                                                                                                                                                                                                                                                                                                          ; game_sm                                           ; work         ;
;    |lab62_soc:u0|                                                                                                                       ; 3272 (0)            ; 2447 (0)                  ; 11392       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0                                                                                                                                                                                                                                                                                                                                                                                                         ; lab62_soc                                         ; lab62_soc    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; lab62_soc    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; lab62_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; lab62_soc    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; lab62_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; lab62_soc    ;
;       |lab62_soc_SDRAM:sdram|                                                                                                           ; 298 (245)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram                                                                                                                                                                                                                                                                                                                                                                                   ; lab62_soc_SDRAM                                   ; lab62_soc    ;
;          |lab62_soc_SDRAM_input_efifo_module:the_lab62_soc_SDRAM_input_efifo_module|                                                    ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|lab62_soc_SDRAM_input_efifo_module:the_lab62_soc_SDRAM_input_efifo_module                                                                                                                                                                                                                                                                                                         ; lab62_soc_SDRAM_input_efifo_module                ; lab62_soc    ;
;       |lab62_soc_hex_digits_pio:hex_digits_pio|                                                                                         ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                                 ; lab62_soc_hex_digits_pio                          ; lab62_soc    ;
;       |lab62_soc_hex_digits_pio:keycode2|                                                                                               ; 20 (20)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_hex_digits_pio:keycode2                                                                                                                                                                                                                                                                                                                                                                       ; lab62_soc_hex_digits_pio                          ; lab62_soc    ;
;       |lab62_soc_jtag_uart_0:jtag_uart_0|                                                                                               ; 143 (40)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                       ; lab62_soc_jtag_uart_0                             ; lab62_soc    ;
;          |alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|                                                                    ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                 ; work         ;
;          |lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|                                                            ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                     ; lab62_soc_jtag_uart_0_scfifo_r                    ; lab62_soc    ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                             ; scfifo_9621                                       ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_bb01                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                           ; cntr_337                                          ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                ; altsyncram_dtn1                                   ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                  ; cntr_n2b                                          ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                        ; cntr_n2b                                          ; work         ;
;          |lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                     ; lab62_soc_jtag_uart_0_scfifo_w                    ; lab62_soc    ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                             ; scfifo_9621                                       ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_bb01                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                           ; cntr_337                                          ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                ; altsyncram_dtn1                                   ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                  ; cntr_n2b                                          ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                        ; cntr_n2b                                          ; work         ;
;       |lab62_soc_key:key|                                                                                                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_key:key                                                                                                                                                                                                                                                                                                                                                                                       ; lab62_soc_key                                     ; lab62_soc    ;
;       |lab62_soc_keycode:keycode|                                                                                                       ; 36 (36)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                               ; lab62_soc_keycode                                 ; lab62_soc    ;
;       |lab62_soc_leds_pio:leds_pio|                                                                                                     ; 17 (17)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                                             ; lab62_soc_leds_pio                                ; lab62_soc    ;
;       |lab62_soc_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 1315 (0)            ; 1051 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0                       ; lab62_soc    ;
;          |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|                                                                       ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 131 (131)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 82 (82)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; lab62_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; lab62_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; lab62_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser          ; lab62_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                    ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; lab62_soc    ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                        ; lab62_soc    ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                        ; lab62_soc    ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 13 (13)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                   ; lab62_soc    ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 25 (25)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                   ; lab62_soc    ;
;          |altera_merlin_slave_agent:hex_digits_pio_s1_agent|                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:keycode2_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:leds_pio_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 17 (7)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; lab62_soc    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10 (10)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; lab62_soc    ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_translator:hex_digits_pio_s1_translator|                                                                  ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:keycode2_s1_translator|                                                                        ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 5 (5)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                        ; 7 (7)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 4 (4)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 7 (7)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 48 (48)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                       ; lab62_soc    ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 53 (53)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                       ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                          ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_cmd_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                              ; 15 (10)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                              ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                              ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                              ; 57 (52)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                              ; 13 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                              ; 12 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                              ; 12 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                              ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                              ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                              ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                              ; 12 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                              ; 31 (26)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                              ; 48 (44)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|                                                                              ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|                                                                              ; 31 (27)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                  ; 20 (16)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                               ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_router:router_001|                                                                                ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                             ; lab62_soc_mm_interconnect_0_router                ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_router:router|                                                                                    ; 39 (39)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                 ; lab62_soc_mm_interconnect_0_router                ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_014|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_015|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                              ; 75 (75)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_rsp_mux               ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 126 (126)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                               ; lab62_soc_mm_interconnect_0_rsp_mux               ; lab62_soc    ;
;       |lab62_soc_nios2_gen2_0:nios2_gen2_0|                                                                                             ; 1065 (0)            ; 593 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                     ; lab62_soc_nios2_gen2_0                            ; lab62_soc    ;
;          |lab62_soc_nios2_gen2_0_cpu:cpu|                                                                                               ; 1065 (770)          ; 593 (322)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; lab62_soc_nios2_gen2_0_cpu                        ; lab62_soc    ;
;             |lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|                                             ; 295 (38)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                        ; lab62_soc_nios2_gen2_0_cpu_nios2_oci              ; lab62_soc    ;
;                |lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                      ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                      ; lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab62_soc    ;
;                   |lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                     ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab62_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;                   |lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|                           ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab62_soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab62_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;                   |sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                            ; work         ;
;                |lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                            ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                            ; lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab62_soc    ;
;                |lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|                              ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                              ; lab62_soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab62_soc    ;
;                |lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|                              ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                              ; lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab62_soc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                           ; work         ;
;                |lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|                                    ; 115 (115)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                    ; lab62_soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab62_soc    ;
;                   |lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab62_soc    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                   ; work         ;
;             |lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                         ; lab62_soc_nios2_gen2_0_cpu_register_bank_a_module ; lab62_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                ; altsyncram_s0c1                                   ; work         ;
;             |lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                         ; lab62_soc_nios2_gen2_0_cpu_register_bank_b_module ; lab62_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                ; altsyncram_s0c1                                   ; work         ;
;       |lab62_soc_onchip_memory2_0:onchip_memory2_0|                                                                                     ; 1 (1)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                             ; lab62_soc_onchip_memory2_0                        ; lab62_soc    ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;             |altsyncram_27g1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_27g1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_27g1                                   ; work         ;
;       |lab62_soc_sdram_pll:sdram_pll|                                                                                                   ; 9 (8)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                           ; lab62_soc_sdram_pll                               ; lab62_soc    ;
;          |lab62_soc_sdram_pll_altpll_vg92:sd1|                                                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                       ; lab62_soc_sdram_pll_altpll_vg92                   ; lab62_soc    ;
;          |lab62_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                  ; lab62_soc_sdram_pll_stdsync_sv6                   ; lab62_soc    ;
;             |lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_stdsync_sv6:stdsync2|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                         ; lab62_soc_sdram_pll_dffpipe_l2c                   ; lab62_soc    ;
;       |lab62_soc_spi_0:spi_0|                                                                                                           ; 115 (115)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                                   ; lab62_soc_spi_0                                   ; lab62_soc    ;
;       |lab62_soc_timer_0:timer_0|                                                                                                       ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                               ; lab62_soc_timer_0                                 ; lab62_soc    ;
;       |lab62_soc_usb_gpx:usb_irq|                                                                                                       ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                                               ; lab62_soc_usb_gpx                                 ; lab62_soc    ;
;       |lab62_soc_usb_rst:usb_rst|                                                                                                       ; 6 (6)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                               ; lab62_soc_usb_rst                                 ; lab62_soc    ;
;    |obstacle:counter_loop[0].obs0|                                                                                                      ; 341 (341)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|obstacle:counter_loop[0].obs0                                                                                                                                                                                                                                                                                                                                                                                        ; obstacle                                          ; work         ;
;    |obstacle:counter_loop[10].obs0|                                                                                                     ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|obstacle:counter_loop[10].obs0                                                                                                                                                                                                                                                                                                                                                                                       ; obstacle                                          ; work         ;
;    |obstacle:counter_loop[11].obs0|                                                                                                     ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|obstacle:counter_loop[11].obs0                                                                                                                                                                                                                                                                                                                                                                                       ; obstacle                                          ; work         ;
;    |obstacle:counter_loop[12].obs0|                                                                                                     ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|obstacle:counter_loop[12].obs0                                                                                                                                                                                                                                                                                                                                                                                       ; obstacle                                          ; work         ;
;    |obstacle:counter_loop[1].obs0|                                                                                                      ; 84 (84)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|obstacle:counter_loop[1].obs0                                                                                                                                                                                                                                                                                                                                                                                        ; obstacle                                          ; work         ;
;    |obstacle:counter_loop[2].obs0|                                                                                                      ; 76 (76)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|obstacle:counter_loop[2].obs0                                                                                                                                                                                                                                                                                                                                                                                        ; obstacle                                          ; work         ;
;    |obstacle:counter_loop[3].obs0|                                                                                                      ; 88 (88)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|obstacle:counter_loop[3].obs0                                                                                                                                                                                                                                                                                                                                                                                        ; obstacle                                          ; work         ;
;    |obstacle:counter_loop[4].obs0|                                                                                                      ; 76 (76)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|obstacle:counter_loop[4].obs0                                                                                                                                                                                                                                                                                                                                                                                        ; obstacle                                          ; work         ;
;    |obstacle:counter_loop[5].obs0|                                                                                                      ; 73 (73)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|obstacle:counter_loop[5].obs0                                                                                                                                                                                                                                                                                                                                                                                        ; obstacle                                          ; work         ;
;    |obstacle:counter_loop[6].obs0|                                                                                                      ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|obstacle:counter_loop[6].obs0                                                                                                                                                                                                                                                                                                                                                                                        ; obstacle                                          ; work         ;
;    |obstacle:counter_loop[7].obs0|                                                                                                      ; 40 (40)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|obstacle:counter_loop[7].obs0                                                                                                                                                                                                                                                                                                                                                                                        ; obstacle                                          ; work         ;
;    |obstacle:counter_loop[8].obs0|                                                                                                      ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|obstacle:counter_loop[8].obs0                                                                                                                                                                                                                                                                                                                                                                                        ; obstacle                                          ; work         ;
;    |obstacle:counter_loop[9].obs0|                                                                                                      ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|obstacle:counter_loop[9].obs0                                                                                                                                                                                                                                                                                                                                                                                        ; obstacle                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 151 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 150 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 150 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                  ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 150 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 149 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 149 (107)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                     ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                             ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                           ; sld_shadow_jsm                                    ; altera_sld   ;
;    |vga_controller:vga0|                                                                                                                ; 46 (46)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|vga_controller:vga0                                                                                                                                                                                                                                                                                                                                                                                                  ; vga_controller                                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------+
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                           ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                           ;
; lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_27g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128  ; lab62_soc_onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0                                                                                                                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                ; lab62_soc.qsys  ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_key:key                                                                                                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_keycode:keycode                                                                                                                                                                                                                              ; lab62_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_hex_digits_pio:keycode2                                                                                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_leds_pio:leds_pio                                                                                                                                                                                                                            ; lab62_soc.qsys  ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                  ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                              ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                         ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                     ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                     ; lab62_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                     ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                   ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                              ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                            ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                       ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                  ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                   ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                              ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                         ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent                                                                                                                                                              ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo                                                                                                                                                         ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator                                                                                                                                                    ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                               ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                     ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                              ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                         ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                    ; lab62_soc.qsys  ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                ; lab62_soc.qsys  ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                             ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                   ; lab62_soc.qsys  ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                         ; lab62_soc.qsys  ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                               ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                 ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                            ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router                                                                                                                                                                ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router_001                                                                                                                                                            ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_003                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_004                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_005                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_006:router_006                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_007                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_008                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_010                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_011                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_012                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_013                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_014                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_015                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_016                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_017                                                                                                                                                        ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                              ; lab62_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                      ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                 ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                            ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                 ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                            ; lab62_soc.qsys  ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                       ; lab62_soc.qsys  ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                   ; lab62_soc.qsys  ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                   ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                       ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                   ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                              ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                         ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                               ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                     ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                               ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                     ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                               ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                     ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                               ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                     ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                               ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                     ; lab62_soc.qsys  ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                    ; lab62_soc.qsys  ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                     ; lab62_soc.qsys  ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                            ; lab62_soc.qsys  ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                 ; lab62_soc.qsys  ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                             ; lab62_soc.qsys  ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram                                                                                                                                                                                                                                  ; lab62_soc.qsys  ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                          ; lab62_soc.qsys  ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0                                                                                                                                                                                                                                  ; lab62_soc.qsys  ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                    ; lab62_soc.qsys  ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_timer_0:timer_0                                                                                                                                                                                                                              ; lab62_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx                                                                                                                                                                                                                              ; lab62_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_usb_gpx:usb_irq                                                                                                                                                                                                                              ; lab62_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_usb_rst:usb_rst                                                                                                                                                                                                                              ; lab62_soc.qsys  ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab62|game_sm:gsm|state                                                                           ;
+--------------------+--------------------+--------------------+------------+-------------+------------+-------------+
; Name               ; state.TANK2_BULLET ; state.TANK1_BULLET ; state.PLAY ; state.DONE2 ; state.DONE ; state.START ;
+--------------------+--------------------+--------------------+------------+-------------+------------+-------------+
; state.START        ; 0                  ; 0                  ; 0          ; 0           ; 0          ; 0           ;
; state.DONE         ; 0                  ; 0                  ; 0          ; 0           ; 1          ; 1           ;
; state.DONE2        ; 0                  ; 0                  ; 0          ; 1           ; 0          ; 1           ;
; state.PLAY         ; 0                  ; 0                  ; 1          ; 0           ; 0          ; 1           ;
; state.TANK1_BULLET ; 0                  ; 1                  ; 0          ; 0           ; 0          ; 1           ;
; state.TANK2_BULLET ; 1                  ; 0                  ; 0          ; 0           ; 0          ; 1           ;
+--------------------+--------------------+--------------------+------------+-------------+------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------+
; State Machine - |lab62|bullet2:b3|bullet2_on ;
+---------------+------------------------------+
; Name          ; bullet2_on.01                ;
+---------------+------------------------------+
; bullet2_on.00 ; 0                            ;
; bullet2_on.01 ; 1                            ;
+---------------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------+
; State Machine - |lab62|bullet:b1|bullet_on ;
+--------------+-----------------------------+
; Name         ; bullet_on.01                ;
+--------------+-----------------------------+
; bullet_on.00 ; 0                           ;
; bullet_on.01 ; 1                           ;
+--------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|m_next                             ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|m_state                                                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|i_next ;
+------------+------------+------------+------------+--------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000   ;
+------------+------------+------------+------------+--------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0            ;
; i_next.010 ; 0          ; 0          ; 1          ; 1            ;
; i_next.101 ; 0          ; 1          ; 0          ; 1            ;
; i_next.111 ; 1          ; 0          ; 0          ; 1            ;
+------------+------------+------------+------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|i_state                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 62                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,1,7,9,11..14,16,18,21,22,24..28,31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3..31]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[3..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; ball2:b2|rotation_internal[2]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; ball:b0|rotation_internal[2]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                      ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2..6,8,10,15,17,19,20,23,29]                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; bullet2:b3|bullet2_X_Motion[0]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; bullet2:b3|bullet2_Y_Motion[0]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; bullet:b1|bullet_X_Motion[0]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; bullet:b1|bullet_Y_Motion[0]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; game_sm:gsm|state~2                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; game_sm:gsm|state~3                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; game_sm:gsm|state~4                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; game_sm:gsm|state~5                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; game_sm:gsm|state~6                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; bullet2:b3|bullet2_on~4                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; bullet:b1|bullet_on~4                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|m_next~9                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|m_next~10                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|m_next~13                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|m_next~14                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|m_next~16                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|i_next~4                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|i_next~5                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|i_next~6                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|i_state~14                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|i_state~15                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|i_state~16                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 1440                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                              ; Lost Fanouts                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                     ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                           ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[1],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                            ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clock_enable ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                                ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                       ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0]                                                                                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                           ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                           ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                       ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[3]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[2]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                          ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                 ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                           ; Stuck at GND                   ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2738  ;
; Number of registers using Synchronous Clear  ; 136   ;
; Number of registers using Synchronous Load   ; 329   ;
; Number of registers using Asynchronous Clear ; 2102  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1530  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ball2:b2|ball2_Y_Pos[7]                                                                                                                                                                                                                                                                                                         ; 33      ;
; ball2:b2|ball2_Y_Pos[6]                                                                                                                                                                                                                                                                                                         ; 33      ;
; ball2:b2|ball2_Y_Pos[5]                                                                                                                                                                                                                                                                                                         ; 30      ;
; ball2:b2|ball2_Y_Pos[4]                                                                                                                                                                                                                                                                                                         ; 46      ;
; ball2:b2|ball2_X_Pos[9]                                                                                                                                                                                                                                                                                                         ; 31      ;
; ball2:b2|ball2_X_Pos[3]                                                                                                                                                                                                                                                                                                         ; 39      ;
; ball2:b2|ball2_X_Pos[2]                                                                                                                                                                                                                                                                                                         ; 47      ;
; ball2:b2|ball2_X_Pos[0]                                                                                                                                                                                                                                                                                                         ; 32      ;
; ball:b0|Ball_X_Pos[6]                                                                                                                                                                                                                                                                                                           ; 33      ;
; ball:b0|Ball_X_Pos[5]                                                                                                                                                                                                                                                                                                           ; 30      ;
; ball:b0|Ball_X_Pos[4]                                                                                                                                                                                                                                                                                                           ; 49      ;
; ball:b0|Ball_X_Pos[3]                                                                                                                                                                                                                                                                                                           ; 36      ;
; ball:b0|Ball_Y_Pos[7]                                                                                                                                                                                                                                                                                                           ; 32      ;
; ball:b0|Ball_Y_Pos[6]                                                                                                                                                                                                                                                                                                           ; 36      ;
; ball:b0|Ball_Y_Pos[5]                                                                                                                                                                                                                                                                                                           ; 36      ;
; ball:b0|Ball_Y_Pos[4]                                                                                                                                                                                                                                                                                                           ; 46      ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                     ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                     ; 3       ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                     ; 1       ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                   ; 47      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                        ; 6       ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                          ; 6       ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                                   ; 11      ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 471     ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                     ; 1       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                   ; 4       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                          ; 2       ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                          ; 2       ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|lab62_soc_SDRAM:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; 11      ;
; lab62_soc:u0|lab62_soc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                      ; 2       ;
; lab62_soc:u0|lab62_soc_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                    ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                  ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                  ; 4       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                  ; 9       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                            ; 3       ;
; lab62_soc:u0|lab62_soc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                              ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                  ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                     ; 1       ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                        ; 2       ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                        ; 2       ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                        ; 2       ;
; lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                   ; 3       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                  ; 1       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[0]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[1]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[2]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[3]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                ; 2       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; 1       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[14]                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[15]                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[8]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[9]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[6]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 95                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[6]                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0|shift_reg[3]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |lab62|ball:b0|Ball_X_Pos[8]                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |lab62|ball2:b2|ball2_Y_Pos[2]                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_alu_result[0]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]                                                                                        ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0|data_to_cpu[14]                                                                                                                                                                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0|data_to_cpu[8]                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0|data_to_cpu[1]                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0|data_to_cpu[7]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|lab62_soc_SDRAM_input_efifo_module:the_lab62_soc_SDRAM_input_efifo_module|entries[0]                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                     ;
; 256:1              ; 2 bits    ; 340 LEs       ; 4 LEs                ; 336 LEs                ; Yes        ; |lab62|ball:b0|rotation_internal[1]                                                                                                                                                                                                                                                                                                                                     ;
; 256:1              ; 2 bits    ; 340 LEs       ; 4 LEs                ; 336 LEs                ; Yes        ; |lab62|ball2:b2|rotation_internal[1]                                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|active_data[13]                                                                                                                                                                                                                                                                                                               ;
; 123:1              ; 9 bits    ; 738 LEs       ; 342 LEs              ; 396 LEs                ; Yes        ; |lab62|ball2:b2|ball2_Y_Motion[7]                                                                                                                                                                                                                                                                                                                                       ;
; 185:1              ; 9 bits    ; 1107 LEs      ; 342 LEs              ; 765 LEs                ; Yes        ; |lab62|ball:b0|Ball_Y_Motion[7]                                                                                                                                                                                                                                                                                                                                         ;
; 86:1               ; 20 bits   ; 1140 LEs      ; 1120 LEs             ; 20 LEs                 ; Yes        ; |lab62|bullet2:b3|bullet2_X_Motion[1]                                                                                                                                                                                                                                                                                                                                   ;
; 86:1               ; 21 bits   ; 1197 LEs      ; 1176 LEs             ; 21 LEs                 ; Yes        ; |lab62|bullet:b1|bullet_Y_Motion[5]                                                                                                                                                                                                                                                                                                                                     ;
; 123:1              ; 9 bits    ; 738 LEs       ; 342 LEs              ; 396 LEs                ; Yes        ; |lab62|ball2:b2|ball2_X_Motion[9]                                                                                                                                                                                                                                                                                                                                       ;
; 185:1              ; 9 bits    ; 1107 LEs      ; 342 LEs              ; 765 LEs                ; Yes        ; |lab62|ball:b0|Ball_X_Motion[2]                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab62|ball:b0|Ball_X_Pos[5]                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab62|ball2:b2|ball2_X_Pos[3]                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                     ;
; 55:1               ; 9 bits    ; 324 LEs       ; 36 LEs               ; 288 LEs                ; Yes        ; |lab62|bullet2:b3|bullet2_Y_Pos[5]                                                                                                                                                                                                                                                                                                                                      ;
; 55:1               ; 9 bits    ; 324 LEs       ; 36 LEs               ; 288 LEs                ; Yes        ; |lab62|bullet2:b3|bullet2_X_Pos[7]                                                                                                                                                                                                                                                                                                                                      ;
; 55:1               ; 9 bits    ; 324 LEs       ; 36 LEs               ; 288 LEs                ; Yes        ; |lab62|bullet:b1|bullet_Y_Pos[5]                                                                                                                                                                                                                                                                                                                                        ;
; 55:1               ; 9 bits    ; 324 LEs       ; 36 LEs               ; 288 LEs                ; Yes        ; |lab62|bullet:b1|bullet_X_Pos[8]                                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_logic_result[2]                                                                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab62|color_mapper:c0|Mux10                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |lab62|color_mapper:c0|sprite3_addr[4]                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |lab62|color_mapper:c0|sprite4_addr[9]                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab62|color_mapper:c0|sprite5_addr[2]                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[0].obs0|bounce2_on                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[12].obs0|bounce_on                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[0].obs0|disappear2[2]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[1].obs0|disappear2[1]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[2].obs0|disappear2[1]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[3].obs0|disappear2[2]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[4].obs0|disappear2[2]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[5].obs0|disappear2[1]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[6].obs0|disappear2[2]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[7].obs0|disappear2[1]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[8].obs0|disappear2[0]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[9].obs0|disappear2[0]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[10].obs0|disappear2[2]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[11].obs0|disappear2[1]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[12].obs0|disappear2[1]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[0].obs0|disappear[1]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[1].obs0|disappear[0]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[2].obs0|disappear[0]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[3].obs0|disappear[0]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[4].obs0|disappear[0]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[5].obs0|disappear[2]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[6].obs0|disappear[2]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[7].obs0|disappear[0]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[8].obs0|disappear[0]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[9].obs0|disappear[0]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[10].obs0|disappear[2]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[11].obs0|disappear[2]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[12].obs0|disappear[1]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab62|color_mapper:c0|sprite2_addr[3]                                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |lab62|color_mapper:c0|sprite2_addr[10]                                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab62|color_mapper:c0|sprite_addr[0]                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |lab62|color_mapper:c0|sprite_addr[10]                                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[0].obs0|bounce2_on[2]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[1].obs0|bounce2_on[0]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[2].obs0|bounce2_on[0]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[3].obs0|bounce2_on[0]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[4].obs0|bounce2_on[0]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[5].obs0|bounce2_on[0]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[6].obs0|bounce2_on[0]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[7].obs0|bounce2_on[1]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[8].obs0|bounce2_on[0]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[9].obs0|bounce2_on[0]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[10].obs0|bounce2_on[0]                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[11].obs0|bounce2_on[1]                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[12].obs0|bounce2_on[2]                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[12].obs0|bounce_on[1]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[11].obs0|bounce_on[1]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[10].obs0|bounce_on[2]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[9].obs0|bounce_on[1]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[8].obs0|bounce_on[1]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[7].obs0|bounce_on[1]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[6].obs0|bounce_on[1]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[5].obs0|bounce_on[2]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[4].obs0|bounce_on[2]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[3].obs0|bounce_on[1]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[2].obs0|bounce_on[2]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[1].obs0|bounce_on[0]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |lab62|obstacle:counter_loop[0].obs0|bounce_on[0]                                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |lab62|color_mapper:c0|end_screen[1]                                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab62|color_mapper:c0|Red[6]                                                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |lab62|color_mapper:c0|sprite5_addr[7]                                                                                                                                                                                                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|Selector34                                                                                                                                                                                                                                                                                                                    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router_001|src_channel[4]                                                                                                                                                                                                                                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 12 LEs               ; 10 LEs                 ; No         ; |lab62|color_mapper:c0|Green[7]                                                                                                                                                                                                                                                                                                                                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab62|lab62_soc:u0|lab62_soc_SDRAM:sdram|Selector27                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_SDRAM:sdram     ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_27g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+-----------------------------------+
; Assignment     ; Value ; From ; To                                ;
+----------------+-------+------+-----------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                        ;
+----------------+-------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_stdsync_sv6:stdsync2|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |lab62                 ;
+----------------+-------------------------------------------------------+--------------+
; Parameter Name ; Value                                                 ; Type         ;
+----------------+-------------------------------------------------------+--------------+
; ARRAYX_VALUE   ; (250,500,120,420,120,310,310,310,310,290,290,330,330) ; Array/Record ;
; ARRAYY_VALUE   ; (100,150,300,320,169,230,250,210,270,210,270,210,270) ; Array/Record ;
+----------------+-------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                ;
+----------------+--------------------------------+-----------------------------------------------------+
; INIT_FILE      ; lab62_soc_onchip_memory2_0.hex ; String                                              ;
+----------------+--------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                      ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                   ;
; WIDTH_A                            ; 32                             ; Signed Integer                                            ;
; WIDTHAD_A                          ; 2                              ; Signed Integer                                            ;
; NUMWORDS_A                         ; 4                              ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WIDTH_B                            ; 1                              ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                   ;
; INIT_FILE                          ; lab62_soc_onchip_memory2_0.hex ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 4                              ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                   ;
; DEVICE_FAMILY                      ; MAX 10                         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_27g1                ; Untyped                                                   ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router_001|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_003|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_004|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_005|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_006:router_006|lab62_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_007|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_008|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_009|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_010|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_011|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_012|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_013|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_014|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_015|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_016|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_017|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                         ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                         ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                              ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                              ;
; ST_CHANNEL_W   ; 16    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 16     ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 16     ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                         ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                         ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                         ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                         ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                         ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                         ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball:b0 ;
+----------------+------------+------------------------+
; Parameter Name ; Value      ; Type                   ;
+----------------+------------+------------------------+
; Ball_X_Center  ; 0101000000 ; Unsigned Binary        ;
; Ball_Y_Center  ; 0011110000 ; Unsigned Binary        ;
; Ball_X_Min     ; 0000000000 ; Unsigned Binary        ;
; Ball_X_Max     ; 1001111111 ; Unsigned Binary        ;
; Ball_Y_Min     ; 0000000000 ; Unsigned Binary        ;
; Ball_Y_Max     ; 0111011111 ; Unsigned Binary        ;
; Ball_X_Step    ; 0000000001 ; Unsigned Binary        ;
; Ball_Y_Step    ; 0000000001 ; Unsigned Binary        ;
+----------------+------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: bullet:b1 ;
+-----------------+------------+-------------------------+
; Parameter Name  ; Value      ; Type                    ;
+-----------------+------------+-------------------------+
; bullet_X_Center ; 0101000000 ; Unsigned Binary         ;
; bullet_Y_Center ; 0011110000 ; Unsigned Binary         ;
; bullet_X_Min    ; 0000000000 ; Unsigned Binary         ;
; bullet_X_Max    ; 1001111111 ; Unsigned Binary         ;
; bullet_Y_Min    ; 0000000000 ; Unsigned Binary         ;
; bullet_Y_Max    ; 0111011111 ; Unsigned Binary         ;
; bullet_X_Step   ; 0000000001 ; Unsigned Binary         ;
; bullet_Y_Step   ; 0000000001 ; Unsigned Binary         ;
+-----------------+------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga0 ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                    ;
; vlines         ; 1000001100 ; Unsigned Binary                    ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:c0|font_rom:fr1                                          ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 16                                                                               ; Signed Integer ;
; ROM            ; (0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ; Array/Record   ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0111111000000000,1000000100000000,1010010100000000,10 ;                ;
; ROM            ; 00000100000000,1000000100000000,1011110100000000,1001100100000000,10000001000000 ;                ;
; ROM            ; 00,1000000100000000,0111111000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0111111011111111,1101101111111111,1111 ;                ;
; ROM            ; 111111000011,1110011111111111,1111111101111110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0011100000111000,01111100011 ;                ;
; ROM            ; 11100,1111111111111110,1111111111111110,1111111111111110,1111111111111110,011111 ;                ;
; ROM            ; 1111111100,0011111111111000,0001111111110000,0000111111100000,0000011111000000,0 ;                ;
; ROM            ; 000001110000000,0000000100000000,0000000000000000,0000000000000000,0001000000111 ;                ;
; ROM            ; 000,0111110011111110,0111110000111000,0001000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000011000,0011110000111100,1110011111100111,111 ;                ;
; ROM            ; 0011100011000,0001100000111100,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000011000,0011110001111110,1111111111111111,0111111000011000,0001100000 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0001100000111100,0011110000011000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,1111111111111111,1111111111111111,1111111111111111,111001111100 ;                ;
; ROM            ; 0011,1100001111100111,1111111111111111,1111111111111111,1111111111111111,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000111100,0110011001000010,0100001001100110,00 ;                ;
; ROM            ; 11110000000000,0000000000000000,0000000000000000,1111111111111111,11111111111111 ;                ;
; ROM            ; 11,1111111111000011,1001100110111101,1011110110011001,1100001111111111,111111111 ;                ;
; ROM            ; 1111111,1111111111111111,0000000000000000,0001111000001110,0001101000110010,0111 ;                ;
; ROM            ; 100011001100,1100110011001100,1100110001111000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0011110001100110,0110011001100110,0110011000111100,00011000011 ;                ;
; ROM            ; 11110,0001100000011000,0000000000000000,0000000000000000,0000000000000000,001111 ;                ;
; ROM            ; 1100110011,0011111100110000,0011000000110000,0011000001110000,1111000011100000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111111101100011,0111111101100 ;                ;
; ROM            ; 011,0110001101100011,0110001101100111,1110011111100110,1100000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000011000,0001100011011011,0011110011100111,001 ;                ;
; ROM            ; 1110011011011,0001100000011000,0000000000000000,0000000000000000,000000001000000 ;                ;
; ROM            ; 0,1100000011100000,1111000011111000,1111111011111000,1111000011100000,1100000010 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000010,0000011000001110,00011 ;                ;
; ROM            ; 11000111110,1111111000111110,0001111000001110,0000011000000010,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0001100000111100,0111111000011000,000110000001 ;                ;
; ROM            ; 1000,0111111000111100,0001100000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0110011001100110,0110011001100110,0110011001100110,0110011000000000,01 ;                ;
; ROM            ; 10011001100110,0000000000000000,0000000000000000,0000000000000000,01111111110110 ;                ;
; ROM            ; 11,1101101111011011,0111101100011011,0001101100011011,0001101100011011,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000001111100,1100011001100000,0011100001101100,1100 ;                ;
; ROM            ; 011011000110,0110110000111000,0000110011000110,0111110000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,11111110111 ;                ;
; ROM            ; 11110,1111111011111110,0000000000000000,0000000000000000,0000000000000000,000110 ;                ;
; ROM            ; 0000111100,0111111000011000,0001100000011000,0111111000111100,0001100001111110,0 ;                ;
; ROM            ; 011000000000000,0000000000000000,0000000000000000,0001100000111100,0111111000011 ;                ;
; ROM            ; 000,0001100000011000,0001100000011000,0001100000011000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0001100000011000,0001100000011000,0001100000011000,000 ;                ;
; ROM            ; 1100001111110,0011110000011000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000011000,0000110011111110,0000110000011000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000110000,0110000011111110,0110000000110000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,110000001100 ;                ;
; ROM            ; 0000,1100000011111110,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000100100,0110011011111111,0110011000100100,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0001000000111000,0011100001111100,0111110011111110,1111111000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,1111111011111110,0111 ;                ;
; ROM            ; 110001111100,0011100000111000,0001000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000110 ;                ;
; ROM            ; 0000111100,0011110000111100,0001100000011000,0001100000000000,0001100000011000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000001100110,0110011001100110,0010010000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000001101100,0110110011111110,0110110001101100,011 ;                ;
; ROM            ; 0110011111110,0110110001101100,0000000000000000,0000000000000000,000110000001100 ;                ;
; ROM            ; 0,0111110011000110,1100001011000000,0111110000000110,0000011010000110,1100011001 ;                ;
; ROM            ; 111100,0001100000011000,0000000000000000,0000000000000000,0000000000000000,11000 ;                ;
; ROM            ; 01011000110,0000110000011000,0011000001100000,1100011010000110,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0011100001101100,0110110000111000,011101101101 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000110000,0011000000110000,0110000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00001100000110 ;                ;
; ROM            ; 00,0011000000110000,0011000000110000,0011000000110000,0001100000001100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0011000000011000,0000110000001100,0000 ;                ;
; ROM            ; 110000001100,0000110000001100,0001100000110000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001100110,0011110011111111,00111100011 ;                ;
; ROM            ; 00110,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000011000,0001100001111110,0001100000011000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000011000,0001100000011000,0011000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000001111110,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0001100000 ;                ;
; ROM            ; 011000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 01000000110,0000110000011000,0011000001100000,1100000010000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0111110011000110,1100011011001110,110111101111 ;                ;
; ROM            ; 0110,1110011011000110,1100011001111100,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0001100000111000,0111100000011000,0001100000011000,0001100000011000,00 ;                ;
; ROM            ; 01100001111110,0000000000000000,0000000000000000,0000000000000000,01111100110001 ;                ;
; ROM            ; 10,0000011000001100,0001100000110000,0110000011000000,1100011011111110,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0111110011000110,0000011000000110,0011 ;                ;
; ROM            ; 110000000110,0000011000000110,1100011001111100,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000110000011100,0011110001101100,1100110011111110,00001100000 ;                ;
; ROM            ; 01100,0000110000011110,0000000000000000,0000000000000000,0000000000000000,111111 ;                ;
; ROM            ; 1011000000,1100000011000000,1111110000000110,0000011000000110,1100011001111100,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0011100001100000,1100000011000 ;                ;
; ROM            ; 000,1111110011000110,1100011011000110,1100011001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1111111011000110,0000011000000110,0000110000011000,001 ;                ;
; ROM            ; 1000000110000,0011000000110000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0111110011000110,1100011011000110,0111110011000110,1100011011000110,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0111110011000110,11000 ;                ;
; ROM            ; 11011000110,0111111000000110,0000011000000110,0000110001111000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0001100000011000,000000000000 ;                ;
; ROM            ; 0000,0000000000011000,0001100000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0001100000011000,0000000000000000,0000000000011000,00 ;                ;
; ROM            ; 01100000110000,0000000000000000,0000000000000000,0000000000000000,00000000000001 ;                ;
; ROM            ; 10,0000110000011000,0011000001100000,0011000000011000,0000110000000110,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000001111110,0000 ;                ;
; ROM            ; 000000000000,0111111000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000001100000,0011000000011000,0000110000000110,00001100000 ;                ;
; ROM            ; 11000,0011000001100000,0000000000000000,0000000000000000,0000000000000000,011111 ;                ;
; ROM            ; 0011000110,1100011000001100,0001100000011000,0001100000000000,0001100000011000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111110011000110,1100011011000 ;                ;
; ROM            ; 110,1101111011011110,1101111011011100,1100000001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0001000000111000,0110110011000110,1100011011111110,110 ;                ;
; ROM            ; 0011011000110,1100011011000110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1111110001100110,0110011001100110,0111110001100110,0110011001100110,0110011011 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0011110001100110,11000 ;                ;
; ROM            ; 01011000000,1100000011000000,1100000011000010,0110011000111100,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1111100001101100,0110011001100110,011001100110 ;                ;
; ROM            ; 0110,0110011001100110,0110110011111000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1111111001100110,0110001001101000,0111100001101000,0110000001100010,01 ;                ;
; ROM            ; 10011011111110,0000000000000000,0000000000000000,0000000000000000,11111110011001 ;                ;
; ROM            ; 10,0110001001101000,0111100001101000,0110000001100000,0110000011110000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0011110001100110,1100001011000000,1100 ;                ;
; ROM            ; 000011011110,1100011011000110,0110011000111010,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,1100011011000110,1100011011000110,1111111011000110,11000110110 ;                ;
; ROM            ; 00110,1100011011000110,0000000000000000,0000000000000000,0000000000000000,001111 ;                ;
; ROM            ; 0000011000,0001100000011000,0001100000011000,0001100000011000,0001100000111100,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0001111000001100,0000110000001 ;                ;
; ROM            ; 100,0000110000001100,1100110011001100,1100110001111000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1110011001100110,0110011001101100,0111100001111000,011 ;                ;
; ROM            ; 0110001100110,0110011011100110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1111000001100000,0110000001100000,0110000001100000,0110000001100010,0110011011 ;                ;
; ROM            ; 111110,0000000000000000,0000000000000000,0000000000000000,1100001111100111,11111 ;                ;
; ROM            ; 11111111111,1101101111000011,1100001111000011,1100001111000011,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1100011011100110,1111011011111110,110111101100 ;                ;
; ROM            ; 1110,1100011011000110,1100011011000110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0111110011000110,1100011011000110,1100011011000110,1100011011000110,11 ;                ;
; ROM            ; 00011001111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,1111110011111100,0110011001100110,0110011001100110,0110011001100110,011111000 ;                ;
; ROM            ; 1111100,0110000001100000,0110000001100000,0110000001100000,0110000001100000,1111 ;                ;
; ROM            ; 000011110000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0111110011000110,1100011011000110,1100011011000110,11000110110 ;                ;
; ROM            ; 10110,1101111001111100,0000110000001110,0000000000000000,0000000000000000,111111 ;                ;
; ROM            ; 0001100110,0110011001100110,0111110001101100,0110011001100110,0110011011100110,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111110011000110,1100011001100 ;                ;
; ROM            ; 000,0011100000001100,0000011011000110,1100011001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1111111111011011,1001100100011000,0001100000011000,000 ;                ;
; ROM            ; 1100000011000,0001100000111100,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1100011011000110,1100011011000110,1100011011000110,1100011011000110,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,1100001111000011,11000 ;                ;
; ROM            ; 01111000011,1100001111000011,1100001101100110,0011110000011000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1100001111000011,1100001111000011,110000111101 ;                ;
; ROM            ; 1011,1101101111111111,0110011001100110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1100001111000011,0110011000111100,0001100000011000,0011110001100110,11 ;                ;
; ROM            ; 00001111000011,0000000000000000,0000000000000000,0000000000000000,11000011110000 ;                ;
; ROM            ; 11,1100001101100110,0011110000011000,0001100000011000,0001100000111100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,1111111111000011,1000011000001100,0001 ;                ;
; ROM            ; 100000110000,0110000011000001,1100001111111111,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0011110000110000,0011000000110000,0011000000110000,00110000001 ;                ;
; ROM            ; 10000,0011000000111100,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0010000000,1100000011100000,0111000000111000,0001110000001110,0000011000000010,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0011110000001100,0000110000001 ;                ;
; ROM            ; 100,0000110000001100,0000110000001100,0000110000111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0001000000111000,0110110011000110,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000011111111,0000000000000000,0011000000110000,0001100000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000001111000,000011000111 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1110000001100000,0110000001111000,0110110001100110,0110011001100110,01 ;                ;
; ROM            ; 10011001111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000001111100,1100011011000000,1100000011000000,1100011001111100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0001110000001100,0000110000111100,0110 ;                ;
; ROM            ; 110011001100,1100110011001100,1100110001110110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001111100,1100011011111110,11000000110 ;                ;
; ROM            ; 00000,1100011001111100,0000000000000000,0000000000000000,0000000000000000,001110 ;                ;
; ROM            ; 0001101100,0110010001100000,1111000001100000,0110000001100000,0110000011110000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000001110 ;                ;
; ROM            ; 110,1100110011001100,1100110011001100,1100110001111100,0000110011001100,01111000 ;                ;
; ROM            ; 00000000,0000000000000000,1110000001100000,0110000001101100,0111011001100110,011 ;                ;
; ROM            ; 0011001100110,0110011011100110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0001100000011000,0000000000111000,0001100000011000,0001100000011000,0001100000 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0000011000000110,00000 ;                ;
; ROM            ; 00000001110,0000011000000110,0000011000000110,0000011000000110,0110011001100110, ;                ;
; ROM            ; 0011110000000000,0000000000000000,1110000001100000,0110000001100110,011011000111 ;                ;
; ROM            ; 1000,0111100001101100,0110011011100110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0011100000011000,0001100000011000,0001100000011000,0001100000011000,00 ;                ;
; ROM            ; 01100000111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000011100110,1111111111011011,1101101111011011,1101101111011011,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000011011100,0110 ;                ;
; ROM            ; 011001100110,0110011001100110,0110011001100110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001111100,1100011011000110,11000110110 ;                ;
; ROM            ; 00110,1100011001111100,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000011011100,0110011001100110,0110011001100110,0110011001111100,0 ;                ;
; ROM            ; 110000001100000,1111000000000000,0000000000000000,0000000000000000,0000000001110 ;                ;
; ROM            ; 110,1100110011001100,1100110011001100,1100110001111100,0000110000001100,00011110 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000011011100,0111011001100110,011 ;                ;
; ROM            ; 0000001100000,0110000011110000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000001111100,1100011001100000,0011100000001100,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0001000000110000,00110 ;                ;
; ROM            ; 00011111100,0011000000110000,0011000000110000,0011011000011100,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000011001100,110011001100 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000011000011,1100001111000011,1100001101100110,00 ;                ;
; ROM            ; 11110000011000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,1100001100000000,1100001100000000,1100001100000000,1100001100000000,110000110 ;                ;
; ROM            ; 0000000,1101101100000000,1101101100000000,1111111100000000,0110011000000000,0110 ;                ;
; ROM            ; 011000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0011100000000000,0001100000000000,00011000000 ;                ;
; ROM            ; 00000,0001100000000000,0001100000000000,0001100000000000,0001100000000000,000110 ;                ;
; ROM            ; 0000000000,0001100000000000,0011110000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,1100011000000 ;                ;
; ROM            ; 000,1110011000000000,1111011000000000,1111111000000000,1101111000000000,11001110 ;                ;
; ROM            ; 00000000,1100011000000000,1100011000000000,1100011000000000,1100011000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0111110000000000,1100011000000000,1100011000000000,0110000000 ;                ;
; ROM            ; 000000,0011100000000000,0000110000000000,0000011000000000,1100011000000000,11000 ;                ;
; ROM            ; 11000000000,0111110000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,001110000011 ;                ;
; ROM            ; 1000,0111110001111100,1111111111111110,1111111111111110,1111111111111110,1111111 ;                ;
; ROM            ; 111111110,0111111111111100,0011111111111000,0001111111110000,0000111111100000,00 ;                ;
; ROM            ; 00011111000000,0000001110000000,0000000100000000,0000000011111111,00000000111111 ;                ;
; ROM            ; 11,0000000011111111,0000000011111111,1111111111111111,1111111111111111,111111111 ;                ;
; ROM            ; 1111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,1111 ;                ;
; ROM            ; 111111111111,0000000011111111,0000000011111111,0000000011111111,0000000011111111 ;                ;
; ROM            ; ,1111111111111111,1111111111111111,1111111111111111,1111111111111111,11111111111 ;                ;
; ROM            ; 11111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,000011 ;                ;
; ROM            ; 1111110000,0000111111110000,0000111111110000,0000111111110000,0000111111110000,0 ;                ;
; ROM            ; 000111111110000,0000111111110000,1111111100000000,1111111100000000,1111111100000 ;                ;
; ROM            ; 000,1111111100000000,1111111111111111,1111111111111111,1111111111111111,11111111 ;                ;
; ROM            ; 11111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,111 ;                ;
; ROM            ; 1111100000000,1111111100000000,1111111100000000,1111111100000000,000011111111000 ;                ;
; ROM            ; 0,0000111111110000,0000111111110000,0000111111110000,0000111111110000,0000111111 ;                ;
; ROM            ; 110000,0000111111110000,1111111111111111,1111111111111111,1111111111111111,11111 ;                ;
; ROM            ; 11111111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111, ;                ;
;                ; 1111111111111111)                                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:c0|font_rom:fr2                                          ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 16                                                                               ; Signed Integer ;
; ROM            ; (0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ; Array/Record   ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0111111000000000,1000000100000000,1010010100000000,10 ;                ;
; ROM            ; 00000100000000,1000000100000000,1011110100000000,1001100100000000,10000001000000 ;                ;
; ROM            ; 00,1000000100000000,0111111000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0111111011111111,1101101111111111,1111 ;                ;
; ROM            ; 111111000011,1110011111111111,1111111101111110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0011100000111000,01111100011 ;                ;
; ROM            ; 11100,1111111111111110,1111111111111110,1111111111111110,1111111111111110,011111 ;                ;
; ROM            ; 1111111100,0011111111111000,0001111111110000,0000111111100000,0000011111000000,0 ;                ;
; ROM            ; 000001110000000,0000000100000000,0000000000000000,0000000000000000,0001000000111 ;                ;
; ROM            ; 000,0111110011111110,0111110000111000,0001000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000011000,0011110000111100,1110011111100111,111 ;                ;
; ROM            ; 0011100011000,0001100000111100,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000011000,0011110001111110,1111111111111111,0111111000011000,0001100000 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0001100000111100,0011110000011000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,1111111111111111,1111111111111111,1111111111111111,111001111100 ;                ;
; ROM            ; 0011,1100001111100111,1111111111111111,1111111111111111,1111111111111111,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000111100,0110011001000010,0100001001100110,00 ;                ;
; ROM            ; 11110000000000,0000000000000000,0000000000000000,1111111111111111,11111111111111 ;                ;
; ROM            ; 11,1111111111000011,1001100110111101,1011110110011001,1100001111111111,111111111 ;                ;
; ROM            ; 1111111,1111111111111111,0000000000000000,0001111000001110,0001101000110010,0111 ;                ;
; ROM            ; 100011001100,1100110011001100,1100110001111000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0011110001100110,0110011001100110,0110011000111100,00011000011 ;                ;
; ROM            ; 11110,0001100000011000,0000000000000000,0000000000000000,0000000000000000,001111 ;                ;
; ROM            ; 1100110011,0011111100110000,0011000000110000,0011000001110000,1111000011100000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111111101100011,0111111101100 ;                ;
; ROM            ; 011,0110001101100011,0110001101100111,1110011111100110,1100000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000011000,0001100011011011,0011110011100111,001 ;                ;
; ROM            ; 1110011011011,0001100000011000,0000000000000000,0000000000000000,000000001000000 ;                ;
; ROM            ; 0,1100000011100000,1111000011111000,1111111011111000,1111000011100000,1100000010 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000010,0000011000001110,00011 ;                ;
; ROM            ; 11000111110,1111111000111110,0001111000001110,0000011000000010,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0001100000111100,0111111000011000,000110000001 ;                ;
; ROM            ; 1000,0111111000111100,0001100000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0110011001100110,0110011001100110,0110011001100110,0110011000000000,01 ;                ;
; ROM            ; 10011001100110,0000000000000000,0000000000000000,0000000000000000,01111111110110 ;                ;
; ROM            ; 11,1101101111011011,0111101100011011,0001101100011011,0001101100011011,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000001111100,1100011001100000,0011100001101100,1100 ;                ;
; ROM            ; 011011000110,0110110000111000,0000110011000110,0111110000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,11111110111 ;                ;
; ROM            ; 11110,1111111011111110,0000000000000000,0000000000000000,0000000000000000,000110 ;                ;
; ROM            ; 0000111100,0111111000011000,0001100000011000,0111111000111100,0001100001111110,0 ;                ;
; ROM            ; 011000000000000,0000000000000000,0000000000000000,0001100000111100,0111111000011 ;                ;
; ROM            ; 000,0001100000011000,0001100000011000,0001100000011000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0001100000011000,0001100000011000,0001100000011000,000 ;                ;
; ROM            ; 1100001111110,0011110000011000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000011000,0000110011111110,0000110000011000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000110000,0110000011111110,0110000000110000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,110000001100 ;                ;
; ROM            ; 0000,1100000011111110,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000100100,0110011011111111,0110011000100100,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0001000000111000,0011100001111100,0111110011111110,1111111000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,1111111011111110,0111 ;                ;
; ROM            ; 110001111100,0011100000111000,0001000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000110 ;                ;
; ROM            ; 0000111100,0011110000111100,0001100000011000,0001100000000000,0001100000011000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000001100110,0110011001100110,0010010000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000001101100,0110110011111110,0110110001101100,011 ;                ;
; ROM            ; 0110011111110,0110110001101100,0000000000000000,0000000000000000,000110000001100 ;                ;
; ROM            ; 0,0111110011000110,1100001011000000,0111110000000110,0000011010000110,1100011001 ;                ;
; ROM            ; 111100,0001100000011000,0000000000000000,0000000000000000,0000000000000000,11000 ;                ;
; ROM            ; 01011000110,0000110000011000,0011000001100000,1100011010000110,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0011100001101100,0110110000111000,011101101101 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000110000,0011000000110000,0110000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00001100000110 ;                ;
; ROM            ; 00,0011000000110000,0011000000110000,0011000000110000,0001100000001100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0011000000011000,0000110000001100,0000 ;                ;
; ROM            ; 110000001100,0000110000001100,0001100000110000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001100110,0011110011111111,00111100011 ;                ;
; ROM            ; 00110,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000011000,0001100001111110,0001100000011000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000011000,0001100000011000,0011000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000001111110,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0001100000 ;                ;
; ROM            ; 011000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 01000000110,0000110000011000,0011000001100000,1100000010000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0111110011000110,1100011011001110,110111101111 ;                ;
; ROM            ; 0110,1110011011000110,1100011001111100,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0001100000111000,0111100000011000,0001100000011000,0001100000011000,00 ;                ;
; ROM            ; 01100001111110,0000000000000000,0000000000000000,0000000000000000,01111100110001 ;                ;
; ROM            ; 10,0000011000001100,0001100000110000,0110000011000000,1100011011111110,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0111110011000110,0000011000000110,0011 ;                ;
; ROM            ; 110000000110,0000011000000110,1100011001111100,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000110000011100,0011110001101100,1100110011111110,00001100000 ;                ;
; ROM            ; 01100,0000110000011110,0000000000000000,0000000000000000,0000000000000000,111111 ;                ;
; ROM            ; 1011000000,1100000011000000,1111110000000110,0000011000000110,1100011001111100,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0011100001100000,1100000011000 ;                ;
; ROM            ; 000,1111110011000110,1100011011000110,1100011001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1111111011000110,0000011000000110,0000110000011000,001 ;                ;
; ROM            ; 1000000110000,0011000000110000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0111110011000110,1100011011000110,0111110011000110,1100011011000110,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0111110011000110,11000 ;                ;
; ROM            ; 11011000110,0111111000000110,0000011000000110,0000110001111000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0001100000011000,000000000000 ;                ;
; ROM            ; 0000,0000000000011000,0001100000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0001100000011000,0000000000000000,0000000000011000,00 ;                ;
; ROM            ; 01100000110000,0000000000000000,0000000000000000,0000000000000000,00000000000001 ;                ;
; ROM            ; 10,0000110000011000,0011000001100000,0011000000011000,0000110000000110,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000001111110,0000 ;                ;
; ROM            ; 000000000000,0111111000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000001100000,0011000000011000,0000110000000110,00001100000 ;                ;
; ROM            ; 11000,0011000001100000,0000000000000000,0000000000000000,0000000000000000,011111 ;                ;
; ROM            ; 0011000110,1100011000001100,0001100000011000,0001100000000000,0001100000011000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111110011000110,1100011011000 ;                ;
; ROM            ; 110,1101111011011110,1101111011011100,1100000001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0001000000111000,0110110011000110,1100011011111110,110 ;                ;
; ROM            ; 0011011000110,1100011011000110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1111110001100110,0110011001100110,0111110001100110,0110011001100110,0110011011 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0011110001100110,11000 ;                ;
; ROM            ; 01011000000,1100000011000000,1100000011000010,0110011000111100,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1111100001101100,0110011001100110,011001100110 ;                ;
; ROM            ; 0110,0110011001100110,0110110011111000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1111111001100110,0110001001101000,0111100001101000,0110000001100010,01 ;                ;
; ROM            ; 10011011111110,0000000000000000,0000000000000000,0000000000000000,11111110011001 ;                ;
; ROM            ; 10,0110001001101000,0111100001101000,0110000001100000,0110000011110000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0011110001100110,1100001011000000,1100 ;                ;
; ROM            ; 000011011110,1100011011000110,0110011000111010,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,1100011011000110,1100011011000110,1111111011000110,11000110110 ;                ;
; ROM            ; 00110,1100011011000110,0000000000000000,0000000000000000,0000000000000000,001111 ;                ;
; ROM            ; 0000011000,0001100000011000,0001100000011000,0001100000011000,0001100000111100,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0001111000001100,0000110000001 ;                ;
; ROM            ; 100,0000110000001100,1100110011001100,1100110001111000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1110011001100110,0110011001101100,0111100001111000,011 ;                ;
; ROM            ; 0110001100110,0110011011100110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1111000001100000,0110000001100000,0110000001100000,0110000001100010,0110011011 ;                ;
; ROM            ; 111110,0000000000000000,0000000000000000,0000000000000000,1100001111100111,11111 ;                ;
; ROM            ; 11111111111,1101101111000011,1100001111000011,1100001111000011,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1100011011100110,1111011011111110,110111101100 ;                ;
; ROM            ; 1110,1100011011000110,1100011011000110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0111110011000110,1100011011000110,1100011011000110,1100011011000110,11 ;                ;
; ROM            ; 00011001111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,1111110011111100,0110011001100110,0110011001100110,0110011001100110,011111000 ;                ;
; ROM            ; 1111100,0110000001100000,0110000001100000,0110000001100000,0110000001100000,1111 ;                ;
; ROM            ; 000011110000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0111110011000110,1100011011000110,1100011011000110,11000110110 ;                ;
; ROM            ; 10110,1101111001111100,0000110000001110,0000000000000000,0000000000000000,111111 ;                ;
; ROM            ; 0001100110,0110011001100110,0111110001101100,0110011001100110,0110011011100110,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111110011000110,1100011001100 ;                ;
; ROM            ; 000,0011100000001100,0000011011000110,1100011001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1111111111011011,1001100100011000,0001100000011000,000 ;                ;
; ROM            ; 1100000011000,0001100000111100,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1100011011000110,1100011011000110,1100011011000110,1100011011000110,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,1100001111000011,11000 ;                ;
; ROM            ; 01111000011,1100001111000011,1100001101100110,0011110000011000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1100001111000011,1100001111000011,110000111101 ;                ;
; ROM            ; 1011,1101101111111111,0110011001100110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1100001111000011,0110011000111100,0001100000011000,0011110001100110,11 ;                ;
; ROM            ; 00001111000011,0000000000000000,0000000000000000,0000000000000000,11000011110000 ;                ;
; ROM            ; 11,1100001101100110,0011110000011000,0001100000011000,0001100000111100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,1111111111000011,1000011000001100,0001 ;                ;
; ROM            ; 100000110000,0110000011000001,1100001111111111,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0011110000110000,0011000000110000,0011000000110000,00110000001 ;                ;
; ROM            ; 10000,0011000000111100,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0010000000,1100000011100000,0111000000111000,0001110000001110,0000011000000010,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0011110000001100,0000110000001 ;                ;
; ROM            ; 100,0000110000001100,0000110000001100,0000110000111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0001000000111000,0110110011000110,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000011111111,0000000000000000,0011000000110000,0001100000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000001111000,000011000111 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1110000001100000,0110000001111000,0110110001100110,0110011001100110,01 ;                ;
; ROM            ; 10011001111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000001111100,1100011011000000,1100000011000000,1100011001111100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0001110000001100,0000110000111100,0110 ;                ;
; ROM            ; 110011001100,1100110011001100,1100110001110110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001111100,1100011011111110,11000000110 ;                ;
; ROM            ; 00000,1100011001111100,0000000000000000,0000000000000000,0000000000000000,001110 ;                ;
; ROM            ; 0001101100,0110010001100000,1111000001100000,0110000001100000,0110000011110000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000001110 ;                ;
; ROM            ; 110,1100110011001100,1100110011001100,1100110001111100,0000110011001100,01111000 ;                ;
; ROM            ; 00000000,0000000000000000,1110000001100000,0110000001101100,0111011001100110,011 ;                ;
; ROM            ; 0011001100110,0110011011100110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0001100000011000,0000000000111000,0001100000011000,0001100000011000,0001100000 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0000011000000110,00000 ;                ;
; ROM            ; 00000001110,0000011000000110,0000011000000110,0000011000000110,0110011001100110, ;                ;
; ROM            ; 0011110000000000,0000000000000000,1110000001100000,0110000001100110,011011000111 ;                ;
; ROM            ; 1000,0111100001101100,0110011011100110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0011100000011000,0001100000011000,0001100000011000,0001100000011000,00 ;                ;
; ROM            ; 01100000111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000011100110,1111111111011011,1101101111011011,1101101111011011,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000011011100,0110 ;                ;
; ROM            ; 011001100110,0110011001100110,0110011001100110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001111100,1100011011000110,11000110110 ;                ;
; ROM            ; 00110,1100011001111100,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000011011100,0110011001100110,0110011001100110,0110011001111100,0 ;                ;
; ROM            ; 110000001100000,1111000000000000,0000000000000000,0000000000000000,0000000001110 ;                ;
; ROM            ; 110,1100110011001100,1100110011001100,1100110001111100,0000110000001100,00011110 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000011011100,0111011001100110,011 ;                ;
; ROM            ; 0000001100000,0110000011110000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000001111100,1100011001100000,0011100000001100,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0001000000110000,00110 ;                ;
; ROM            ; 00011111100,0011000000110000,0011000000110000,0011011000011100,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000011001100,110011001100 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000011000011,1100001111000011,1100001101100110,00 ;                ;
; ROM            ; 11110000011000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,1100001100000000,1100001100000000,1100001100000000,1100001100000000,110000110 ;                ;
; ROM            ; 0000000,1101101100000000,1101101100000000,1111111100000000,0110011000000000,0110 ;                ;
; ROM            ; 011000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0011100000000000,0001100000000000,00011000000 ;                ;
; ROM            ; 00000,0001100000000000,0001100000000000,0001100000000000,0001100000000000,000110 ;                ;
; ROM            ; 0000000000,0001100000000000,0011110000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,1100011000000 ;                ;
; ROM            ; 000,1110011000000000,1111011000000000,1111111000000000,1101111000000000,11001110 ;                ;
; ROM            ; 00000000,1100011000000000,1100011000000000,1100011000000000,1100011000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0111110000000000,1100011000000000,1100011000000000,0110000000 ;                ;
; ROM            ; 000000,0011100000000000,0000110000000000,0000011000000000,1100011000000000,11000 ;                ;
; ROM            ; 11000000000,0111110000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,001110000011 ;                ;
; ROM            ; 1000,0111110001111100,1111111111111110,1111111111111110,1111111111111110,1111111 ;                ;
; ROM            ; 111111110,0111111111111100,0011111111111000,0001111111110000,0000111111100000,00 ;                ;
; ROM            ; 00011111000000,0000001110000000,0000000100000000,0000000011111111,00000000111111 ;                ;
; ROM            ; 11,0000000011111111,0000000011111111,1111111111111111,1111111111111111,111111111 ;                ;
; ROM            ; 1111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,1111 ;                ;
; ROM            ; 111111111111,0000000011111111,0000000011111111,0000000011111111,0000000011111111 ;                ;
; ROM            ; ,1111111111111111,1111111111111111,1111111111111111,1111111111111111,11111111111 ;                ;
; ROM            ; 11111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,000011 ;                ;
; ROM            ; 1111110000,0000111111110000,0000111111110000,0000111111110000,0000111111110000,0 ;                ;
; ROM            ; 000111111110000,0000111111110000,1111111100000000,1111111100000000,1111111100000 ;                ;
; ROM            ; 000,1111111100000000,1111111111111111,1111111111111111,1111111111111111,11111111 ;                ;
; ROM            ; 11111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,111 ;                ;
; ROM            ; 1111100000000,1111111100000000,1111111100000000,1111111100000000,000011111111000 ;                ;
; ROM            ; 0,0000111111110000,0000111111110000,0000111111110000,0000111111110000,0000111111 ;                ;
; ROM            ; 110000,0000111111110000,1111111111111111,1111111111111111,1111111111111111,11111 ;                ;
; ROM            ; 11111111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111, ;                ;
;                ; 1111111111111111)                                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:c0|font_rom:heart                                        ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 16                                                                               ; Signed Integer ;
; ROM            ; (0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ; Array/Record   ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0111111000000000,1000000100000000,1010010100000000,10 ;                ;
; ROM            ; 00000100000000,1000000100000000,1011110100000000,1001100100000000,10000001000000 ;                ;
; ROM            ; 00,1000000100000000,0111111000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0111111011111111,1101101111111111,1111 ;                ;
; ROM            ; 111111000011,1110011111111111,1111111101111110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0011100000111000,01111100011 ;                ;
; ROM            ; 11100,1111111111111110,1111111111111110,1111111111111110,1111111111111110,011111 ;                ;
; ROM            ; 1111111100,0011111111111000,0001111111110000,0000111111100000,0000011111000000,0 ;                ;
; ROM            ; 000001110000000,0000000100000000,0000000000000000,0000000000000000,0001000000111 ;                ;
; ROM            ; 000,0111110011111110,0111110000111000,0001000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000011000,0011110000111100,1110011111100111,111 ;                ;
; ROM            ; 0011100011000,0001100000111100,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000011000,0011110001111110,1111111111111111,0111111000011000,0001100000 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0001100000111100,0011110000011000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,1111111111111111,1111111111111111,1111111111111111,111001111100 ;                ;
; ROM            ; 0011,1100001111100111,1111111111111111,1111111111111111,1111111111111111,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000111100,0110011001000010,0100001001100110,00 ;                ;
; ROM            ; 11110000000000,0000000000000000,0000000000000000,1111111111111111,11111111111111 ;                ;
; ROM            ; 11,1111111111000011,1001100110111101,1011110110011001,1100001111111111,111111111 ;                ;
; ROM            ; 1111111,1111111111111111,0000000000000000,0001111000001110,0001101000110010,0111 ;                ;
; ROM            ; 100011001100,1100110011001100,1100110001111000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0011110001100110,0110011001100110,0110011000111100,00011000011 ;                ;
; ROM            ; 11110,0001100000011000,0000000000000000,0000000000000000,0000000000000000,001111 ;                ;
; ROM            ; 1100110011,0011111100110000,0011000000110000,0011000001110000,1111000011100000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111111101100011,0111111101100 ;                ;
; ROM            ; 011,0110001101100011,0110001101100111,1110011111100110,1100000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000011000,0001100011011011,0011110011100111,001 ;                ;
; ROM            ; 1110011011011,0001100000011000,0000000000000000,0000000000000000,000000001000000 ;                ;
; ROM            ; 0,1100000011100000,1111000011111000,1111111011111000,1111000011100000,1100000010 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000010,0000011000001110,00011 ;                ;
; ROM            ; 11000111110,1111111000111110,0001111000001110,0000011000000010,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0001100000111100,0111111000011000,000110000001 ;                ;
; ROM            ; 1000,0111111000111100,0001100000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0110011001100110,0110011001100110,0110011001100110,0110011000000000,01 ;                ;
; ROM            ; 10011001100110,0000000000000000,0000000000000000,0000000000000000,01111111110110 ;                ;
; ROM            ; 11,1101101111011011,0111101100011011,0001101100011011,0001101100011011,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000001111100,1100011001100000,0011100001101100,1100 ;                ;
; ROM            ; 011011000110,0110110000111000,0000110011000110,0111110000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,11111110111 ;                ;
; ROM            ; 11110,1111111011111110,0000000000000000,0000000000000000,0000000000000000,000110 ;                ;
; ROM            ; 0000111100,0111111000011000,0001100000011000,0111111000111100,0001100001111110,0 ;                ;
; ROM            ; 011000000000000,0000000000000000,0000000000000000,0001100000111100,0111111000011 ;                ;
; ROM            ; 000,0001100000011000,0001100000011000,0001100000011000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0001100000011000,0001100000011000,0001100000011000,000 ;                ;
; ROM            ; 1100001111110,0011110000011000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000011000,0000110011111110,0000110000011000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000110000,0110000011111110,0110000000110000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,110000001100 ;                ;
; ROM            ; 0000,1100000011111110,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000100100,0110011011111111,0110011000100100,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0001000000111000,0011100001111100,0111110011111110,1111111000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,1111111011111110,0111 ;                ;
; ROM            ; 110001111100,0011100000111000,0001000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000110 ;                ;
; ROM            ; 0000111100,0011110000111100,0001100000011000,0001100000000000,0001100000011000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000001100110,0110011001100110,0010010000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000001101100,0110110011111110,0110110001101100,011 ;                ;
; ROM            ; 0110011111110,0110110001101100,0000000000000000,0000000000000000,000110000001100 ;                ;
; ROM            ; 0,0111110011000110,1100001011000000,0111110000000110,0000011010000110,1100011001 ;                ;
; ROM            ; 111100,0001100000011000,0000000000000000,0000000000000000,0000000000000000,11000 ;                ;
; ROM            ; 01011000110,0000110000011000,0011000001100000,1100011010000110,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0011100001101100,0110110000111000,011101101101 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000110000,0011000000110000,0110000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00001100000110 ;                ;
; ROM            ; 00,0011000000110000,0011000000110000,0011000000110000,0001100000001100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0011000000011000,0000110000001100,0000 ;                ;
; ROM            ; 110000001100,0000110000001100,0001100000110000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001100110,0011110011111111,00111100011 ;                ;
; ROM            ; 00110,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000011000,0001100001111110,0001100000011000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000011000,0001100000011000,0011000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000001111110,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0001100000 ;                ;
; ROM            ; 011000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 01000000110,0000110000011000,0011000001100000,1100000010000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0111110011000110,1100011011001110,110111101111 ;                ;
; ROM            ; 0110,1110011011000110,1100011001111100,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0001100000111000,0111100000011000,0001100000011000,0001100000011000,00 ;                ;
; ROM            ; 01100001111110,0000000000000000,0000000000000000,0000000000000000,01111100110001 ;                ;
; ROM            ; 10,0000011000001100,0001100000110000,0110000011000000,1100011011111110,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0111110011000110,0000011000000110,0011 ;                ;
; ROM            ; 110000000110,0000011000000110,1100011001111100,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000110000011100,0011110001101100,1100110011111110,00001100000 ;                ;
; ROM            ; 01100,0000110000011110,0000000000000000,0000000000000000,0000000000000000,111111 ;                ;
; ROM            ; 1011000000,1100000011000000,1111110000000110,0000011000000110,1100011001111100,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0011100001100000,1100000011000 ;                ;
; ROM            ; 000,1111110011000110,1100011011000110,1100011001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1111111011000110,0000011000000110,0000110000011000,001 ;                ;
; ROM            ; 1000000110000,0011000000110000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0111110011000110,1100011011000110,0111110011000110,1100011011000110,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0111110011000110,11000 ;                ;
; ROM            ; 11011000110,0111111000000110,0000011000000110,0000110001111000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0001100000011000,000000000000 ;                ;
; ROM            ; 0000,0000000000011000,0001100000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0001100000011000,0000000000000000,0000000000011000,00 ;                ;
; ROM            ; 01100000110000,0000000000000000,0000000000000000,0000000000000000,00000000000001 ;                ;
; ROM            ; 10,0000110000011000,0011000001100000,0011000000011000,0000110000000110,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000001111110,0000 ;                ;
; ROM            ; 000000000000,0111111000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000001100000,0011000000011000,0000110000000110,00001100000 ;                ;
; ROM            ; 11000,0011000001100000,0000000000000000,0000000000000000,0000000000000000,011111 ;                ;
; ROM            ; 0011000110,1100011000001100,0001100000011000,0001100000000000,0001100000011000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111110011000110,1100011011000 ;                ;
; ROM            ; 110,1101111011011110,1101111011011100,1100000001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0001000000111000,0110110011000110,1100011011111110,110 ;                ;
; ROM            ; 0011011000110,1100011011000110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1111110001100110,0110011001100110,0111110001100110,0110011001100110,0110011011 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0011110001100110,11000 ;                ;
; ROM            ; 01011000000,1100000011000000,1100000011000010,0110011000111100,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1111100001101100,0110011001100110,011001100110 ;                ;
; ROM            ; 0110,0110011001100110,0110110011111000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1111111001100110,0110001001101000,0111100001101000,0110000001100010,01 ;                ;
; ROM            ; 10011011111110,0000000000000000,0000000000000000,0000000000000000,11111110011001 ;                ;
; ROM            ; 10,0110001001101000,0111100001101000,0110000001100000,0110000011110000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0011110001100110,1100001011000000,1100 ;                ;
; ROM            ; 000011011110,1100011011000110,0110011000111010,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,1100011011000110,1100011011000110,1111111011000110,11000110110 ;                ;
; ROM            ; 00110,1100011011000110,0000000000000000,0000000000000000,0000000000000000,001111 ;                ;
; ROM            ; 0000011000,0001100000011000,0001100000011000,0001100000011000,0001100000111100,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0001111000001100,0000110000001 ;                ;
; ROM            ; 100,0000110000001100,1100110011001100,1100110001111000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1110011001100110,0110011001101100,0111100001111000,011 ;                ;
; ROM            ; 0110001100110,0110011011100110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1111000001100000,0110000001100000,0110000001100000,0110000001100010,0110011011 ;                ;
; ROM            ; 111110,0000000000000000,0000000000000000,0000000000000000,1100001111100111,11111 ;                ;
; ROM            ; 11111111111,1101101111000011,1100001111000011,1100001111000011,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1100011011100110,1111011011111110,110111101100 ;                ;
; ROM            ; 1110,1100011011000110,1100011011000110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0111110011000110,1100011011000110,1100011011000110,1100011011000110,11 ;                ;
; ROM            ; 00011001111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,1111110011111100,0110011001100110,0110011001100110,0110011001100110,011111000 ;                ;
; ROM            ; 1111100,0110000001100000,0110000001100000,0110000001100000,0110000001100000,1111 ;                ;
; ROM            ; 000011110000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0111110011000110,1100011011000110,1100011011000110,11000110110 ;                ;
; ROM            ; 10110,1101111001111100,0000110000001110,0000000000000000,0000000000000000,111111 ;                ;
; ROM            ; 0001100110,0110011001100110,0111110001101100,0110011001100110,0110011011100110,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111110011000110,1100011001100 ;                ;
; ROM            ; 000,0011100000001100,0000011011000110,1100011001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1111111111011011,1001100100011000,0001100000011000,000 ;                ;
; ROM            ; 1100000011000,0001100000111100,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1100011011000110,1100011011000110,1100011011000110,1100011011000110,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,1100001111000011,11000 ;                ;
; ROM            ; 01111000011,1100001111000011,1100001101100110,0011110000011000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1100001111000011,1100001111000011,110000111101 ;                ;
; ROM            ; 1011,1101101111111111,0110011001100110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1100001111000011,0110011000111100,0001100000011000,0011110001100110,11 ;                ;
; ROM            ; 00001111000011,0000000000000000,0000000000000000,0000000000000000,11000011110000 ;                ;
; ROM            ; 11,1100001101100110,0011110000011000,0001100000011000,0001100000111100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,1111111111000011,1000011000001100,0001 ;                ;
; ROM            ; 100000110000,0110000011000001,1100001111111111,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0011110000110000,0011000000110000,0011000000110000,00110000001 ;                ;
; ROM            ; 10000,0011000000111100,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0010000000,1100000011100000,0111000000111000,0001110000001110,0000011000000010,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0011110000001100,0000110000001 ;                ;
; ROM            ; 100,0000110000001100,0000110000001100,0000110000111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0001000000111000,0110110011000110,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000011111111,0000000000000000,0011000000110000,0001100000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000001111000,000011000111 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1110000001100000,0110000001111000,0110110001100110,0110011001100110,01 ;                ;
; ROM            ; 10011001111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000001111100,1100011011000000,1100000011000000,1100011001111100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0001110000001100,0000110000111100,0110 ;                ;
; ROM            ; 110011001100,1100110011001100,1100110001110110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001111100,1100011011111110,11000000110 ;                ;
; ROM            ; 00000,1100011001111100,0000000000000000,0000000000000000,0000000000000000,001110 ;                ;
; ROM            ; 0001101100,0110010001100000,1111000001100000,0110000001100000,0110000011110000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000001110 ;                ;
; ROM            ; 110,1100110011001100,1100110011001100,1100110001111100,0000110011001100,01111000 ;                ;
; ROM            ; 00000000,0000000000000000,1110000001100000,0110000001101100,0111011001100110,011 ;                ;
; ROM            ; 0011001100110,0110011011100110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0001100000011000,0000000000111000,0001100000011000,0001100000011000,0001100000 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0000011000000110,00000 ;                ;
; ROM            ; 00000001110,0000011000000110,0000011000000110,0000011000000110,0110011001100110, ;                ;
; ROM            ; 0011110000000000,0000000000000000,1110000001100000,0110000001100110,011011000111 ;                ;
; ROM            ; 1000,0111100001101100,0110011011100110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0011100000011000,0001100000011000,0001100000011000,0001100000011000,00 ;                ;
; ROM            ; 01100000111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000011100110,1111111111011011,1101101111011011,1101101111011011,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000011011100,0110 ;                ;
; ROM            ; 011001100110,0110011001100110,0110011001100110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001111100,1100011011000110,11000110110 ;                ;
; ROM            ; 00110,1100011001111100,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000011011100,0110011001100110,0110011001100110,0110011001111100,0 ;                ;
; ROM            ; 110000001100000,1111000000000000,0000000000000000,0000000000000000,0000000001110 ;                ;
; ROM            ; 110,1100110011001100,1100110011001100,1100110001111100,0000110000001100,00011110 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000011011100,0111011001100110,011 ;                ;
; ROM            ; 0000001100000,0110000011110000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000001111100,1100011001100000,0011100000001100,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0001000000110000,00110 ;                ;
; ROM            ; 00011111100,0011000000110000,0011000000110000,0011011000011100,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000011001100,110011001100 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000011000011,1100001111000011,1100001101100110,00 ;                ;
; ROM            ; 11110000011000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,1100001100000000,1100001100000000,1100001100000000,1100001100000000,110000110 ;                ;
; ROM            ; 0000000,1101101100000000,1101101100000000,1111111100000000,0110011000000000,0110 ;                ;
; ROM            ; 011000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0011100000000000,0001100000000000,00011000000 ;                ;
; ROM            ; 00000,0001100000000000,0001100000000000,0001100000000000,0001100000000000,000110 ;                ;
; ROM            ; 0000000000,0001100000000000,0011110000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,1100011000000 ;                ;
; ROM            ; 000,1110011000000000,1111011000000000,1111111000000000,1101111000000000,11001110 ;                ;
; ROM            ; 00000000,1100011000000000,1100011000000000,1100011000000000,1100011000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0111110000000000,1100011000000000,1100011000000000,0110000000 ;                ;
; ROM            ; 000000,0011100000000000,0000110000000000,0000011000000000,1100011000000000,11000 ;                ;
; ROM            ; 11000000000,0111110000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,001110000011 ;                ;
; ROM            ; 1000,0111110001111100,1111111111111110,1111111111111110,1111111111111110,1111111 ;                ;
; ROM            ; 111111110,0111111111111100,0011111111111000,0001111111110000,0000111111100000,00 ;                ;
; ROM            ; 00011111000000,0000001110000000,0000000100000000,0000000011111111,00000000111111 ;                ;
; ROM            ; 11,0000000011111111,0000000011111111,1111111111111111,1111111111111111,111111111 ;                ;
; ROM            ; 1111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,1111 ;                ;
; ROM            ; 111111111111,0000000011111111,0000000011111111,0000000011111111,0000000011111111 ;                ;
; ROM            ; ,1111111111111111,1111111111111111,1111111111111111,1111111111111111,11111111111 ;                ;
; ROM            ; 11111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,000011 ;                ;
; ROM            ; 1111110000,0000111111110000,0000111111110000,0000111111110000,0000111111110000,0 ;                ;
; ROM            ; 000111111110000,0000111111110000,1111111100000000,1111111100000000,1111111100000 ;                ;
; ROM            ; 000,1111111100000000,1111111111111111,1111111111111111,1111111111111111,11111111 ;                ;
; ROM            ; 11111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,111 ;                ;
; ROM            ; 1111100000000,1111111100000000,1111111100000000,1111111100000000,000011111111000 ;                ;
; ROM            ; 0,0000111111110000,0000111111110000,0000111111110000,0000111111110000,0000111111 ;                ;
; ROM            ; 110000,0000111111110000,1111111111111111,1111111111111111,1111111111111111,11111 ;                ;
; ROM            ; 11111111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111, ;                ;
;                ; 1111111111111111)                                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:c0|font_rom:heart2                                       ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 16                                                                               ; Signed Integer ;
; ROM            ; (0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ; Array/Record   ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0111111000000000,1000000100000000,1010010100000000,10 ;                ;
; ROM            ; 00000100000000,1000000100000000,1011110100000000,1001100100000000,10000001000000 ;                ;
; ROM            ; 00,1000000100000000,0111111000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0111111011111111,1101101111111111,1111 ;                ;
; ROM            ; 111111000011,1110011111111111,1111111101111110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0011100000111000,01111100011 ;                ;
; ROM            ; 11100,1111111111111110,1111111111111110,1111111111111110,1111111111111110,011111 ;                ;
; ROM            ; 1111111100,0011111111111000,0001111111110000,0000111111100000,0000011111000000,0 ;                ;
; ROM            ; 000001110000000,0000000100000000,0000000000000000,0000000000000000,0001000000111 ;                ;
; ROM            ; 000,0111110011111110,0111110000111000,0001000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000011000,0011110000111100,1110011111100111,111 ;                ;
; ROM            ; 0011100011000,0001100000111100,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000011000,0011110001111110,1111111111111111,0111111000011000,0001100000 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0001100000111100,0011110000011000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,1111111111111111,1111111111111111,1111111111111111,111001111100 ;                ;
; ROM            ; 0011,1100001111100111,1111111111111111,1111111111111111,1111111111111111,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000111100,0110011001000010,0100001001100110,00 ;                ;
; ROM            ; 11110000000000,0000000000000000,0000000000000000,1111111111111111,11111111111111 ;                ;
; ROM            ; 11,1111111111000011,1001100110111101,1011110110011001,1100001111111111,111111111 ;                ;
; ROM            ; 1111111,1111111111111111,0000000000000000,0001111000001110,0001101000110010,0111 ;                ;
; ROM            ; 100011001100,1100110011001100,1100110001111000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0011110001100110,0110011001100110,0110011000111100,00011000011 ;                ;
; ROM            ; 11110,0001100000011000,0000000000000000,0000000000000000,0000000000000000,001111 ;                ;
; ROM            ; 1100110011,0011111100110000,0011000000110000,0011000001110000,1111000011100000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111111101100011,0111111101100 ;                ;
; ROM            ; 011,0110001101100011,0110001101100111,1110011111100110,1100000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000011000,0001100011011011,0011110011100111,001 ;                ;
; ROM            ; 1110011011011,0001100000011000,0000000000000000,0000000000000000,000000001000000 ;                ;
; ROM            ; 0,1100000011100000,1111000011111000,1111111011111000,1111000011100000,1100000010 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000010,0000011000001110,00011 ;                ;
; ROM            ; 11000111110,1111111000111110,0001111000001110,0000011000000010,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0001100000111100,0111111000011000,000110000001 ;                ;
; ROM            ; 1000,0111111000111100,0001100000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0110011001100110,0110011001100110,0110011001100110,0110011000000000,01 ;                ;
; ROM            ; 10011001100110,0000000000000000,0000000000000000,0000000000000000,01111111110110 ;                ;
; ROM            ; 11,1101101111011011,0111101100011011,0001101100011011,0001101100011011,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000001111100,1100011001100000,0011100001101100,1100 ;                ;
; ROM            ; 011011000110,0110110000111000,0000110011000110,0111110000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,11111110111 ;                ;
; ROM            ; 11110,1111111011111110,0000000000000000,0000000000000000,0000000000000000,000110 ;                ;
; ROM            ; 0000111100,0111111000011000,0001100000011000,0111111000111100,0001100001111110,0 ;                ;
; ROM            ; 011000000000000,0000000000000000,0000000000000000,0001100000111100,0111111000011 ;                ;
; ROM            ; 000,0001100000011000,0001100000011000,0001100000011000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0001100000011000,0001100000011000,0001100000011000,000 ;                ;
; ROM            ; 1100001111110,0011110000011000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000011000,0000110011111110,0000110000011000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000110000,0110000011111110,0110000000110000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,110000001100 ;                ;
; ROM            ; 0000,1100000011111110,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000100100,0110011011111111,0110011000100100,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0001000000111000,0011100001111100,0111110011111110,1111111000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,1111111011111110,0111 ;                ;
; ROM            ; 110001111100,0011100000111000,0001000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000110 ;                ;
; ROM            ; 0000111100,0011110000111100,0001100000011000,0001100000000000,0001100000011000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000001100110,0110011001100110,0010010000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000001101100,0110110011111110,0110110001101100,011 ;                ;
; ROM            ; 0110011111110,0110110001101100,0000000000000000,0000000000000000,000110000001100 ;                ;
; ROM            ; 0,0111110011000110,1100001011000000,0111110000000110,0000011010000110,1100011001 ;                ;
; ROM            ; 111100,0001100000011000,0000000000000000,0000000000000000,0000000000000000,11000 ;                ;
; ROM            ; 01011000110,0000110000011000,0011000001100000,1100011010000110,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0011100001101100,0110110000111000,011101101101 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000110000,0011000000110000,0110000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00001100000110 ;                ;
; ROM            ; 00,0011000000110000,0011000000110000,0011000000110000,0001100000001100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0011000000011000,0000110000001100,0000 ;                ;
; ROM            ; 110000001100,0000110000001100,0001100000110000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001100110,0011110011111111,00111100011 ;                ;
; ROM            ; 00110,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000011000,0001100001111110,0001100000011000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000011000,0001100000011000,0011000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000001111110,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0001100000 ;                ;
; ROM            ; 011000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 01000000110,0000110000011000,0011000001100000,1100000010000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0111110011000110,1100011011001110,110111101111 ;                ;
; ROM            ; 0110,1110011011000110,1100011001111100,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0001100000111000,0111100000011000,0001100000011000,0001100000011000,00 ;                ;
; ROM            ; 01100001111110,0000000000000000,0000000000000000,0000000000000000,01111100110001 ;                ;
; ROM            ; 10,0000011000001100,0001100000110000,0110000011000000,1100011011111110,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0111110011000110,0000011000000110,0011 ;                ;
; ROM            ; 110000000110,0000011000000110,1100011001111100,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000110000011100,0011110001101100,1100110011111110,00001100000 ;                ;
; ROM            ; 01100,0000110000011110,0000000000000000,0000000000000000,0000000000000000,111111 ;                ;
; ROM            ; 1011000000,1100000011000000,1111110000000110,0000011000000110,1100011001111100,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0011100001100000,1100000011000 ;                ;
; ROM            ; 000,1111110011000110,1100011011000110,1100011001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1111111011000110,0000011000000110,0000110000011000,001 ;                ;
; ROM            ; 1000000110000,0011000000110000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0111110011000110,1100011011000110,0111110011000110,1100011011000110,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0111110011000110,11000 ;                ;
; ROM            ; 11011000110,0111111000000110,0000011000000110,0000110001111000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0001100000011000,000000000000 ;                ;
; ROM            ; 0000,0000000000011000,0001100000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0001100000011000,0000000000000000,0000000000011000,00 ;                ;
; ROM            ; 01100000110000,0000000000000000,0000000000000000,0000000000000000,00000000000001 ;                ;
; ROM            ; 10,0000110000011000,0011000001100000,0011000000011000,0000110000000110,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000001111110,0000 ;                ;
; ROM            ; 000000000000,0111111000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000001100000,0011000000011000,0000110000000110,00001100000 ;                ;
; ROM            ; 11000,0011000001100000,0000000000000000,0000000000000000,0000000000000000,011111 ;                ;
; ROM            ; 0011000110,1100011000001100,0001100000011000,0001100000000000,0001100000011000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111110011000110,1100011011000 ;                ;
; ROM            ; 110,1101111011011110,1101111011011100,1100000001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0001000000111000,0110110011000110,1100011011111110,110 ;                ;
; ROM            ; 0011011000110,1100011011000110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1111110001100110,0110011001100110,0111110001100110,0110011001100110,0110011011 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0011110001100110,11000 ;                ;
; ROM            ; 01011000000,1100000011000000,1100000011000010,0110011000111100,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1111100001101100,0110011001100110,011001100110 ;                ;
; ROM            ; 0110,0110011001100110,0110110011111000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1111111001100110,0110001001101000,0111100001101000,0110000001100010,01 ;                ;
; ROM            ; 10011011111110,0000000000000000,0000000000000000,0000000000000000,11111110011001 ;                ;
; ROM            ; 10,0110001001101000,0111100001101000,0110000001100000,0110000011110000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0011110001100110,1100001011000000,1100 ;                ;
; ROM            ; 000011011110,1100011011000110,0110011000111010,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,1100011011000110,1100011011000110,1111111011000110,11000110110 ;                ;
; ROM            ; 00110,1100011011000110,0000000000000000,0000000000000000,0000000000000000,001111 ;                ;
; ROM            ; 0000011000,0001100000011000,0001100000011000,0001100000011000,0001100000111100,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0001111000001100,0000110000001 ;                ;
; ROM            ; 100,0000110000001100,1100110011001100,1100110001111000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1110011001100110,0110011001101100,0111100001111000,011 ;                ;
; ROM            ; 0110001100110,0110011011100110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1111000001100000,0110000001100000,0110000001100000,0110000001100010,0110011011 ;                ;
; ROM            ; 111110,0000000000000000,0000000000000000,0000000000000000,1100001111100111,11111 ;                ;
; ROM            ; 11111111111,1101101111000011,1100001111000011,1100001111000011,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1100011011100110,1111011011111110,110111101100 ;                ;
; ROM            ; 1110,1100011011000110,1100011011000110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0111110011000110,1100011011000110,1100011011000110,1100011011000110,11 ;                ;
; ROM            ; 00011001111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,1111110011111100,0110011001100110,0110011001100110,0110011001100110,011111000 ;                ;
; ROM            ; 1111100,0110000001100000,0110000001100000,0110000001100000,0110000001100000,1111 ;                ;
; ROM            ; 000011110000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0111110011000110,1100011011000110,1100011011000110,11000110110 ;                ;
; ROM            ; 10110,1101111001111100,0000110000001110,0000000000000000,0000000000000000,111111 ;                ;
; ROM            ; 0001100110,0110011001100110,0111110001101100,0110011001100110,0110011011100110,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111110011000110,1100011001100 ;                ;
; ROM            ; 000,0011100000001100,0000011011000110,1100011001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1111111111011011,1001100100011000,0001100000011000,000 ;                ;
; ROM            ; 1100000011000,0001100000111100,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1100011011000110,1100011011000110,1100011011000110,1100011011000110,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,1100001111000011,11000 ;                ;
; ROM            ; 01111000011,1100001111000011,1100001101100110,0011110000011000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1100001111000011,1100001111000011,110000111101 ;                ;
; ROM            ; 1011,1101101111111111,0110011001100110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1100001111000011,0110011000111100,0001100000011000,0011110001100110,11 ;                ;
; ROM            ; 00001111000011,0000000000000000,0000000000000000,0000000000000000,11000011110000 ;                ;
; ROM            ; 11,1100001101100110,0011110000011000,0001100000011000,0001100000111100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,1111111111000011,1000011000001100,0001 ;                ;
; ROM            ; 100000110000,0110000011000001,1100001111111111,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0011110000110000,0011000000110000,0011000000110000,00110000001 ;                ;
; ROM            ; 10000,0011000000111100,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0010000000,1100000011100000,0111000000111000,0001110000001110,0000011000000010,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0011110000001100,0000110000001 ;                ;
; ROM            ; 100,0000110000001100,0000110000001100,0000110000111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0001000000111000,0110110011000110,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000011111111,0000000000000000,0011000000110000,0001100000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000001111000,000011000111 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1110000001100000,0110000001111000,0110110001100110,0110011001100110,01 ;                ;
; ROM            ; 10011001111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000001111100,1100011011000000,1100000011000000,1100011001111100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0001110000001100,0000110000111100,0110 ;                ;
; ROM            ; 110011001100,1100110011001100,1100110001110110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001111100,1100011011111110,11000000110 ;                ;
; ROM            ; 00000,1100011001111100,0000000000000000,0000000000000000,0000000000000000,001110 ;                ;
; ROM            ; 0001101100,0110010001100000,1111000001100000,0110000001100000,0110000011110000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000001110 ;                ;
; ROM            ; 110,1100110011001100,1100110011001100,1100110001111100,0000110011001100,01111000 ;                ;
; ROM            ; 00000000,0000000000000000,1110000001100000,0110000001101100,0111011001100110,011 ;                ;
; ROM            ; 0011001100110,0110011011100110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0001100000011000,0000000000111000,0001100000011000,0001100000011000,0001100000 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0000011000000110,00000 ;                ;
; ROM            ; 00000001110,0000011000000110,0000011000000110,0000011000000110,0110011001100110, ;                ;
; ROM            ; 0011110000000000,0000000000000000,1110000001100000,0110000001100110,011011000111 ;                ;
; ROM            ; 1000,0111100001101100,0110011011100110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0011100000011000,0001100000011000,0001100000011000,0001100000011000,00 ;                ;
; ROM            ; 01100000111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000011100110,1111111111011011,1101101111011011,1101101111011011,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000011011100,0110 ;                ;
; ROM            ; 011001100110,0110011001100110,0110011001100110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001111100,1100011011000110,11000110110 ;                ;
; ROM            ; 00110,1100011001111100,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000011011100,0110011001100110,0110011001100110,0110011001111100,0 ;                ;
; ROM            ; 110000001100000,1111000000000000,0000000000000000,0000000000000000,0000000001110 ;                ;
; ROM            ; 110,1100110011001100,1100110011001100,1100110001111100,0000110000001100,00011110 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000011011100,0111011001100110,011 ;                ;
; ROM            ; 0000001100000,0110000011110000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000001111100,1100011001100000,0011100000001100,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0001000000110000,00110 ;                ;
; ROM            ; 00011111100,0011000000110000,0011000000110000,0011011000011100,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000011001100,110011001100 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000011000011,1100001111000011,1100001101100110,00 ;                ;
; ROM            ; 11110000011000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,1100001100000000,1100001100000000,1100001100000000,1100001100000000,110000110 ;                ;
; ROM            ; 0000000,1101101100000000,1101101100000000,1111111100000000,0110011000000000,0110 ;                ;
; ROM            ; 011000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0011100000000000,0001100000000000,00011000000 ;                ;
; ROM            ; 00000,0001100000000000,0001100000000000,0001100000000000,0001100000000000,000110 ;                ;
; ROM            ; 0000000000,0001100000000000,0011110000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,1100011000000 ;                ;
; ROM            ; 000,1110011000000000,1111011000000000,1111111000000000,1101111000000000,11001110 ;                ;
; ROM            ; 00000000,1100011000000000,1100011000000000,1100011000000000,1100011000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0111110000000000,1100011000000000,1100011000000000,0110000000 ;                ;
; ROM            ; 000000,0011100000000000,0000110000000000,0000011000000000,1100011000000000,11000 ;                ;
; ROM            ; 11000000000,0111110000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,001110000011 ;                ;
; ROM            ; 1000,0111110001111100,1111111111111110,1111111111111110,1111111111111110,1111111 ;                ;
; ROM            ; 111111110,0111111111111100,0011111111111000,0001111111110000,0000111111100000,00 ;                ;
; ROM            ; 00011111000000,0000001110000000,0000000100000000,0000000011111111,00000000111111 ;                ;
; ROM            ; 11,0000000011111111,0000000011111111,1111111111111111,1111111111111111,111111111 ;                ;
; ROM            ; 1111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,1111 ;                ;
; ROM            ; 111111111111,0000000011111111,0000000011111111,0000000011111111,0000000011111111 ;                ;
; ROM            ; ,1111111111111111,1111111111111111,1111111111111111,1111111111111111,11111111111 ;                ;
; ROM            ; 11111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,000011 ;                ;
; ROM            ; 1111110000,0000111111110000,0000111111110000,0000111111110000,0000111111110000,0 ;                ;
; ROM            ; 000111111110000,0000111111110000,1111111100000000,1111111100000000,1111111100000 ;                ;
; ROM            ; 000,1111111100000000,1111111111111111,1111111111111111,1111111111111111,11111111 ;                ;
; ROM            ; 11111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,111 ;                ;
; ROM            ; 1111100000000,1111111100000000,1111111100000000,1111111100000000,000011111111000 ;                ;
; ROM            ; 0,0000111111110000,0000111111110000,0000111111110000,0000111111110000,0000111111 ;                ;
; ROM            ; 110000,0000111111110000,1111111111111111,1111111111111111,1111111111111111,11111 ;                ;
; ROM            ; 11111111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111, ;                ;
;                ; 1111111111111111)                                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:c0|font_rom:fr5                                          ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 16                                                                               ; Signed Integer ;
; ROM            ; (0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ; Array/Record   ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000 ;                ;
; ROM            ; 000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000 ;                ;
; ROM            ; 0000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0111111000000000,1000000100000000,1010010100000000,10 ;                ;
; ROM            ; 00000100000000,1000000100000000,1011110100000000,1001100100000000,10000001000000 ;                ;
; ROM            ; 00,1000000100000000,0111111000000000,0000000000000000,0000000000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0111111011111111,1101101111111111,1111 ;                ;
; ROM            ; 111111000011,1110011111111111,1111111101111110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0011100000111000,01111100011 ;                ;
; ROM            ; 11100,1111111111111110,1111111111111110,1111111111111110,1111111111111110,011111 ;                ;
; ROM            ; 1111111100,0011111111111000,0001111111110000,0000111111100000,0000011111000000,0 ;                ;
; ROM            ; 000001110000000,0000000100000000,0000000000000000,0000000000000000,0001000000111 ;                ;
; ROM            ; 000,0111110011111110,0111110000111000,0001000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000011000,0011110000111100,1110011111100111,111 ;                ;
; ROM            ; 0011100011000,0001100000111100,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000011000,0011110001111110,1111111111111111,0111111000011000,0001100000 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000000000,0001100000111100,0011110000011000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,1111111111111111,1111111111111111,1111111111111111,111001111100 ;                ;
; ROM            ; 0011,1100001111100111,1111111111111111,1111111111111111,1111111111111111,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000111100,0110011001000010,0100001001100110,00 ;                ;
; ROM            ; 11110000000000,0000000000000000,0000000000000000,1111111111111111,11111111111111 ;                ;
; ROM            ; 11,1111111111000011,1001100110111101,1011110110011001,1100001111111111,111111111 ;                ;
; ROM            ; 1111111,1111111111111111,0000000000000000,0001111000001110,0001101000110010,0111 ;                ;
; ROM            ; 100011001100,1100110011001100,1100110001111000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0011110001100110,0110011001100110,0110011000111100,00011000011 ;                ;
; ROM            ; 11110,0001100000011000,0000000000000000,0000000000000000,0000000000000000,001111 ;                ;
; ROM            ; 1100110011,0011111100110000,0011000000110000,0011000001110000,1111000011100000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111111101100011,0111111101100 ;                ;
; ROM            ; 011,0110001101100011,0110001101100111,1110011111100110,1100000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000011000,0001100011011011,0011110011100111,001 ;                ;
; ROM            ; 1110011011011,0001100000011000,0000000000000000,0000000000000000,000000001000000 ;                ;
; ROM            ; 0,1100000011100000,1111000011111000,1111111011111000,1111000011100000,1100000010 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000010,0000011000001110,00011 ;                ;
; ROM            ; 11000111110,1111111000111110,0001111000001110,0000011000000010,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0001100000111100,0111111000011000,000110000001 ;                ;
; ROM            ; 1000,0111111000111100,0001100000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0110011001100110,0110011001100110,0110011001100110,0110011000000000,01 ;                ;
; ROM            ; 10011001100110,0000000000000000,0000000000000000,0000000000000000,01111111110110 ;                ;
; ROM            ; 11,1101101111011011,0111101100011011,0001101100011011,0001101100011011,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000001111100,1100011001100000,0011100001101100,1100 ;                ;
; ROM            ; 011011000110,0110110000111000,0000110011000110,0111110000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,11111110111 ;                ;
; ROM            ; 11110,1111111011111110,0000000000000000,0000000000000000,0000000000000000,000110 ;                ;
; ROM            ; 0000111100,0111111000011000,0001100000011000,0111111000111100,0001100001111110,0 ;                ;
; ROM            ; 011000000000000,0000000000000000,0000000000000000,0001100000111100,0111111000011 ;                ;
; ROM            ; 000,0001100000011000,0001100000011000,0001100000011000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0001100000011000,0001100000011000,0001100000011000,000 ;                ;
; ROM            ; 1100001111110,0011110000011000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000011000,0000110011111110,0000110000011000,0000000000 ;                ;
; ROM            ; 000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 00000110000,0110000011111110,0110000000110000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,110000001100 ;                ;
; ROM            ; 0000,1100000011111110,0000000000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000000100100,0110011011111111,0110011000100100,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0001000000111000,0011100001111100,0111110011111110,1111111000000000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,1111111011111110,0111 ;                ;
; ROM            ; 110001111100,0011100000111000,0001000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000000 ;                ;
; ROM            ; 00000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000110 ;                ;
; ROM            ; 0000111100,0011110000111100,0001100000011000,0001100000000000,0001100000011000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000001100110,0110011001100110,0010010000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000001101100,0110110011111110,0110110001101100,011 ;                ;
; ROM            ; 0110011111110,0110110001101100,0000000000000000,0000000000000000,000110000001100 ;                ;
; ROM            ; 0,0111110011000110,1100001011000000,0111110000000110,0000011010000110,1100011001 ;                ;
; ROM            ; 111100,0001100000011000,0000000000000000,0000000000000000,0000000000000000,11000 ;                ;
; ROM            ; 01011000110,0000110000011000,0011000001100000,1100011010000110,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0011100001101100,0110110000111000,011101101101 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000110000,0011000000110000,0110000000000000,0000000000000000,0000000000000000,00 ;                ;
; ROM            ; 00000000000000,0000000000000000,0000000000000000,0000000000000000,00001100000110 ;                ;
; ROM            ; 00,0011000000110000,0011000000110000,0011000000110000,0001100000001100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0011000000011000,0000110000001100,0000 ;                ;
; ROM            ; 110000001100,0000110000001100,0001100000110000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001100110,0011110011111111,00111100011 ;                ;
; ROM            ; 00110,0000000000000000,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000000011000,0001100001111110,0001100000011000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000 ;                ;
; ROM            ; 000,0000000000000000,0000000000011000,0001100000011000,0011000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000000000000,0000000001111110,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0001100000 ;                ;
; ROM            ; 011000,0000000000000000,0000000000000000,0000000000000000,0000000000000000,00000 ;                ;
; ROM            ; 01000000110,0000110000011000,0011000001100000,1100000010000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0111110011000110,1100011011001110,110111101111 ;                ;
; ROM            ; 0110,1110011011000110,1100011001111100,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0001100000111000,0111100000011000,0001100000011000,0001100000011000,00 ;                ;
; ROM            ; 01100001111110,0000000000000000,0000000000000000,0000000000000000,01111100110001 ;                ;
; ROM            ; 10,0000011000001100,0001100000110000,0110000011000000,1100011011111110,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0111110011000110,0000011000000110,0011 ;                ;
; ROM            ; 110000000110,0000011000000110,1100011001111100,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000110000011100,0011110001101100,1100110011111110,00001100000 ;                ;
; ROM            ; 01100,0000110000011110,0000000000000000,0000000000000000,0000000000000000,111111 ;                ;
; ROM            ; 1011000000,1100000011000000,1111110000000110,0000011000000110,1100011001111100,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0011100001100000,1100000011000 ;                ;
; ROM            ; 000,1111110011000110,1100011011000110,1100011001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1111111011000110,0000011000000110,0000110000011000,001 ;                ;
; ROM            ; 1000000110000,0011000000110000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0111110011000110,1100011011000110,0111110011000110,1100011011000110,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0111110011000110,11000 ;                ;
; ROM            ; 11011000110,0111111000000110,0000011000000110,0000110001111000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0001100000011000,000000000000 ;                ;
; ROM            ; 0000,0000000000011000,0001100000000000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0001100000011000,0000000000000000,0000000000011000,00 ;                ;
; ROM            ; 01100000110000,0000000000000000,0000000000000000,0000000000000000,00000000000001 ;                ;
; ROM            ; 10,0000110000011000,0011000001100000,0011000000011000,0000110000000110,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000001111110,0000 ;                ;
; ROM            ; 000000000000,0111111000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000001100000,0011000000011000,0000110000000110,00001100000 ;                ;
; ROM            ; 11000,0011000001100000,0000000000000000,0000000000000000,0000000000000000,011111 ;                ;
; ROM            ; 0011000110,1100011000001100,0001100000011000,0001100000000000,0001100000011000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111110011000110,1100011011000 ;                ;
; ROM            ; 110,1101111011011110,1101111011011100,1100000001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,0001000000111000,0110110011000110,1100011011111110,110 ;                ;
; ROM            ; 0011011000110,1100011011000110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1111110001100110,0110011001100110,0111110001100110,0110011001100110,0110011011 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0011110001100110,11000 ;                ;
; ROM            ; 01011000000,1100000011000000,1100000011000010,0110011000111100,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1111100001101100,0110011001100110,011001100110 ;                ;
; ROM            ; 0110,0110011001100110,0110110011111000,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1111111001100110,0110001001101000,0111100001101000,0110000001100010,01 ;                ;
; ROM            ; 10011011111110,0000000000000000,0000000000000000,0000000000000000,11111110011001 ;                ;
; ROM            ; 10,0110001001101000,0111100001101000,0110000001100000,0110000011110000,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0011110001100110,1100001011000000,1100 ;                ;
; ROM            ; 000011011110,1100011011000110,0110011000111010,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,1100011011000110,1100011011000110,1111111011000110,11000110110 ;                ;
; ROM            ; 00110,1100011011000110,0000000000000000,0000000000000000,0000000000000000,001111 ;                ;
; ROM            ; 0000011000,0001100000011000,0001100000011000,0001100000011000,0001100000111100,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0001111000001100,0000110000001 ;                ;
; ROM            ; 100,0000110000001100,1100110011001100,1100110001111000,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1110011001100110,0110011001101100,0111100001111000,011 ;                ;
; ROM            ; 0110001100110,0110011011100110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1111000001100000,0110000001100000,0110000001100000,0110000001100010,0110011011 ;                ;
; ROM            ; 111110,0000000000000000,0000000000000000,0000000000000000,1100001111100111,11111 ;                ;
; ROM            ; 11111111111,1101101111000011,1100001111000011,1100001111000011,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1100011011100110,1111011011111110,110111101100 ;                ;
; ROM            ; 1110,1100011011000110,1100011011000110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0111110011000110,1100011011000110,1100011011000110,1100011011000110,11 ;                ;
; ROM            ; 00011001111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,1111110011111100,0110011001100110,0110011001100110,0110011001100110,011111000 ;                ;
; ROM            ; 1111100,0110000001100000,0110000001100000,0110000001100000,0110000001100000,1111 ;                ;
; ROM            ; 000011110000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0111110011000110,1100011011000110,1100011011000110,11000110110 ;                ;
; ROM            ; 10110,1101111001111100,0000110000001110,0000000000000000,0000000000000000,111111 ;                ;
; ROM            ; 0001100110,0110011001100110,0111110001101100,0110011001100110,0110011011100110,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0111110011000110,1100011001100 ;                ;
; ROM            ; 000,0011100000001100,0000011011000110,1100011001111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0000000000000000,1111111111011011,1001100100011000,0001100000011000,000 ;                ;
; ROM            ; 1100000011000,0001100000111100,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,1100011011000110,1100011011000110,1100011011000110,1100011011000110,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,1100001111000011,11000 ;                ;
; ROM            ; 01111000011,1100001111000011,1100001101100110,0011110000011000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,1100001111000011,1100001111000011,110000111101 ;                ;
; ROM            ; 1011,1101101111111111,0110011001100110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1100001111000011,0110011000111100,0001100000011000,0011110001100110,11 ;                ;
; ROM            ; 00001111000011,0000000000000000,0000000000000000,0000000000000000,11000011110000 ;                ;
; ROM            ; 11,1100001101100110,0011110000011000,0001100000011000,0001100000111100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,1111111111000011,1000011000001100,0001 ;                ;
; ROM            ; 100000110000,0110000011000001,1100001111111111,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0011110000110000,0011000000110000,0011000000110000,00110000001 ;                ;
; ROM            ; 10000,0011000000111100,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0010000000,1100000011100000,0111000000111000,0001110000001110,0000011000000010,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0011110000001100,0000110000001 ;                ;
; ROM            ; 100,0000110000001100,0000110000001100,0000110000111100,0000000000000000,00000000 ;                ;
; ROM            ; 00000000,0001000000111000,0110110011000110,0000000000000000,0000000000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000000 ;                ;
; ROM            ; 000000,0000000011111111,0000000000000000,0011000000110000,0001100000000000,00000 ;                ;
; ROM            ; 00000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000001111000,000011000111 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,1110000001100000,0110000001111000,0110110001100110,0110011001100110,01 ;                ;
; ROM            ; 10011001111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000001111100,1100011011000000,1100000011000000,1100011001111100,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0001110000001100,0000110000111100,0110 ;                ;
; ROM            ; 110011001100,1100110011001100,1100110001110110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001111100,1100011011111110,11000000110 ;                ;
; ROM            ; 00000,1100011001111100,0000000000000000,0000000000000000,0000000000000000,001110 ;                ;
; ROM            ; 0001101100,0110010001100000,1111000001100000,0110000001100000,0110000011110000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,0000000001110 ;                ;
; ROM            ; 110,1100110011001100,1100110011001100,1100110001111100,0000110011001100,01111000 ;                ;
; ROM            ; 00000000,0000000000000000,1110000001100000,0110000001101100,0111011001100110,011 ;                ;
; ROM            ; 0011001100110,0110011011100110,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0001100000011000,0000000000111000,0001100000011000,0001100000011000,0001100000 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0000011000000110,00000 ;                ;
; ROM            ; 00000001110,0000011000000110,0000011000000110,0000011000000110,0110011001100110, ;                ;
; ROM            ; 0011110000000000,0000000000000000,1110000001100000,0110000001100110,011011000111 ;                ;
; ROM            ; 1000,0111100001101100,0110011011100110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0011100000011000,0001100000011000,0001100000011000,0001100000011000,00 ;                ;
; ROM            ; 01100000111100,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,0000000011100110,1111111111011011,1101101111011011,1101101111011011,000000000 ;                ;
; ROM            ; 0000000,0000000000000000,0000000000000000,0000000000000000,0000000011011100,0110 ;                ;
; ROM            ; 011001100110,0110011001100110,0110011001100110,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0000000001111100,1100011011000110,11000110110 ;                ;
; ROM            ; 00110,1100011001111100,0000000000000000,0000000000000000,0000000000000000,000000 ;                ;
; ROM            ; 0000000000,0000000011011100,0110011001100110,0110011001100110,0110011001111100,0 ;                ;
; ROM            ; 110000001100000,1111000000000000,0000000000000000,0000000000000000,0000000001110 ;                ;
; ROM            ; 110,1100110011001100,1100110011001100,1100110001111100,0000110000001100,00011110 ;                ;
; ROM            ; 00000000,0000000000000000,0000000000000000,0000000011011100,0111011001100110,011 ;                ;
; ROM            ; 0000001100000,0110000011110000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0000000001111100,1100011001100000,0011100000001100,1100011001 ;                ;
; ROM            ; 111100,0000000000000000,0000000000000000,0000000000000000,0001000000110000,00110 ;                ;
; ROM            ; 00011111100,0011000000110000,0011000000110000,0011011000011100,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000011001100,110011001100 ;                ;
; ROM            ; 1100,1100110011001100,1100110001110110,0000000000000000,0000000000000000,0000000 ;                ;
; ROM            ; 000000000,0000000000000000,0000000011000011,1100001111000011,1100001101100110,00 ;                ;
; ROM            ; 11110000011000,0000000000000000,0000000000000000,0000000000000000,00000000000000 ;                ;
; ROM            ; 00,1100001100000000,1100001100000000,1100001100000000,1100001100000000,110000110 ;                ;
; ROM            ; 0000000,1101101100000000,1101101100000000,1111111100000000,0110011000000000,0110 ;                ;
; ROM            ; 011000000000,0000000000000000,0000000000000000,0000000000000000,0000000000000000 ;                ;
; ROM            ; ,0000000000000000,0000000000000000,0011100000000000,0001100000000000,00011000000 ;                ;
; ROM            ; 00000,0001100000000000,0001100000000000,0001100000000000,0001100000000000,000110 ;                ;
; ROM            ; 0000000000,0001100000000000,0011110000000000,0000000000000000,0000000000000000,0 ;                ;
; ROM            ; 000000000000000,0000000000000000,0000000000000000,0000000000000000,1100011000000 ;                ;
; ROM            ; 000,1110011000000000,1111011000000000,1111111000000000,1101111000000000,11001110 ;                ;
; ROM            ; 00000000,1100011000000000,1100011000000000,1100011000000000,1100011000000000,000 ;                ;
; ROM            ; 0000000000000,0000000000000000,0000000000000000,0000000000000000,000000000000000 ;                ;
; ROM            ; 0,0000000000000000,0111110000000000,1100011000000000,1100011000000000,0110000000 ;                ;
; ROM            ; 000000,0011100000000000,0000110000000000,0000011000000000,1100011000000000,11000 ;                ;
; ROM            ; 11000000000,0111110000000000,0000000000000000,0000000000000000,0000000000000000, ;                ;
; ROM            ; 0000000000000000,0000000000000000,0000000000000000,0000000000000000,001110000011 ;                ;
; ROM            ; 1000,0111110001111100,1111111111111110,1111111111111110,1111111111111110,1111111 ;                ;
; ROM            ; 111111110,0111111111111100,0011111111111000,0001111111110000,0000111111100000,00 ;                ;
; ROM            ; 00011111000000,0000001110000000,0000000100000000,0000000011111111,00000000111111 ;                ;
; ROM            ; 11,0000000011111111,0000000011111111,1111111111111111,1111111111111111,111111111 ;                ;
; ROM            ; 1111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,1111 ;                ;
; ROM            ; 111111111111,0000000011111111,0000000011111111,0000000011111111,0000000011111111 ;                ;
; ROM            ; ,1111111111111111,1111111111111111,1111111111111111,1111111111111111,11111111111 ;                ;
; ROM            ; 11111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,000011 ;                ;
; ROM            ; 1111110000,0000111111110000,0000111111110000,0000111111110000,0000111111110000,0 ;                ;
; ROM            ; 000111111110000,0000111111110000,1111111100000000,1111111100000000,1111111100000 ;                ;
; ROM            ; 000,1111111100000000,1111111111111111,1111111111111111,1111111111111111,11111111 ;                ;
; ROM            ; 11111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111,111 ;                ;
; ROM            ; 1111100000000,1111111100000000,1111111100000000,1111111100000000,000011111111000 ;                ;
; ROM            ; 0,0000111111110000,0000111111110000,0000111111110000,0000111111110000,0000111111 ;                ;
; ROM            ; 110000,0000111111110000,1111111111111111,1111111111111111,1111111111111111,11111 ;                ;
; ROM            ; 11111111111,1111111111111111,1111111111111111,1111111111111111,1111111111111111, ;                ;
;                ; 1111111111111111)                                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball2:b2 ;
+----------------+------------+-------------------------+
; Parameter Name ; Value      ; Type                    ;
+----------------+------------+-------------------------+
; ball2_X_Center ; 0101000000 ; Unsigned Binary         ;
; ball2_Y_Center ; 0011110000 ; Unsigned Binary         ;
; ball2_X_Min    ; 0000000000 ; Unsigned Binary         ;
; ball2_X_Max    ; 1001111111 ; Unsigned Binary         ;
; ball2_Y_Min    ; 0000000000 ; Unsigned Binary         ;
; ball2_Y_Max    ; 0111011111 ; Unsigned Binary         ;
; ball2_X_Step   ; 0000000001 ; Unsigned Binary         ;
; ball2_Y_Step   ; 0000000001 ; Unsigned Binary         ;
+----------------+------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: bullet2:b3 ;
+------------------+------------+-------------------------+
; Parameter Name   ; Value      ; Type                    ;
+------------------+------------+-------------------------+
; bullet2_X_Center ; 0101000000 ; Unsigned Binary         ;
; bullet2_Y_Center ; 0011110000 ; Unsigned Binary         ;
; bullet2_X_Min    ; 0000000000 ; Unsigned Binary         ;
; bullet2_X_Max    ; 1001111111 ; Unsigned Binary         ;
; bullet2_Y_Min    ; 0000000000 ; Unsigned Binary         ;
; bullet2_Y_Max    ; 0111011111 ; Unsigned Binary         ;
; bullet2_X_Step   ; 0000000001 ; Unsigned Binary         ;
; bullet2_Y_Step   ; 0000000001 ; Unsigned Binary         ;
+------------------+------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:counter_loop[0].obs0 ;
+----------------+-------------+---------------------------------------------+
; Parameter Name ; Value       ; Type                                        ;
+----------------+-------------+---------------------------------------------+
; shape_x        ; 250         ; Signed Integer                              ;
; shape_y        ; 100         ; Signed Integer                              ;
; shape_size_x   ; 00000011110 ; Unsigned Binary                             ;
; shape_size_y   ; 00000011110 ; Unsigned Binary                             ;
; shape2_size_x  ; 00001010000 ; Unsigned Binary                             ;
; shape2_size_y  ; 00000010100 ; Unsigned Binary                             ;
+----------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:counter_loop[1].obs0 ;
+----------------+-------------+---------------------------------------------+
; Parameter Name ; Value       ; Type                                        ;
+----------------+-------------+---------------------------------------------+
; shape_x        ; 500         ; Signed Integer                              ;
; shape_y        ; 150         ; Signed Integer                              ;
; shape_size_x   ; 00000011110 ; Unsigned Binary                             ;
; shape_size_y   ; 00000011110 ; Unsigned Binary                             ;
; shape2_size_x  ; 00001010000 ; Unsigned Binary                             ;
; shape2_size_y  ; 00000010100 ; Unsigned Binary                             ;
+----------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:counter_loop[2].obs0 ;
+----------------+-------------+---------------------------------------------+
; Parameter Name ; Value       ; Type                                        ;
+----------------+-------------+---------------------------------------------+
; shape_x        ; 120         ; Signed Integer                              ;
; shape_y        ; 300         ; Signed Integer                              ;
; shape_size_x   ; 00000011110 ; Unsigned Binary                             ;
; shape_size_y   ; 00000011110 ; Unsigned Binary                             ;
; shape2_size_x  ; 00001010000 ; Unsigned Binary                             ;
; shape2_size_y  ; 00000010100 ; Unsigned Binary                             ;
+----------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:counter_loop[3].obs0 ;
+----------------+-------------+---------------------------------------------+
; Parameter Name ; Value       ; Type                                        ;
+----------------+-------------+---------------------------------------------+
; shape_x        ; 420         ; Signed Integer                              ;
; shape_y        ; 320         ; Signed Integer                              ;
; shape_size_x   ; 00000011110 ; Unsigned Binary                             ;
; shape_size_y   ; 00000011110 ; Unsigned Binary                             ;
; shape2_size_x  ; 00001010000 ; Unsigned Binary                             ;
; shape2_size_y  ; 00000010100 ; Unsigned Binary                             ;
+----------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:counter_loop[4].obs0 ;
+----------------+-------------+---------------------------------------------+
; Parameter Name ; Value       ; Type                                        ;
+----------------+-------------+---------------------------------------------+
; shape_x        ; 120         ; Signed Integer                              ;
; shape_y        ; 169         ; Signed Integer                              ;
; shape_size_x   ; 00000011110 ; Unsigned Binary                             ;
; shape_size_y   ; 00000011110 ; Unsigned Binary                             ;
; shape2_size_x  ; 00001010000 ; Unsigned Binary                             ;
; shape2_size_y  ; 00000010100 ; Unsigned Binary                             ;
+----------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:counter_loop[5].obs0 ;
+----------------+-------------+---------------------------------------------+
; Parameter Name ; Value       ; Type                                        ;
+----------------+-------------+---------------------------------------------+
; shape_x        ; 310         ; Signed Integer                              ;
; shape_y        ; 230         ; Signed Integer                              ;
; shape_size_x   ; 00000011110 ; Unsigned Binary                             ;
; shape_size_y   ; 00000011110 ; Unsigned Binary                             ;
; shape2_size_x  ; 00001010000 ; Unsigned Binary                             ;
; shape2_size_y  ; 00000010100 ; Unsigned Binary                             ;
+----------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:counter_loop[6].obs0 ;
+----------------+-------------+---------------------------------------------+
; Parameter Name ; Value       ; Type                                        ;
+----------------+-------------+---------------------------------------------+
; shape_x        ; 310         ; Signed Integer                              ;
; shape_y        ; 250         ; Signed Integer                              ;
; shape_size_x   ; 00000011110 ; Unsigned Binary                             ;
; shape_size_y   ; 00000011110 ; Unsigned Binary                             ;
; shape2_size_x  ; 00001010000 ; Unsigned Binary                             ;
; shape2_size_y  ; 00000010100 ; Unsigned Binary                             ;
+----------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:counter_loop[7].obs0 ;
+----------------+-------------+---------------------------------------------+
; Parameter Name ; Value       ; Type                                        ;
+----------------+-------------+---------------------------------------------+
; shape_x        ; 310         ; Signed Integer                              ;
; shape_y        ; 210         ; Signed Integer                              ;
; shape_size_x   ; 00000011110 ; Unsigned Binary                             ;
; shape_size_y   ; 00000011110 ; Unsigned Binary                             ;
; shape2_size_x  ; 00001010000 ; Unsigned Binary                             ;
; shape2_size_y  ; 00000010100 ; Unsigned Binary                             ;
+----------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:counter_loop[8].obs0 ;
+----------------+-------------+---------------------------------------------+
; Parameter Name ; Value       ; Type                                        ;
+----------------+-------------+---------------------------------------------+
; shape_x        ; 310         ; Signed Integer                              ;
; shape_y        ; 270         ; Signed Integer                              ;
; shape_size_x   ; 00000011110 ; Unsigned Binary                             ;
; shape_size_y   ; 00000011110 ; Unsigned Binary                             ;
; shape2_size_x  ; 00001010000 ; Unsigned Binary                             ;
; shape2_size_y  ; 00000010100 ; Unsigned Binary                             ;
+----------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:counter_loop[9].obs0 ;
+----------------+-------------+---------------------------------------------+
; Parameter Name ; Value       ; Type                                        ;
+----------------+-------------+---------------------------------------------+
; shape_x        ; 290         ; Signed Integer                              ;
; shape_y        ; 210         ; Signed Integer                              ;
; shape_size_x   ; 00000011110 ; Unsigned Binary                             ;
; shape_size_y   ; 00000011110 ; Unsigned Binary                             ;
; shape2_size_x  ; 00001010000 ; Unsigned Binary                             ;
; shape2_size_y  ; 00000010100 ; Unsigned Binary                             ;
+----------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:counter_loop[10].obs0 ;
+----------------+-------------+----------------------------------------------+
; Parameter Name ; Value       ; Type                                         ;
+----------------+-------------+----------------------------------------------+
; shape_x        ; 290         ; Signed Integer                               ;
; shape_y        ; 270         ; Signed Integer                               ;
; shape_size_x   ; 00000011110 ; Unsigned Binary                              ;
; shape_size_y   ; 00000011110 ; Unsigned Binary                              ;
; shape2_size_x  ; 00001010000 ; Unsigned Binary                              ;
; shape2_size_y  ; 00000010100 ; Unsigned Binary                              ;
+----------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:counter_loop[11].obs0 ;
+----------------+-------------+----------------------------------------------+
; Parameter Name ; Value       ; Type                                         ;
+----------------+-------------+----------------------------------------------+
; shape_x        ; 330         ; Signed Integer                               ;
; shape_y        ; 210         ; Signed Integer                               ;
; shape_size_x   ; 00000011110 ; Unsigned Binary                              ;
; shape_size_y   ; 00000011110 ; Unsigned Binary                              ;
; shape2_size_x  ; 00001010000 ; Unsigned Binary                              ;
; shape2_size_y  ; 00000010100 ; Unsigned Binary                              ;
+----------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obstacle:counter_loop[12].obs0 ;
+----------------+-------------+----------------------------------------------+
; Parameter Name ; Value       ; Type                                         ;
+----------------+-------------+----------------------------------------------+
; shape_x        ; 330         ; Signed Integer                               ;
; shape_y        ; 270         ; Signed Integer                               ;
; shape_size_x   ; 00000011110 ; Unsigned Binary                              ;
; shape_size_y   ; 00000011110 ; Unsigned Binary                              ;
; shape2_size_x  ; 00001010000 ; Unsigned Binary                              ;
; shape2_size_y  ; 00000010100 ; Unsigned Binary                              ;
+----------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                             ;
; Entity Instance            ; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
; Entity Instance            ; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_sm:gsm"                                                                                                                                        ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; tank_powerup ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:counter_loop[12].obs0"                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tank_bounce_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:counter_loop[11].obs0"                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tank_bounce_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:counter_loop[10].obs0"                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tank_bounce_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:counter_loop[9].obs0"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tank_bounce_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:counter_loop[8].obs0"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tank_bounce_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:counter_loop[7].obs0"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tank_bounce_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:counter_loop[6].obs0"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tank_bounce_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:counter_loop[5].obs0"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tank_bounce_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:counter_loop[4].obs0"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tank_bounce_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:counter_loop[3].obs0"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tank_bounce_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:counter_loop[2].obs0"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tank_bounce_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:counter_loop[1].obs0"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tank_bounce_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "obstacle:counter_loop[0].obs0"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; tank_bounce_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "bullet2:b3"           ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; keycode[31..8] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:c0"                                                                                                 ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Red[3..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Green[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Blue[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; tank_powerup ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga0"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pixel_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------+
; Port           ; Type   ; Severity ; Details                                    ;
+----------------+--------+----------+--------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                               ;
+----------------+--------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                          ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_006:router_006|lab62_soc_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_spi_0:spi_0"                                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_altpll_vg92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+-------------------------------+
; Port               ; Type   ; Severity ; Details                       ;
+--------------------+--------+----------+-------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected        ;
; scandataout        ; Output ; Info     ; Explicitly unconnected        ;
; c2                 ; Output ; Info     ; Explicitly unconnected        ;
; c3                 ; Output ; Info     ; Explicitly unconnected        ;
; c4                 ; Output ; Info     ; Explicitly unconnected        ;
; areset             ; Input  ; Info     ; Stuck at GND                  ;
; locked             ; Output ; Info     ; Explicitly unconnected        ;
; phasedone          ; Output ; Info     ; Explicitly unconnected        ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                  ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                  ;
; phasestep          ; Input  ; Info     ; Stuck at GND                  ;
; scanclk            ; Input  ; Info     ; Stuck at GND                  ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                  ;
; scandata           ; Input  ; Info     ; Stuck at GND                  ;
; configupdate       ; Input  ; Info     ; Stuck at GND                  ;
+--------------------+--------+----------+-------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                             ;
+--------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------------+
; Port          ; Type   ; Severity ; Details                                  ;
+---------------+--------+----------+------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                   ;
+---------------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic"                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_SDRAM:sdram|lab62_soc_SDRAM_input_efifo_module:the_lab62_soc_SDRAM_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0"                                                                                                             ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                                             ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                                                        ;
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                                                        ;
; keycode2_export                   ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 182                         ;
; cycloneiii_ff         ; 2653                        ;
;     CLR               ; 841                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 49                          ;
;     CLR SLD           ; 128                         ;
;     ENA               ; 410                         ;
;     ENA CLR           ; 906                         ;
;     ENA CLR SCLR      ; 25                          ;
;     ENA CLR SCLR SLD  ; 37                          ;
;     ENA CLR SLD       ; 82                          ;
;     ENA SCLR          ; 2                           ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 9                           ;
;     SLD               ; 10                          ;
;     plain             ; 140                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 11845                       ;
;     arith             ; 1002                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 538                         ;
;         3 data inputs ; 463                         ;
;     normal            ; 10843                       ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 135                         ;
;         2 data inputs ; 752                         ;
;         3 data inputs ; 1573                        ;
;         4 data inputs ; 8363                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 24.00                       ;
; Average LUT depth     ; 12.31                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:34     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 12 22:42:07 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 385_lab6 -c 385_lab6
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file ece385_helpertools/png_to_hex/on_chip_memory/ram.sv
Info (12021): Found 1 design units, including 1 entities, in source file font_rom.sv
    Info (12023): Found entity 1: font_rom File: C:/Users/warri/Desktop/ece_385/lab6/font_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/lab62_soc.v
    Info (12023): Found entity 1: lab62_soc File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv
    Info (12023): Found entity 1: lab62_soc_irq_mapper File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_004 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_rsp_mux File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_rsp_demux File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_cmd_mux File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_cmd_demux File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_router_006_default_decode File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: lab62_soc_mm_interconnect_0_router_006 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_router_002_default_decode File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab62_soc_mm_interconnect_0_router_002 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_router_default_decode File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab62_soc_mm_interconnect_0_router File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v
    Info (12023): Found entity 1: lab62_soc_usb_rst File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v
    Info (12023): Found entity 1: lab62_soc_usb_gpx File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_timer_0.v
    Info (12023): Found entity 1: lab62_soc_timer_0 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab62_soc_sysid_qsys_0 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_spi_0.v
    Info (12023): Found entity 1: lab62_soc_spi_0 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v
    Info (12023): Found entity 1: lab62_soc_sdram_pll_dffpipe_l2c File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab62_soc_sdram_pll_stdsync_sv6 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab62_soc_sdram_pll_altpll_vg92 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab62_soc_sdram_pll File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab62_soc_onchip_memory2_0 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab62_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab62_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab62_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab62_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab62_soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab62_soc_nios2_gen2_0_cpu File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_test_bench File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v
    Info (12023): Found entity 1: lab62_soc_leds_pio File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_keycode.v
    Info (12023): Found entity 1: lab62_soc_keycode File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_key.v
    Info (12023): Found entity 1: lab62_soc_key File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab62_soc_jtag_uart_0_sim_scfifo_w File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab62_soc_jtag_uart_0_scfifo_w File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab62_soc_jtag_uart_0_sim_scfifo_r File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab62_soc_jtag_uart_0_scfifo_r File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab62_soc_jtag_uart_0 File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v
    Info (12023): Found entity 1: lab62_soc_hex_digits_pio File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sdram.v
    Info (12023): Found entity 1: lab62_soc_SDRAM_input_efifo_module File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v Line: 21
    Info (12023): Found entity 2: lab62_soc_SDRAM File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v
    Info (12023): Found entity 1: lab62_soc_SDRAM_test_component_ram_module File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM_test_component.v Line: 21
    Info (12023): Found entity 2: lab62_soc_SDRAM_test_component File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/warri/Desktop/ece_385/lab6/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab62.sv
    Info (12023): Found entity 1: lab62 File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/warri/Desktop/ece_385/lab6/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file ball.sv
    Info (12023): Found entity 1: ball File: C:/Users/warri/Desktop/ece_385/lab6/ball.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab6.sv
    Info (12023): Found entity 1: lab6 File: C:/Users/warri/Desktop/ece_385/lab6/lab6.sv Line: 10
Info (12021): Found 0 design units, including 0 entities, in source file trash.sv
Info (12021): Found 1 design units, including 1 entities, in source file obstacle.sv
    Info (12023): Found entity 1: obstacle File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bullet.sv
    Info (12023): Found entity 1: bullet File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file ball2.sv
    Info (12023): Found entity 1: ball2 File: C:/Users/warri/Desktop/ece_385/lab6/ball2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bullet2.sv
    Info (12023): Found entity 1: bullet2 File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file testbench.sv
Info (12021): Found 1 design units, including 1 entities, in source file output_files/testbench2.sv
    Info (12023): Found entity 1: testbench2 File: C:/Users/warri/Desktop/ece_385/lab6/output_files/testbench2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_sm.sv
    Info (12023): Found entity 1: game_sm File: C:/Users/warri/Desktop/ece_385/lab6/game_sm.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file lfsr_random_generator.sv
Warning (10236): Verilog HDL Implicit Net warning at obstacle.sv(30): created implicit net for "field1" File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 30
Warning (10236): Verilog HDL Implicit Net warning at obstacle.sv(31): created implicit net for "field2" File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 31
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_SDRAM.v(318): conditional expression evaluates to a constant File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_SDRAM.v(328): conditional expression evaluates to a constant File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_SDRAM.v(338): conditional expression evaluates to a constant File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_SDRAM.v(682): conditional expression evaluates to a constant File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v Line: 402
Info (12127): Elaborating entity "lab62" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lab62.sv(77): object "keycodeP1" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 77
Warning (10036): Verilog HDL or VHDL warning at lab62.sv(78): object "keycodeP2" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 78
Warning (10034): Output port "DRAM_LDQM" at lab62.sv(37) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 37
Warning (10034): Output port "DRAM_UDQM" at lab62.sv(38) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 38
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver4" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 139
Info (12128): Elaborating entity "lab62_soc" for hierarchy "lab62_soc:u0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 204
Info (12128): Elaborating entity "lab62_soc_SDRAM" for hierarchy "lab62_soc:u0|lab62_soc_SDRAM:sdram" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 156
Info (12128): Elaborating entity "lab62_soc_SDRAM_input_efifo_module" for hierarchy "lab62_soc:u0|lab62_soc_SDRAM:sdram|lab62_soc_SDRAM_input_efifo_module:the_lab62_soc_SDRAM_input_efifo_module" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v Line: 298
Info (12128): Elaborating entity "lab62_soc_hex_digits_pio" for hierarchy "lab62_soc:u0|lab62_soc_hex_digits_pio:hex_digits_pio" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 167
Info (12128): Elaborating entity "lab62_soc_jtag_uart_0" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 180
Info (12128): Elaborating entity "lab62_soc_jtag_uart_0_scfifo_w" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/warri/Desktop/ece_385/lab6/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/warri/Desktop/ece_385/lab6/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/warri/Desktop/ece_385/lab6/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/warri/Desktop/ece_385/lab6/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/warri/Desktop/ece_385/lab6/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/warri/Desktop/ece_385/lab6/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/warri/Desktop/ece_385/lab6/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/warri/Desktop/ece_385/lab6/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/warri/Desktop/ece_385/lab6/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/warri/Desktop/ece_385/lab6/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/warri/Desktop/ece_385/lab6/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "lab62_soc_jtag_uart_0_scfifo_r" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab62_soc_key" for hierarchy "lab62_soc:u0|lab62_soc_key:key" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 188
Info (12128): Elaborating entity "lab62_soc_keycode" for hierarchy "lab62_soc:u0|lab62_soc_keycode:keycode" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 199
Info (12128): Elaborating entity "lab62_soc_leds_pio" for hierarchy "lab62_soc:u0|lab62_soc_leds_pio:leds_pio" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 221
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 250
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Users/warri/Desktop/ece_385/lab6/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/warri/Desktop/ece_385/lab6/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab62_soc_onchip_memory2_0" for hierarchy "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 264
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab62_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_27g1.tdf
    Info (12023): Found entity 1: altsyncram_27g1 File: C:/Users/warri/Desktop/ece_385/lab6/db/altsyncram_27g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_27g1" for hierarchy "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_27g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab62_soc_sdram_pll" for hierarchy "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 291
Info (12128): Elaborating entity "lab62_soc_sdram_pll_stdsync_sv6" for hierarchy "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab62_soc_sdram_pll_dffpipe_l2c" for hierarchy "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_stdsync_sv6:stdsync2|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab62_soc_sdram_pll_altpll_vg92" for hierarchy "lab62_soc:u0|lab62_soc_sdram_pll:sdram_pll|lab62_soc_sdram_pll_altpll_vg92:sd1" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v Line: 294
Info (12128): Elaborating entity "lab62_soc_spi_0" for hierarchy "lab62_soc:u0|lab62_soc_spi_0:spi_0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 307
Info (12128): Elaborating entity "lab62_soc_sysid_qsys_0" for hierarchy "lab62_soc:u0|lab62_soc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 314
Info (12128): Elaborating entity "lab62_soc_timer_0" for hierarchy "lab62_soc:u0|lab62_soc_timer_0:timer_0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 325
Info (12128): Elaborating entity "lab62_soc_usb_gpx" for hierarchy "lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 333
Info (12128): Elaborating entity "lab62_soc_usb_rst" for hierarchy "lab62_soc:u0|lab62_soc_usb_rst:usb_rst" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 352
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 451
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1372
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1432
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1496
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1560
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1624
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1688
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1752
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1816
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 2264
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 2328
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 2456
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 2537
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 2618
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 2702
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 2743
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 3202
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 3243
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 3284
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 4675
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_default_decode" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv Line: 199
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_002" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 4707
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_006" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_006:router_006" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 4771
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_006_default_decode" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_006:router_006|lab62_soc_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 4997
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_cmd_demux" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 5104
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_cmd_mux" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 5234
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_rsp_demux" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 5602
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_rsp_mux" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 6054
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv Line: 534
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 6227
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 6293
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 6327
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 6458
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 6574
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|lab62_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "lab62_soc_irq_mapper" for hierarchy "lab62_soc:u0|lab62_soc_irq_mapper:irq_mapper" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 460
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab62_soc:u0|altera_reset_controller:rst_controller" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 523
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab62_soc:u0|altera_reset_controller:rst_controller_001" File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/lab62_soc.v Line: 586
Info (12128): Elaborating entity "ball" for hierarchy "ball:b0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 208
Warning (10036): Verilog HDL or VHDL warning at ball.sv(15): object "shape_x" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/ball.sv Line: 15
Warning (10036): Verilog HDL or VHDL warning at ball.sv(16): object "shape_y" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/ball.sv Line: 16
Warning (10230): Verilog HDL assignment warning at ball.sv(35): truncated value with size 11 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/ball.sv Line: 35
Warning (10230): Verilog HDL assignment warning at ball.sv(36): truncated value with size 11 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/ball.sv Line: 36
Warning (10230): Verilog HDL assignment warning at ball.sv(70): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/ball.sv Line: 70
Warning (10230): Verilog HDL assignment warning at ball.sv(95): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/ball.sv Line: 95
Info (12128): Elaborating entity "bullet" for hierarchy "bullet:b1" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 213
Warning (10036): Verilog HDL or VHDL warning at bullet.sv(28): object "flag" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 28
Warning (10036): Verilog HDL or VHDL warning at bullet.sv(32): object "bullet_direction" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 32
Warning (10230): Verilog HDL assignment warning at bullet.sv(95): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 95
Warning (10230): Verilog HDL assignment warning at bullet.sv(96): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 96
Warning (10230): Verilog HDL assignment warning at bullet.sv(105): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 105
Warning (10230): Verilog HDL assignment warning at bullet.sv(122): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 122
Warning (10762): Verilog HDL Case Statement warning at bullet.sv(90): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 90
Warning (10230): Verilog HDL assignment warning at bullet.sv(171): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 171
Warning (10230): Verilog HDL assignment warning at bullet.sv(172): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 172
Warning (10230): Verilog HDL assignment warning at bullet.sv(183): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 183
Warning (10230): Verilog HDL assignment warning at bullet.sv(184): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 184
Warning (10230): Verilog HDL assignment warning at bullet.sv(195): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 195
Warning (10230): Verilog HDL assignment warning at bullet.sv(196): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 196
Warning (10230): Verilog HDL assignment warning at bullet.sv(207): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 207
Warning (10230): Verilog HDL assignment warning at bullet.sv(208): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 208
Warning (10230): Verilog HDL assignment warning at bullet.sv(217): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 217
Warning (10230): Verilog HDL assignment warning at bullet.sv(218): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 218
Warning (10230): Verilog HDL assignment warning at bullet.sv(227): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 227
Warning (10230): Verilog HDL assignment warning at bullet.sv(228): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 228
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 216
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:c0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 233
Warning (10036): Verilog HDL or VHDL warning at Color_Mapper.sv(46): object "shape_x" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 46
Warning (10036): Verilog HDL or VHDL warning at Color_Mapper.sv(47): object "shape_y" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 47
Warning (10036): Verilog HDL or VHDL warning at Color_Mapper.sv(48): object "shape_size_x" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 48
Warning (10036): Verilog HDL or VHDL warning at Color_Mapper.sv(49): object "shape_size_y" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 49
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(95): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 95
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(102): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 102
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(109): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 109
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(116): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 116
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(140): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 140
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(146): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 146
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(152): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 152
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(158): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 158
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(179): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 179
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 183
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(187): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 187
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(192): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 192
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(197): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 197
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(210): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 210
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(214): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 214
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(218): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 218
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(222): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 222
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(226): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 226
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(237): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 237
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(241): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 241
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(245): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 245
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(249): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 249
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(254): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 254
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(258): truncated value with size 32 to match size of target (11) File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 258
Warning (10034): Output port "tank_powerup" at Color_Mapper.sv(35) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 35
Info (12128): Elaborating entity "font_rom" for hierarchy "color_mapper:c0|font_rom:fr1" File: C:/Users/warri/Desktop/ece_385/lab6/Color_Mapper.sv Line: 73
Info (12128): Elaborating entity "ball2" for hierarchy "ball2:b2" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 238
Warning (10036): Verilog HDL or VHDL warning at ball2.sv(17): object "shape_x" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/ball2.sv Line: 17
Warning (10036): Verilog HDL or VHDL warning at ball2.sv(18): object "shape_y" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/ball2.sv Line: 18
Warning (10230): Verilog HDL assignment warning at ball2.sv(40): truncated value with size 11 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/ball2.sv Line: 40
Warning (10230): Verilog HDL assignment warning at ball2.sv(41): truncated value with size 11 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/ball2.sv Line: 41
Warning (10230): Verilog HDL assignment warning at ball2.sv(73): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/ball2.sv Line: 73
Warning (10230): Verilog HDL assignment warning at ball2.sv(97): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/ball2.sv Line: 97
Info (12128): Elaborating entity "bullet2" for hierarchy "bullet2:b3" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 245
Warning (10036): Verilog HDL or VHDL warning at bullet2.sv(17): object "flag" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 17
Warning (10036): Verilog HDL or VHDL warning at bullet2.sv(20): object "one_at_a_time" assigned a value but never read File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 20
Warning (10230): Verilog HDL assignment warning at bullet2.sv(84): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 84
Warning (10230): Verilog HDL assignment warning at bullet2.sv(85): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 85
Warning (10230): Verilog HDL assignment warning at bullet2.sv(94): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 94
Warning (10230): Verilog HDL assignment warning at bullet2.sv(117): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 117
Warning (10762): Verilog HDL Case Statement warning at bullet2.sv(79): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 79
Warning (10230): Verilog HDL assignment warning at bullet2.sv(165): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 165
Warning (10230): Verilog HDL assignment warning at bullet2.sv(166): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 166
Warning (10230): Verilog HDL assignment warning at bullet2.sv(177): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 177
Warning (10230): Verilog HDL assignment warning at bullet2.sv(178): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 178
Warning (10230): Verilog HDL assignment warning at bullet2.sv(189): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 189
Warning (10230): Verilog HDL assignment warning at bullet2.sv(190): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 190
Warning (10230): Verilog HDL assignment warning at bullet2.sv(201): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 201
Warning (10230): Verilog HDL assignment warning at bullet2.sv(202): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 202
Warning (10230): Verilog HDL assignment warning at bullet2.sv(211): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 211
Warning (10230): Verilog HDL assignment warning at bullet2.sv(212): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 212
Warning (10230): Verilog HDL assignment warning at bullet2.sv(221): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 221
Warning (10230): Verilog HDL assignment warning at bullet2.sv(222): truncated value with size 32 to match size of target (10) File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 222
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:counter_loop[0].obs0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 261
Warning (10034): Output port "tank_bounce_on" at obstacle.sv(12) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 12
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:counter_loop[1].obs0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 261
Warning (10034): Output port "tank_bounce_on" at obstacle.sv(12) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 12
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:counter_loop[2].obs0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 261
Warning (10034): Output port "tank_bounce_on" at obstacle.sv(12) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 12
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:counter_loop[3].obs0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 261
Warning (10034): Output port "tank_bounce_on" at obstacle.sv(12) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 12
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:counter_loop[4].obs0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 261
Warning (10034): Output port "tank_bounce_on" at obstacle.sv(12) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 12
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:counter_loop[5].obs0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 261
Warning (10034): Output port "tank_bounce_on" at obstacle.sv(12) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 12
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:counter_loop[6].obs0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 261
Warning (10034): Output port "tank_bounce_on" at obstacle.sv(12) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 12
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:counter_loop[7].obs0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 261
Warning (10034): Output port "tank_bounce_on" at obstacle.sv(12) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 12
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:counter_loop[8].obs0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 261
Warning (10034): Output port "tank_bounce_on" at obstacle.sv(12) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 12
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:counter_loop[9].obs0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 261
Warning (10034): Output port "tank_bounce_on" at obstacle.sv(12) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 12
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:counter_loop[10].obs0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 261
Warning (10034): Output port "tank_bounce_on" at obstacle.sv(12) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 12
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:counter_loop[11].obs0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 261
Warning (10034): Output port "tank_bounce_on" at obstacle.sv(12) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 12
Info (12128): Elaborating entity "obstacle" for hierarchy "obstacle:counter_loop[12].obs0" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 261
Warning (10034): Output port "tank_bounce_on" at obstacle.sv(12) has no driver File: C:/Users/warri/Desktop/ece_385/lab6/obstacle.sv Line: 12
Info (12128): Elaborating entity "game_sm" for hierarchy "game_sm:gsm" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 266
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.05.12.22:42:34 Progress: Loading sldd99160a3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd99160a3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/warri/Desktop/ece_385/lab6/db/ip/sldd99160a3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/warri/Desktop/ece_385/lab6/db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/warri/Desktop/ece_385/lab6/db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/warri/Desktop/ece_385/lab6/db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/warri/Desktop/ece_385/lab6/db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/warri/Desktop/ece_385/lab6/db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/warri/Desktop/ece_385/lab6/db/ip/sldd99160a3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[7]" and its non-tri-state driver. File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 57
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "ARDUINO_IO[6]" is fed by VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
Info (13000): Registers with preset signals will power-up high File: C:/Users/warri/Desktop/ece_385/lab6/lab62_soc/synthesis/submodules/lab62_soc_SDRAM.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "bullet:b1|bullet_X_Pos[9]" is converted into an equivalent circuit using register "bullet:b1|bullet_X_Pos[9]~_emulated" and latch "bullet:b1|bullet_X_Pos[9]~1" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_X_Pos[8]" is converted into an equivalent circuit using register "bullet:b1|bullet_X_Pos[8]~_emulated" and latch "bullet:b1|bullet_X_Pos[8]~5" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_X_Pos[7]" is converted into an equivalent circuit using register "bullet:b1|bullet_X_Pos[7]~_emulated" and latch "bullet:b1|bullet_X_Pos[7]~9" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_X_Pos[6]" is converted into an equivalent circuit using register "bullet:b1|bullet_X_Pos[6]~_emulated" and latch "bullet:b1|bullet_X_Pos[6]~13" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_X_Pos[5]" is converted into an equivalent circuit using register "bullet:b1|bullet_X_Pos[5]~_emulated" and latch "bullet:b1|bullet_X_Pos[5]~17" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_X_Pos[4]" is converted into an equivalent circuit using register "bullet:b1|bullet_X_Pos[4]~_emulated" and latch "bullet:b1|bullet_X_Pos[4]~21" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_X_Pos[3]" is converted into an equivalent circuit using register "bullet:b1|bullet_X_Pos[3]~_emulated" and latch "bullet:b1|bullet_X_Pos[3]~25" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_X_Pos[2]" is converted into an equivalent circuit using register "bullet:b1|bullet_X_Pos[2]~_emulated" and latch "bullet:b1|bullet_X_Pos[2]~29" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_X_Pos[1]" is converted into an equivalent circuit using register "bullet:b1|bullet_X_Pos[1]~_emulated" and latch "bullet:b1|bullet_X_Pos[1]~33" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_X_Pos[0]" is converted into an equivalent circuit using register "bullet:b1|bullet_X_Pos[0]~_emulated" and latch "bullet:b1|bullet_X_Pos[0]~37" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_Y_Pos[9]" is converted into an equivalent circuit using register "bullet:b1|bullet_Y_Pos[9]~_emulated" and latch "bullet:b1|bullet_Y_Pos[9]~1" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_Y_Pos[8]" is converted into an equivalent circuit using register "bullet:b1|bullet_Y_Pos[8]~_emulated" and latch "bullet:b1|bullet_Y_Pos[8]~5" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_Y_Pos[7]" is converted into an equivalent circuit using register "bullet:b1|bullet_Y_Pos[7]~_emulated" and latch "bullet:b1|bullet_Y_Pos[7]~9" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_Y_Pos[6]" is converted into an equivalent circuit using register "bullet:b1|bullet_Y_Pos[6]~_emulated" and latch "bullet:b1|bullet_Y_Pos[6]~13" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_Y_Pos[5]" is converted into an equivalent circuit using register "bullet:b1|bullet_Y_Pos[5]~_emulated" and latch "bullet:b1|bullet_Y_Pos[5]~17" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_Y_Pos[4]" is converted into an equivalent circuit using register "bullet:b1|bullet_Y_Pos[4]~_emulated" and latch "bullet:b1|bullet_Y_Pos[4]~21" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_Y_Pos[3]" is converted into an equivalent circuit using register "bullet:b1|bullet_Y_Pos[3]~_emulated" and latch "bullet:b1|bullet_Y_Pos[3]~25" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_Y_Pos[2]" is converted into an equivalent circuit using register "bullet:b1|bullet_Y_Pos[2]~_emulated" and latch "bullet:b1|bullet_Y_Pos[2]~29" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_Y_Pos[1]" is converted into an equivalent circuit using register "bullet:b1|bullet_Y_Pos[1]~_emulated" and latch "bullet:b1|bullet_Y_Pos[1]~33" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet:b1|bullet_Y_Pos[0]" is converted into an equivalent circuit using register "bullet:b1|bullet_Y_Pos[0]~_emulated" and latch "bullet:b1|bullet_Y_Pos[0]~37" File: C:/Users/warri/Desktop/ece_385/lab6/bullet.sv Line: 64
    Warning (13310): Register "bullet2:b3|bullet2_X_Pos[9]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_X_Pos[9]~_emulated" and latch "bullet2:b3|bullet2_X_Pos[9]~1" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_X_Pos[8]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_X_Pos[8]~_emulated" and latch "bullet2:b3|bullet2_X_Pos[8]~5" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_X_Pos[7]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_X_Pos[7]~_emulated" and latch "bullet2:b3|bullet2_X_Pos[7]~9" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_X_Pos[6]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_X_Pos[6]~_emulated" and latch "bullet2:b3|bullet2_X_Pos[6]~13" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_X_Pos[5]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_X_Pos[5]~_emulated" and latch "bullet2:b3|bullet2_X_Pos[5]~17" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_X_Pos[4]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_X_Pos[4]~_emulated" and latch "bullet2:b3|bullet2_X_Pos[4]~21" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_X_Pos[3]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_X_Pos[3]~_emulated" and latch "bullet2:b3|bullet2_X_Pos[3]~25" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_X_Pos[2]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_X_Pos[2]~_emulated" and latch "bullet2:b3|bullet2_X_Pos[2]~29" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_X_Pos[1]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_X_Pos[1]~_emulated" and latch "bullet2:b3|bullet2_X_Pos[1]~33" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_X_Pos[0]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_X_Pos[0]~_emulated" and latch "bullet2:b3|bullet2_X_Pos[0]~37" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_Y_Pos[9]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_Y_Pos[9]~_emulated" and latch "bullet2:b3|bullet2_Y_Pos[9]~1" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_Y_Pos[8]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_Y_Pos[8]~_emulated" and latch "bullet2:b3|bullet2_Y_Pos[8]~5" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_Y_Pos[7]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_Y_Pos[7]~_emulated" and latch "bullet2:b3|bullet2_Y_Pos[7]~9" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_Y_Pos[6]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_Y_Pos[6]~_emulated" and latch "bullet2:b3|bullet2_Y_Pos[6]~13" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_Y_Pos[5]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_Y_Pos[5]~_emulated" and latch "bullet2:b3|bullet2_Y_Pos[5]~17" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_Y_Pos[4]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_Y_Pos[4]~_emulated" and latch "bullet2:b3|bullet2_Y_Pos[4]~21" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_Y_Pos[3]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_Y_Pos[3]~_emulated" and latch "bullet2:b3|bullet2_Y_Pos[3]~25" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_Y_Pos[2]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_Y_Pos[2]~_emulated" and latch "bullet2:b3|bullet2_Y_Pos[2]~29" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_Y_Pos[1]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_Y_Pos[1]~_emulated" and latch "bullet2:b3|bullet2_Y_Pos[1]~33" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
    Warning (13310): Register "bullet2:b3|bullet2_Y_Pos[0]" is converted into an equivalent circuit using register "bullet2:b3|bullet2_Y_Pos[0]~_emulated" and latch "bullet2:b3|bullet2_Y_Pos[0]~37" File: C:/Users/warri/Desktop/ece_385/lab6/bullet2.sv Line: 53
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[6]~synth" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13010): Node "ARDUINO_IO[7]~synth" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 54
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 57
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 24
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 26
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 26
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 26
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 26
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 26
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 27
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 29
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 29
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 33
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 37
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 38
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 318 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 207 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CLK_10 -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[10] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[11] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[12] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[13] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[14] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[15] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to ARDUINO_RESET_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[10] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[11] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[12] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[13] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[14] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[15] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[16] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[17] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[18] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[19] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[20] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[21] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[22] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[23] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[24] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[25] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[26] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[27] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[28] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[29] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[30] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[31] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[32] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[33] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[34] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[35] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_CS_N -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_INT[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_INT[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SCLK -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SDI -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SDO -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to KEY[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to KEY[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MAX10_CLK1_50 -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MAX10_CLK2_50 -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE10_LITE_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/warri/Desktop/ece_385/lab6/output_files/385_lab6.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/warri/Desktop/ece_385/lab6/lab62.sv Line: 18
Info (21057): Implemented 13651 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 98 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 13358 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 412 warnings
    Info: Peak virtual memory: 5039 megabytes
    Info: Processing ended: Wed May 12 22:44:24 2021
    Info: Elapsed time: 00:02:17
    Info: Total CPU time (on all processors): 00:02:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/warri/Desktop/ece_385/lab6/output_files/385_lab6.map.smsg.


