#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 31 11:48:48 2019
# Process ID: 1904
# Current directory: C:/GitHub/PCC-HomeWork/5. R_Instructions
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9880 C:\GitHub\PCC-HomeWork\5. R_Instructions\R_Instructions.xpr
# Log file: C:/GitHub/PCC-HomeWork/5. R_Instructions/vivado.log
# Journal file: C:/GitHub/PCC-HomeWork/5. R_Instructions\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sim_1/new/boardTest.v} w ]
add_files -fileset sim_1 {{C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sim_1/new/boardTest.v}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top boardTest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source boardTest.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source boardTest.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sim_1/new/registerTest.v} w ]
add_files -fileset sim_1 {{C:/GitHub/PCC-HomeWork/5. R_Instructions/R_Instructions.srcs/sim_1/new/registerTest.v}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source boardTest.tcl
close_sim
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
