<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3389" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3389{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3389{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3389{left:491px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3389{left:70px;bottom:366px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t5_3389{left:70px;bottom:349px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3389{left:70px;bottom:332px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t7_3389{left:70px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3389{left:70px;bottom:298px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t9_3389{left:70px;bottom:282px;letter-spacing:-0.14px;word-spacing:-1.44px;}
#ta_3389{left:70px;bottom:265px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_3389{left:70px;bottom:248px;letter-spacing:-0.13px;word-spacing:-0.82px;}
#tc_3389{left:70px;bottom:224px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#td_3389{left:70px;bottom:207px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_3389{left:441px;bottom:167px;letter-spacing:-0.13px;}
#tf_3389{left:124px;bottom:146px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tg_3389{left:348px;bottom:152px;}
#th_3389{left:359px;bottom:146px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_3389{left:124px;bottom:129px;letter-spacing:-0.24px;word-spacing:-0.34px;}
#tj_3389{left:346px;bottom:410px;letter-spacing:0.11px;word-spacing:0.03px;}
#tk_3389{left:438px;bottom:410px;letter-spacing:0.12px;word-spacing:0.02px;}
#tl_3389{left:296px;bottom:1030px;letter-spacing:0.22px;word-spacing:0.17px;}
#tm_3389{left:322px;bottom:999px;letter-spacing:0.34px;}
#tn_3389{left:302px;bottom:982px;letter-spacing:0.22px;word-spacing:0.16px;}
#to_3389{left:315px;bottom:969px;letter-spacing:0.22px;}
#tp_3389{left:307px;bottom:954px;letter-spacing:0.19px;word-spacing:0.27px;}
#tq_3389{left:315px;bottom:941px;letter-spacing:0.22px;}
#tr_3389{left:288px;bottom:926px;letter-spacing:0.23px;word-spacing:0.16px;}
#ts_3389{left:315px;bottom:914px;letter-spacing:0.22px;}
#tt_3389{left:291px;bottom:889px;letter-spacing:0.22px;word-spacing:0.17px;}
#tu_3389{left:296px;bottom:768px;letter-spacing:0.22px;word-spacing:0.18px;}
#tv_3389{left:370px;bottom:774px;}
#tw_3389{left:323px;bottom:740px;letter-spacing:0.21px;}
#tx_3389{left:307px;bottom:706px;letter-spacing:0.25px;word-spacing:-0.7px;}
#ty_3389{left:315px;bottom:693px;letter-spacing:0.22px;}
#tz_3389{left:180px;bottom:835px;letter-spacing:-0.29px;}
#t10_3389{left:180px;bottom:812px;letter-spacing:-0.22px;word-spacing:-0.78px;}
#t11_3389{left:180px;bottom:802px;letter-spacing:-0.23px;}
#t12_3389{left:180px;bottom:792px;letter-spacing:-0.22px;}
#t13_3389{left:180px;bottom:779px;letter-spacing:-0.3px;}
#t14_3389{left:180px;bottom:769px;letter-spacing:-0.37px;}
#t15_3389{left:180px;bottom:759px;letter-spacing:-0.23px;}
#t16_3389{left:180px;bottom:749px;letter-spacing:-0.22px;}
#t17_3389{left:553px;bottom:1034px;letter-spacing:0.23px;word-spacing:0.16px;}
#t18_3389{left:533px;bottom:998px;letter-spacing:0.19px;word-spacing:0.23px;}
#t19_3389{left:470px;bottom:954px;letter-spacing:0.23px;word-spacing:0.25px;}
#t1a_3389{left:492px;bottom:941px;letter-spacing:0.22px;}
#t1b_3389{left:573px;bottom:896px;letter-spacing:0.21px;}
#t1c_3389{left:669px;bottom:906px;letter-spacing:0.15px;}
#t1d_3389{left:667px;bottom:884px;letter-spacing:0.25px;}
#t1e_3389{left:723px;bottom:903px;letter-spacing:0.09px;}
#t1f_3389{left:723px;bottom:891px;letter-spacing:0.54px;}
#t1g_3389{left:723px;bottom:878px;letter-spacing:0.14px;}
#t1h_3389{left:722px;bottom:960px;letter-spacing:0.26px;}
#t1i_3389{left:722px;bottom:948px;letter-spacing:0.54px;}
#t1j_3389{left:722px;bottom:935px;letter-spacing:0.14px;}
#t1k_3389{left:665px;bottom:957px;letter-spacing:0.15px;}
#t1l_3389{left:322px;bottom:864px;letter-spacing:0.34px;}
#t1m_3389{left:322px;bottom:841px;letter-spacing:0.24px;}
#t1n_3389{left:304px;bottom:829px;letter-spacing:0.18px;word-spacing:0.2px;}
#t1o_3389{left:305px;bottom:814px;letter-spacing:0.27px;}
#t1p_3389{left:284px;bottom:801px;letter-spacing:0.21px;word-spacing:0.18px;}
#t1q_3389{left:379px;bottom:808px;}
#t1r_3389{left:383px;bottom:801px;}
#t1s_3389{left:285px;bottom:789px;letter-spacing:0.19px;word-spacing:0.19px;}
#t1t_3389{left:536px;bottom:854px;letter-spacing:0.19px;word-spacing:0.23px;}
#t1u_3389{left:519px;bottom:833px;letter-spacing:0.22px;word-spacing:-0.05px;}
#t1v_3389{left:526px;bottom:812px;letter-spacing:0.27px;word-spacing:-0.15px;}
#t1w_3389{left:504px;bottom:754px;letter-spacing:0.21px;word-spacing:0.17px;}
#t1x_3389{left:499px;bottom:742px;letter-spacing:0.2px;}
#t1y_3389{left:538px;bottom:748px;}
#t1z_3389{left:638px;bottom:754px;letter-spacing:0.22px;}
#t20_3389{left:635px;bottom:742px;letter-spacing:0.35px;}
#t21_3389{left:596px;bottom:696px;letter-spacing:0.24px;}
#t22_3389{left:611px;bottom:684px;letter-spacing:0.19px;}
#t23_3389{left:584px;bottom:785px;letter-spacing:-0.29px;}
#t24_3389{left:584px;bottom:774px;letter-spacing:-0.31px;word-spacing:0.12px;}
#t25_3389{left:662px;bottom:785px;letter-spacing:-0.31px;}
#t26_3389{left:662px;bottom:775px;letter-spacing:-0.25px;}
#t27_3389{left:605px;bottom:636px;letter-spacing:0.24px;}
#t28_3389{left:584px;bottom:623px;letter-spacing:0.22px;word-spacing:0.16px;}
#t29_3389{left:626px;bottom:665px;letter-spacing:-0.28px;word-spacing:0.09px;}
#t2a_3389{left:626px;bottom:655px;letter-spacing:-0.36px;word-spacing:0.18px;}
#t2b_3389{left:496px;bottom:693px;letter-spacing:0.24px;}
#t2c_3389{left:496px;bottom:681px;letter-spacing:0.23px;}
#t2d_3389{left:724px;bottom:646px;letter-spacing:0.09px;}
#t2e_3389{left:724px;bottom:633px;letter-spacing:0.54px;}
#t2f_3389{left:724px;bottom:621px;letter-spacing:0.14px;}
#t2g_3389{left:693px;bottom:622px;letter-spacing:-0.18px;}
#t2h_3389{left:693px;bottom:612px;letter-spacing:-0.24px;}
#t2i_3389{left:693px;bottom:602px;letter-spacing:-0.4px;}
#t2j_3389{left:508px;bottom:586px;letter-spacing:0.26px;word-spacing:-0.6px;}
#t2k_3389{left:519px;bottom:573px;letter-spacing:0.3px;word-spacing:-0.74px;}
#t2l_3389{left:600px;bottom:543px;letter-spacing:0.22px;word-spacing:0.22px;}
#t2m_3389{left:706px;bottom:549px;}
#t2n_3389{left:316px;bottom:651px;letter-spacing:0.29px;word-spacing:0.11px;}
#t2o_3389{left:315px;bottom:638px;letter-spacing:0.22px;}
#t2p_3389{left:291px;bottom:623px;letter-spacing:0.19px;word-spacing:0.28px;}
#t2q_3389{left:315px;bottom:611px;letter-spacing:0.22px;}
#t2r_3389{left:291px;bottom:596px;letter-spacing:0.27px;word-spacing:-0.62px;}
#t2s_3389{left:315px;bottom:583px;letter-spacing:0.22px;}
#t2t_3389{left:277px;bottom:562px;letter-spacing:0.25px;word-spacing:-0.19px;}
#t2u_3389{left:193px;bottom:517px;letter-spacing:0.18px;word-spacing:0.26px;}
#t2v_3389{left:193px;bottom:496px;letter-spacing:0.24px;word-spacing:-0.06px;}
#t2w_3389{left:193px;bottom:475px;letter-spacing:0.25px;word-spacing:-0.1px;}
#t2x_3389{left:193px;bottom:454px;letter-spacing:0.24px;word-spacing:-0.08px;}

.s1_3389{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3389{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3389{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3389{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3389{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3389{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3389{font-size:10px;font-family:Arial_b5v;color:#000;}
.s8_3389{font-size:7px;font-family:Arial_b5v;color:#000;}
.s9_3389{font-size:9px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3389" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3389Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3389" style="-webkit-user-select: none;"><object width="935" height="1210" data="3389/3389.svg" type="image/svg+xml" id="pdf3389" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3389" class="t s1_3389">Vol. 3A </span><span id="t2_3389" class="t s1_3389">11-5 </span>
<span id="t3_3389" class="t s2_3389">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3389" class="t s3_3389">Table 11-1 shows how the APIC registers are mapped into the 4-KByte APIC register space. Registers are 32 bits, </span>
<span id="t5_3389" class="t s3_3389">64 bits, or 256 bits in width; all are aligned on 128-bit boundaries. All 32-bit registers should be accessed using </span>
<span id="t6_3389" class="t s3_3389">128-bit aligned 32-bit loads or stores. Some processors may support loads and stores of less than 32 bits to some </span>
<span id="t7_3389" class="t s3_3389">of the APIC registers. This is model specific behavior and is not guaranteed to work on all processors. Any </span>
<span id="t8_3389" class="t s3_3389">FP/MMX/SSE access to an APIC register, or any access that touches bytes 4 through 15 of an APIC register may </span>
<span id="t9_3389" class="t s3_3389">cause undefined behavior and must not be executed. This undefined behavior could include hangs, incorrect results </span>
<span id="ta_3389" class="t s3_3389">or unexpected exceptions, including machine checks, and may vary between implementations. Wider registers </span>
<span id="tb_3389" class="t s3_3389">(64-bit or 256-bit) must be accessed using multiple 32-bit loads or stores, with all accesses being 128-bit aligned. </span>
<span id="tc_3389" class="t s3_3389">The local APIC registers listed in Table 11-1 are not MSRs. The only MSR associated with the programming of the </span>
<span id="td_3389" class="t s3_3389">local APIC is the IA32_APIC_BASE MSR (see Section 11.4.3, “Enabling or Disabling the Local APIC”). </span>
<span id="te_3389" class="t s4_3389">NOTE </span>
<span id="tf_3389" class="t s3_3389">In processors based on Nehalem </span>
<span id="tg_3389" class="t s5_3389">1 </span>
<span id="th_3389" class="t s3_3389">microarchitecture, the Local APIC ID Register is no longer </span>
<span id="ti_3389" class="t s3_3389">Read/Write; it is Read Only. </span>
<span id="tj_3389" class="t s6_3389">Figure 11-4. </span><span id="tk_3389" class="t s6_3389">Local APIC Structure </span>
<span id="tl_3389" class="t s7_3389">Version Register </span>
<span id="tm_3389" class="t s7_3389">Timer </span>
<span id="tn_3389" class="t s7_3389">Current Count </span>
<span id="to_3389" class="t s7_3389">Register </span>
<span id="tp_3389" class="t s7_3389">Initial Count </span>
<span id="tq_3389" class="t s7_3389">Register </span>
<span id="tr_3389" class="t s7_3389">Divide Configuration </span>
<span id="ts_3389" class="t s7_3389">Register </span>
<span id="tt_3389" class="t s7_3389">Local Vector Table </span>
<span id="tu_3389" class="t s7_3389">Thermal Sensor </span>
<span id="tv_3389" class="t s8_3389">2 </span>
<span id="tw_3389" class="t s7_3389">Error </span>
<span id="tx_3389" class="t s7_3389">Error Status </span>
<span id="ty_3389" class="t s7_3389">Register </span>
<span id="tz_3389" class="t s9_3389">LINT0/1 </span>
<span id="t10_3389" class="t s9_3389">Perf. Mon. </span>
<span id="t11_3389" class="t s9_3389">(Internal </span>
<span id="t12_3389" class="t s9_3389">Interrupt) </span>
<span id="t13_3389" class="t s9_3389">Thermal </span>
<span id="t14_3389" class="t s9_3389">Sensor </span>
<span id="t15_3389" class="t s9_3389">(Internal </span>
<span id="t16_3389" class="t s9_3389">Interrupt) </span>
<span id="t17_3389" class="t s7_3389">EOI Register </span>
<span id="t18_3389" class="t s7_3389">Task Priority Register </span>
<span id="t19_3389" class="t s7_3389">Processor Priority </span>
<span id="t1a_3389" class="t s7_3389">Register </span>
<span id="t1b_3389" class="t s7_3389">Prioritizer </span>
<span id="t1c_3389" class="t s7_3389">INTR </span>
<span id="t1d_3389" class="t s7_3389">EXTINT </span>
<span id="t1e_3389" class="t s7_3389">To </span>
<span id="t1f_3389" class="t s7_3389">CPU </span>
<span id="t1g_3389" class="t s7_3389">Core </span>
<span id="t1h_3389" class="t s7_3389">From </span>
<span id="t1i_3389" class="t s7_3389">CPU </span>
<span id="t1j_3389" class="t s7_3389">Core </span>
<span id="t1k_3389" class="t s7_3389">INTA </span>
<span id="t1l_3389" class="t s7_3389">Timer </span>
<span id="t1m_3389" class="t s7_3389">Local </span>
<span id="t1n_3389" class="t s7_3389">Interrupts 0,1 </span>
<span id="t1o_3389" class="t s7_3389">Performance </span>
<span id="t1p_3389" class="t s7_3389">Monitoring Counters </span>
<span id="t1q_3389" class="t s8_3389">1 </span>
<span id="t1r_3389" class="t s7_3389">/ </span>
<span id="t1s_3389" class="t s7_3389">Intel Processor Trace </span>
<span id="t1t_3389" class="t s7_3389">In-Service Register (ISR) </span>
<span id="t1u_3389" class="t s7_3389">Interrupt Request Register (IRR) </span>
<span id="t1v_3389" class="t s7_3389">Trigger Mode Register (TMR) </span>
<span id="t1w_3389" class="t s7_3389">Arb. ID </span>
<span id="t1x_3389" class="t s7_3389">Register </span>
<span id="t1y_3389" class="t s8_3389">4 </span>
<span id="t1z_3389" class="t s7_3389">Vecter </span>
<span id="t20_3389" class="t s7_3389">Decode </span>
<span id="t21_3389" class="t s7_3389">Acceptance </span>
<span id="t22_3389" class="t s7_3389">Logic </span>
<span id="t23_3389" class="t s9_3389">Vec[3:0] </span>
<span id="t24_3389" class="t s9_3389">&amp; TMR Bit </span>
<span id="t25_3389" class="t s9_3389">Register </span>
<span id="t26_3389" class="t s9_3389">Select </span>
<span id="t27_3389" class="t s7_3389">Protocol </span>
<span id="t28_3389" class="t s7_3389">Translation Logic </span>
<span id="t29_3389" class="t s9_3389">Dest. Mode </span>
<span id="t2a_3389" class="t s9_3389">&amp; Vector </span>
<span id="t2b_3389" class="t s7_3389">Local </span>
<span id="t2c_3389" class="t s7_3389">Interrupts </span>
<span id="t2d_3389" class="t s7_3389">To </span>
<span id="t2e_3389" class="t s7_3389">CPU </span>
<span id="t2f_3389" class="t s7_3389">Core </span><span id="t2g_3389" class="t s9_3389">INIT </span>
<span id="t2h_3389" class="t s9_3389">NMI </span>
<span id="t2i_3389" class="t s9_3389">SMI </span>
<span id="t2j_3389" class="t s7_3389">Interrupt Command </span>
<span id="t2k_3389" class="t s7_3389">Register (ICR) </span>
<span id="t2l_3389" class="t s7_3389">Processor System Bus </span>
<span id="t2m_3389" class="t s8_3389">3 </span>
<span id="t2n_3389" class="t s7_3389">APIC ID </span>
<span id="t2o_3389" class="t s7_3389">Register </span>
<span id="t2p_3389" class="t s7_3389">Logical Destination </span>
<span id="t2q_3389" class="t s7_3389">Register </span>
<span id="t2r_3389" class="t s7_3389">Destination Format </span>
<span id="t2s_3389" class="t s7_3389">Register </span>
<span id="t2t_3389" class="t s7_3389">Spurious Vector Register </span>
<span id="t2u_3389" class="t s7_3389">1. Introduced in P6 family processors. </span>
<span id="t2v_3389" class="t s7_3389">2. Introduced in the Pentium 4 and Intel Xeon processors. </span>
<span id="t2w_3389" class="t s7_3389">3. Three-wire APIC bus in P6 family and Pentium processors. </span>
<span id="t2x_3389" class="t s7_3389">4. Not implemented in Pentium 4 and Intel Xeon processors. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
