<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6300/ip/hpm_sdxc_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6300_2ip_2hpm__sdxc__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_sdxc_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6300_2ip_2hpm__sdxc__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_SDXC_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_SDXC_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structSDXC__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#af285108fed0cd312e9582424cfa2c054">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#af285108fed0cd312e9582424cfa2c054">SDMASA</a>;                      <span class="comment">/* 0x0:  */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a055c48054b5836f37674fa392a40255f">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a055c48054b5836f37674fa392a40255f">BLK_ATTR</a>;                    <span class="comment">/* 0x4:  */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#aa3d6d8ce9ab7f335043aafd9b3281f06">   15</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#aa3d6d8ce9ab7f335043aafd9b3281f06">CMD_ARG</a>;                     <span class="comment">/* 0x8:  */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#aee37a07fda211826fcd4e5d39fee8e6a">   16</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#aee37a07fda211826fcd4e5d39fee8e6a">CMD_XFER</a>;                    <span class="comment">/* 0xC:  */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#abc452a9389d9d0ca77c6d77d536a844e">   17</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#abc452a9389d9d0ca77c6d77d536a844e">RESP</a>[4];                     <span class="comment">/* 0x10 - 0x1C:  */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a9ce49b2929074565738a7ada64312651">   18</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a9ce49b2929074565738a7ada64312651">BUF_DATA</a>;                    <span class="comment">/* 0x20:  */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a1354e44f426891258cb86fde8b9a8483">   19</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a1354e44f426891258cb86fde8b9a8483">PSTATE</a>;                      <span class="comment">/* 0x24:  */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#ac739c20306645a11667b65638852ec4d">   20</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#ac739c20306645a11667b65638852ec4d">PROT_CTRL</a>;                   <span class="comment">/* 0x28:  */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#af713f34d73cd19145bfcd4725d1c2cd3">   21</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#af713f34d73cd19145bfcd4725d1c2cd3">SYS_CTRL</a>;                    <span class="comment">/* 0x2C:  */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#af85be18ba23896d18186fe9ed6504b5f">   22</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#af85be18ba23896d18186fe9ed6504b5f">INT_STAT</a>;                    <span class="comment">/* 0x30:  */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#ad221a570baa6e24d1330c9364d14b53d">   23</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#ad221a570baa6e24d1330c9364d14b53d">INT_STAT_EN</a>;                 <span class="comment">/* 0x34:  */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a9e4767a34c1719894a49c7e90c1d1be3">   24</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a9e4767a34c1719894a49c7e90c1d1be3">INT_SIGNAL_EN</a>;               <span class="comment">/* 0x38:  */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a402e74f7ed0e1d5b23216e4142d0a133">   25</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a402e74f7ed0e1d5b23216e4142d0a133">AC_HOST_CTRL</a>;                <span class="comment">/* 0x3C:  */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a017839d5dba48c9b2560220a8a4d3f6b">   26</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a017839d5dba48c9b2560220a8a4d3f6b">CAPABILITIES1</a>;               <span class="comment">/* 0x40:  */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a2acdc8a026fc97165a77e33de333b7ef">   27</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a2acdc8a026fc97165a77e33de333b7ef">CAPABILITIES2</a>;               <span class="comment">/* 0x44:  */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#ac1a0c5b6039f8376105650e203a71fcc">   28</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#ac1a0c5b6039f8376105650e203a71fcc">CURR_CAPABILITIES1</a>;          <span class="comment">/* 0x48:  */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a9cf4cbb158ec5bbf6c830ee81f6194e6">   29</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a9cf4cbb158ec5bbf6c830ee81f6194e6">CURR_CAPABILITIES2</a>;          <span class="comment">/* 0x4C:  */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a4668367b90f5c6fd35738544893f5b53">   30</a></span>    __W  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a4668367b90f5c6fd35738544893f5b53">FORCE_EVENT</a>;                 <span class="comment">/* 0x50:  */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a159fb0523cdf65f3f3454a831c75feec">   31</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a159fb0523cdf65f3f3454a831c75feec">ADMA_ERR_STAT</a>;               <span class="comment">/* 0x54:  */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a18468a4ee17c5d69baff811dc9830fe8">   32</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a18468a4ee17c5d69baff811dc9830fe8">ADMA_SYS_ADDR</a>;               <span class="comment">/* 0x58:  */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a177ba3eef5cd115892c484ce15595d15">   33</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSDXC__Type.html#a177ba3eef5cd115892c484ce15595d15">RESERVED0</a>[4];                <span class="comment">/* 0x5C - 0x5F: Reserved */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a37bce12571bc9c7841d43c25d0971f74">   34</a></span>    __R  uint16_t <a class="code hl_variable" href="structSDXC__Type.html#a37bce12571bc9c7841d43c25d0971f74">PRESET</a>[11];                  <span class="comment">/* 0x60 - 0x74:  */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#ad710f6d26cc873dc1318fa4cc713b7fa">   35</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSDXC__Type.html#ad710f6d26cc873dc1318fa4cc713b7fa">RESERVED1</a>[2];                <span class="comment">/* 0x76 - 0x77: Reserved */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a86f9e98d942a66d4a2c847380bbf0947">   36</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a86f9e98d942a66d4a2c847380bbf0947">ADMA_ID_ADDR</a>;                <span class="comment">/* 0x78:  */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#aba3c1e3cdfd7e62b7f6766a0f4c63b26">   37</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSDXC__Type.html#aba3c1e3cdfd7e62b7f6766a0f4c63b26">RESERVED2</a>[106];              <span class="comment">/* 0x7C - 0xE5: Reserved */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#ac94443a6aec05f6fa4e3ff694eaff81a">   38</a></span>    __R  uint16_t <a class="code hl_variable" href="structSDXC__Type.html#ac94443a6aec05f6fa4e3ff694eaff81a">P_EMBEDDED_CNTRL</a>;            <span class="comment">/* 0xE6:  */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a34c50b49e61221ce34f9cc9dc4968acf">   39</a></span>    __R  uint16_t <a class="code hl_variable" href="structSDXC__Type.html#a34c50b49e61221ce34f9cc9dc4968acf">P_VENDOR_SPECIFIC_AREA</a>;      <span class="comment">/* 0xE8:  */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a1279c5c8b4761374154f08ecfaf52781">   40</a></span>    __R  uint16_t <a class="code hl_variable" href="structSDXC__Type.html#a1279c5c8b4761374154f08ecfaf52781">P_VENDOR2_SPECIFIC_AREA</a>;     <span class="comment">/* 0xEA:  */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a72d12561e677168e877928a64d6c2456">   41</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSDXC__Type.html#a72d12561e677168e877928a64d6c2456">RESERVED3</a>[16];               <span class="comment">/* 0xEC - 0xFB: Reserved */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a97bde70a92ff85cd36650724619bfe24">   42</a></span>    __R  uint16_t <a class="code hl_variable" href="structSDXC__Type.html#a97bde70a92ff85cd36650724619bfe24">SLOT_INTR_STATUS</a>;            <span class="comment">/* 0xFC:  */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a395d36d5b932156c3648833798cea2ee">   43</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSDXC__Type.html#a395d36d5b932156c3648833798cea2ee">RESERVED4</a>[130];              <span class="comment">/* 0xFE - 0x17F: Reserved */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a2dc4d6b30d2be489878e6de0d1ca8516">   44</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a2dc4d6b30d2be489878e6de0d1ca8516">CQVER</a>;                       <span class="comment">/* 0x180:  */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a1df4654c09ce122516074583ffc44ef7">   45</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a1df4654c09ce122516074583ffc44ef7">CQCAP</a>;                       <span class="comment">/* 0x184:  */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a0b8944d65c4a9f5e15b97bb67651bcdc">   46</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a0b8944d65c4a9f5e15b97bb67651bcdc">CQCFG</a>;                       <span class="comment">/* 0x188:  */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a442a4d4987462e52897d18f7153b2ce6">   47</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a442a4d4987462e52897d18f7153b2ce6">CQCTL</a>;                       <span class="comment">/* 0x18C:  */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a68f62051d897fafa0c0d5ae1604cc16b">   48</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a68f62051d897fafa0c0d5ae1604cc16b">CQIS</a>;                        <span class="comment">/* 0x190:  */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#ac7db0ed60347a05a154849c6128ce30a">   49</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#ac7db0ed60347a05a154849c6128ce30a">CQISE</a>;                       <span class="comment">/* 0x194:  */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a6c13ebdb7179aca6f67a353b67a7db70">   50</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a6c13ebdb7179aca6f67a353b67a7db70">CQISGE</a>;                      <span class="comment">/* 0x198:  */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#aa4ea700ec5fd716e320d730f335c8e88">   51</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#aa4ea700ec5fd716e320d730f335c8e88">CQIC</a>;                        <span class="comment">/* 0x19C:  */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#ab3274f22e6156206a971c135e5582b85">   52</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#ab3274f22e6156206a971c135e5582b85">CQTDLBA</a>;                     <span class="comment">/* 0x1A0:  */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a0770c13e09fbf63521a52acf35d4fc07">   53</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSDXC__Type.html#a0770c13e09fbf63521a52acf35d4fc07">RESERVED5</a>[4];                <span class="comment">/* 0x1A4 - 0x1A7: Reserved */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a8d0a831934d1f15635e217f46d215ddd">   54</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a8d0a831934d1f15635e217f46d215ddd">CQTDBR</a>;                      <span class="comment">/* 0x1A8:  */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a483ca03c65e9c918f3cbcaa95854e19c">   55</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a483ca03c65e9c918f3cbcaa95854e19c">CQTCN</a>;                       <span class="comment">/* 0x1AC:  */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#af173ba5a6fa0b3460b44350eab46237d">   56</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#af173ba5a6fa0b3460b44350eab46237d">CQDQS</a>;                       <span class="comment">/* 0x1B0:  */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#aaca5725af709d8209fc708ca5ddd0c46">   57</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#aaca5725af709d8209fc708ca5ddd0c46">CQDPT</a>;                       <span class="comment">/* 0x1B4:  */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a012fd30bb2c8a85e15621a059259e22a">   58</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a012fd30bb2c8a85e15621a059259e22a">CQTCLR</a>;                      <span class="comment">/* 0x1B8:  */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#ade9ab1171d91f4ae5608a53547c7b3af">   59</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSDXC__Type.html#ade9ab1171d91f4ae5608a53547c7b3af">RESERVED6</a>[4];                <span class="comment">/* 0x1BC - 0x1BF: Reserved */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a2d6a42e2f6a511df985009f9a88bb241">   60</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a2d6a42e2f6a511df985009f9a88bb241">CQSSC1</a>;                      <span class="comment">/* 0x1C0:  */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a0e6b8f5129fde89e537eca0517b51807">   61</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a0e6b8f5129fde89e537eca0517b51807">CQSSC2</a>;                      <span class="comment">/* 0x1C4:  */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a9b2652416d2f1979aada891c69406421">   62</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a9b2652416d2f1979aada891c69406421">CQCRDCT</a>;                     <span class="comment">/* 0x1C8:  */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a71358e6ee879bcb3fafc466fdb0a8eb6">   63</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSDXC__Type.html#a71358e6ee879bcb3fafc466fdb0a8eb6">RESERVED7</a>[4];                <span class="comment">/* 0x1CC - 0x1CF: Reserved */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#aee100e5a2bdf896e354215a461a50e99">   64</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#aee100e5a2bdf896e354215a461a50e99">CQRMEM</a>;                      <span class="comment">/* 0x1D0:  */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#ae93cbcf0787a334190b2ee977dd07351">   65</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#ae93cbcf0787a334190b2ee977dd07351">CQTERRI</a>;                     <span class="comment">/* 0x1D4:  */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a86eb1af488fa6f182e449416c46cbb5d">   66</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a86eb1af488fa6f182e449416c46cbb5d">CQCRI</a>;                       <span class="comment">/* 0x1D8:  */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#aee8da3a4de5642cb46455513fb8df103">   67</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#aee8da3a4de5642cb46455513fb8df103">CQCRA</a>;                       <span class="comment">/* 0x1DC:  */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a70b5646f1f47977f2e7a1a13c9bf8b46">   68</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSDXC__Type.html#a70b5646f1f47977f2e7a1a13c9bf8b46">RESERVED8</a>[800];              <span class="comment">/* 0x1E0 - 0x4FF: Reserved */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#abb42b6dac879f214686af7b1992e72b1">   69</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#abb42b6dac879f214686af7b1992e72b1">MSHC_VER_ID</a>;                 <span class="comment">/* 0x500:  */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#aaf86ca2c72b6aa6a2bc91a491873b03e">   70</a></span>    __R  uint32_t <a class="code hl_variable" href="structSDXC__Type.html#aaf86ca2c72b6aa6a2bc91a491873b03e">MSHC_VER_TYPE</a>;               <span class="comment">/* 0x504:  */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#acaf12388d244adc6e5fe41845576feab">   71</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSDXC__Type.html#acaf12388d244adc6e5fe41845576feab">RESERVED9</a>[36];               <span class="comment">/* 0x508 - 0x52B: Reserved */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#ac9d5b07e845b0eca9899996d4b76332c">   72</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#ac9d5b07e845b0eca9899996d4b76332c">EMMC_BOOT_CTRL</a>;              <span class="comment">/* 0x52C:  */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a4720c08de229e09f87abaa7b56843917">   73</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSDXC__Type.html#a4720c08de229e09f87abaa7b56843917">RESERVED10</a>[16];              <span class="comment">/* 0x530 - 0x53F: Reserved */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a03f6c1e29b190e6896e09171c331a0f7">   74</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a03f6c1e29b190e6896e09171c331a0f7">AUTO_TUNING_CTRL</a>;            <span class="comment">/* 0x540:  */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a30189fc72b4252c04b1ed048d205e56e">   75</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a30189fc72b4252c04b1ed048d205e56e">AUTO_TUNING_STAT</a>;            <span class="comment">/* 0x544:  */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#af92a8c1cbc4d1526b22f0cbf347b2c5d">   76</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSDXC__Type.html#af92a8c1cbc4d1526b22f0cbf347b2c5d">RESERVED11</a>[10936];           <span class="comment">/* 0x548 - 0x2FFF: Reserved */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#aab6bb9dccb8905f7a70ac0f2cadeac22">   77</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#aab6bb9dccb8905f7a70ac0f2cadeac22">MISC_CTRL0</a>;                  <span class="comment">/* 0x3000:  */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structSDXC__Type.html#a9d114446208f50a3b0a55506b885219a">   78</a></span>    __RW uint32_t <a class="code hl_variable" href="structSDXC__Type.html#a9d114446208f50a3b0a55506b885219a">MISC_CTRL1</a>;                  <span class="comment">/* 0x3004:  */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>} <a class="code hl_struct" href="structSDXC__Type.html">SDXC_Type</a>;</div>
</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* Bitfield definition for register: SDMASA */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/*</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * BLOCKCNT_SDMASA (RW)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> *</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * 32-bit Block Count (SDMA System Address)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * - SDMA System Address (Host Version 4 Enable = 0): This register contains the system memory address for an SDMA transfer in the 32-bit addressing mode.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * When the Host Controller stops an SDMA transfer, this register points to the system address of the next contiguous data position.</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> * It can be accessed only if no transaction is executing. Reading this register during data transfers may</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> * return an invalid value.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> * - 32-bit Block Count (Host Version 4 Enable = 1): From the Host Controller Version 4.10 specification, this register is redefined as 32-bit Block Count.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * The Host Controller decrements the block count of this register for every block transfer and the data transfer stops when the count reaches zero.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * This register must be accessed when no transaction is executing. Reading this register during data transfers may return invalid value.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * Following are the values for BLOCKCNT_SDMASA:</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * - 0xFFFF_FFFF: 4G - 1 Block</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * -</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * - 0x0000_0002: 2 Blocks</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * - 0x0000_0001: 1 Block</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * - 0x0000_0000: Stop Count</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * Note:</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * - For Host Version 4 Enable = 0, the Host driver does not program the system address in this register while operating in ADMA mode.</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * The system address must be programmed in the ADMA System Address register.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * - For Host Version 4 Enable = 0, the Host driver programs a non-zero 32-bit block count value in this register when Auto CMD23 is enabled for non-DMA and ADMA modes.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * Auto CMD23 cannot be used with SDMA.</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> * - This register must be programmed with a non-zero value for data transfer if the 32-bit Block count register is used instead of the 16-bit Block count register.</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7b03641bed93bb14144cc30a88be40e3">  107</a></span><span class="preprocessor">#define SDXC_SDMASA_BLOCKCNT_SDMASA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a57c39cc0a8b2c15d78eb4fa2e5e6995c">  108</a></span><span class="preprocessor">#define SDXC_SDMASA_BLOCKCNT_SDMASA_SHIFT (0U)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a633d5acd08b4b14ec88bc16ebcd598a5">  109</a></span><span class="preprocessor">#define SDXC_SDMASA_BLOCKCNT_SDMASA_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_SDMASA_BLOCKCNT_SDMASA_SHIFT) &amp; SDXC_SDMASA_BLOCKCNT_SDMASA_MASK)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4dead3e7ddfcd63e825bd3466f025097">  110</a></span><span class="preprocessor">#define SDXC_SDMASA_BLOCKCNT_SDMASA_GET(x) (((uint32_t)(x) &amp; SDXC_SDMASA_BLOCKCNT_SDMASA_MASK) &gt;&gt; SDXC_SDMASA_BLOCKCNT_SDMASA_SHIFT)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/* Bitfield definition for register: BLK_ATTR */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/*</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> * BLOCK_CNT (RW)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> *</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * 16-bit Block Count</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> * - If the Host Version 4 Enable bit is set 0 or the 16-bit Block Count register is set to non-zero, the 16-bit Block Count register is selected.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * - If the Host Version 4 Enable bit is set 1 and the 16-bit Block Count register is set to zero, the 32-bit Block Count register is selected.</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> * Following are the values for BLOCK_CNT:</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * - 0x0: Stop Count</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * - 0x1: 1 Block</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * - 0x2: 2 Blocks</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * - .</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * - 0xFFFF: 65535 Blocks</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * Note: For Host Version 4 Enable = 0, this register must be set to 0000h before programming the 32-bit block count register when Auto CMD23 is enabled for non-DMA and ADMA modes.</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a249f2fc62604e1a9e50d4cf4c01eb2d6">  127</a></span><span class="preprocessor">#define SDXC_BLK_ATTR_BLOCK_CNT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad547a79b5fa2956cf9ea4df806c7f928">  128</a></span><span class="preprocessor">#define SDXC_BLK_ATTR_BLOCK_CNT_SHIFT (16U)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa3d0809e5cb63698ffe3515106cb5eec">  129</a></span><span class="preprocessor">#define SDXC_BLK_ATTR_BLOCK_CNT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_BLK_ATTR_BLOCK_CNT_SHIFT) &amp; SDXC_BLK_ATTR_BLOCK_CNT_MASK)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aaed9865669cde339983be129f8585a7f">  130</a></span><span class="preprocessor">#define SDXC_BLK_ATTR_BLOCK_CNT_GET(x) (((uint32_t)(x) &amp; SDXC_BLK_ATTR_BLOCK_CNT_MASK) &gt;&gt; SDXC_BLK_ATTR_BLOCK_CNT_SHIFT)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/*</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> * SDMA_BUF_BDARY (RW)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> *</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * SDMA Buffer Boundary</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * These bits specify the size of contiguous buffer in system memory.</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * The SDMA transfer waits at every boundary specified by these fields and the Host Controller generates the DMA interrupt to request the Host Driver to update the SDMA System Address register.</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * - 0x0 (BYTES_4K): 4K bytes SDMA Buffer Boundary</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * - 0x1 (BYTES_8K): 8K bytes SDMA Buffer Boundary</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * - 0x2 (BYTES_16K): 16K bytes SDMA Buffer Boundary</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * - 0x3 (BYTES_32K): 32K bytes SDMA Buffer Boundary</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * - 0x4 (BYTES_64K): 64K bytes SDMA Buffer Boundary</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * - 0x5 (BYTES_128K): 128K bytes SDMA Buffer Boundary</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * - 0x6 (BYTES_256K): 256K bytes SDMA Buffer Boundary</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * - 0x7 (BYTES_512K): 512K bytes SDMA Buffer Boundary</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0dbfb64640bb843f945d81f82586ceef">  148</a></span><span class="preprocessor">#define SDXC_BLK_ATTR_SDMA_BUF_BDARY_MASK (0x7000U)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a987de9dfa541a25daea872e4757c4206">  149</a></span><span class="preprocessor">#define SDXC_BLK_ATTR_SDMA_BUF_BDARY_SHIFT (12U)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9249262dd2e6bc36737bc659dd9ae607">  150</a></span><span class="preprocessor">#define SDXC_BLK_ATTR_SDMA_BUF_BDARY_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_BLK_ATTR_SDMA_BUF_BDARY_SHIFT) &amp; SDXC_BLK_ATTR_SDMA_BUF_BDARY_MASK)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1ab7356969e21eabcdf9909b768f20f6">  151</a></span><span class="preprocessor">#define SDXC_BLK_ATTR_SDMA_BUF_BDARY_GET(x) (((uint32_t)(x) &amp; SDXC_BLK_ATTR_SDMA_BUF_BDARY_MASK) &gt;&gt; SDXC_BLK_ATTR_SDMA_BUF_BDARY_SHIFT)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/*</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * XFER_BLOCK_SIZE (RW)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> *</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * Transfer Block Size</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * These bits specify the block size of data transfers. In case of memory, it is set to 512 bytes. It can be accessed only if no transaction is executing.</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * Read operations during transfers may return an invalid value, and write operations are ignored. Following are the values for XFER_BLOCK_SIZE:</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * - 0x1: 1 byte</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * - 0x2: 2 bytes</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> * - 0x3: 3 bytes</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * - .</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * - 0x1FF: 511 byte</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * - 0x200: 512 byt es</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * - .</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * - 0x800: 2048 bytes</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * Note: This register must be programmed with a non-zero value for data transfer.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8c593074fd9ce39dee151dd8f440c3a3">  169</a></span><span class="preprocessor">#define SDXC_BLK_ATTR_XFER_BLOCK_SIZE_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a31ca2d3e82460b321cbe675e58e47c09">  170</a></span><span class="preprocessor">#define SDXC_BLK_ATTR_XFER_BLOCK_SIZE_SHIFT (0U)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a533f5e7da54b62c16576709c89483243">  171</a></span><span class="preprocessor">#define SDXC_BLK_ATTR_XFER_BLOCK_SIZE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_BLK_ATTR_XFER_BLOCK_SIZE_SHIFT) &amp; SDXC_BLK_ATTR_XFER_BLOCK_SIZE_MASK)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6571f188ecdc5273808cf8191707361e">  172</a></span><span class="preprocessor">#define SDXC_BLK_ATTR_XFER_BLOCK_SIZE_GET(x) (((uint32_t)(x) &amp; SDXC_BLK_ATTR_XFER_BLOCK_SIZE_MASK) &gt;&gt; SDXC_BLK_ATTR_XFER_BLOCK_SIZE_SHIFT)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/* Bitfield definition for register: CMD_ARG */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">/*</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * ARGUMNET (RW)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> *</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * Command Argument</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * These bits specify the SD/eMMC command argument that is specified in bits 39-8 of the Command format.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad22af383a41c42c811ea948f815536e6">  181</a></span><span class="preprocessor">#define SDXC_CMD_ARG_ARGUMNET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a875ac1ce987202781b4aaa94bf68e9a6">  182</a></span><span class="preprocessor">#define SDXC_CMD_ARG_ARGUMNET_SHIFT (0U)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7dc9327b164988ad971dd5bd24448672">  183</a></span><span class="preprocessor">#define SDXC_CMD_ARG_ARGUMNET_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_ARG_ARGUMNET_SHIFT) &amp; SDXC_CMD_ARG_ARGUMNET_MASK)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af1ef000665b94b5b87c2ad9dc765b777">  184</a></span><span class="preprocessor">#define SDXC_CMD_ARG_ARGUMNET_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_ARG_ARGUMNET_MASK) &gt;&gt; SDXC_CMD_ARG_ARGUMNET_SHIFT)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/* Bitfield definition for register: CMD_XFER */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/*</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * CMD_INDEX (RW)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> *</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * Command Index</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * These bits are set to the command number that is specified in bits 45-40 of the Command Format.</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2e3e4f27b2f16e92ac3e33f5ac5a56f9">  193</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_INDEX_MASK (0x3F000000UL)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af4f988b338cda2457223f81eb9703681">  194</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_INDEX_SHIFT (24U)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5f9225bb32c51ff381a8ae3435cd0336">  195</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_INDEX_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_CMD_INDEX_SHIFT) &amp; SDXC_CMD_XFER_CMD_INDEX_MASK)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad57842b70a97d8478e45ea9484a6d680">  196</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_INDEX_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_CMD_INDEX_MASK) &gt;&gt; SDXC_CMD_XFER_CMD_INDEX_SHIFT)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">/*</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * CMD_TYPE (RW)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> *</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> * Command Type</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * These bits indicate the command type.</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * Note: While issuing Abort CMD using CMD12/CMD52 or reset CMD using CMD0/CMD52, CMD_TYPE field shall be set to 0x3.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * 0x3 (ABORT_CMD): Abort</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * 0x2 (RESUME_CMD): Resume</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * 0x1 (SUSPEND_CMD): Suspend</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * 0x0 (NORMAL_CMD): Normal</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5faf511af88a0c9c9c7fa3981a55e14b">  210</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_TYPE_MASK (0xC00000UL)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7ad19edf4e02aae68e879f66d90c6389">  211</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_TYPE_SHIFT (22U)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7cb67d38b39153e38e7be8fb6f0a1c47">  212</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_CMD_TYPE_SHIFT) &amp; SDXC_CMD_XFER_CMD_TYPE_MASK)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4ffde6a675a52e0d6c17b17fa6faa1e8">  213</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_TYPE_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_CMD_TYPE_MASK) &gt;&gt; SDXC_CMD_XFER_CMD_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">/*</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * DATA_PRESENT_SEL (RW)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> *</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * Data Present Select</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * This bit is set to 1 to indicate that data is present and that the data is transferred using the DAT line. This bit is set to 0 in the following instances:</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * Command using the CMD line</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * Command with no data transfer but using busy signal on the DAT[0] line</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * Resume Command</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * 0x0 (NO_DATA): No Data Present</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * 0x1 (DATA): Data Present</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a457a728c0d09629d913f3f45df746b58">  227</a></span><span class="preprocessor">#define SDXC_CMD_XFER_DATA_PRESENT_SEL_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aff62cd6e6a2d21eecc41356a59d2339f">  228</a></span><span class="preprocessor">#define SDXC_CMD_XFER_DATA_PRESENT_SEL_SHIFT (21U)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aef723355cb25ad30d070917c99b63c8e">  229</a></span><span class="preprocessor">#define SDXC_CMD_XFER_DATA_PRESENT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_DATA_PRESENT_SEL_SHIFT) &amp; SDXC_CMD_XFER_DATA_PRESENT_SEL_MASK)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a661dc600decf5d0419e1d04e577ce2be">  230</a></span><span class="preprocessor">#define SDXC_CMD_XFER_DATA_PRESENT_SEL_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_DATA_PRESENT_SEL_MASK) &gt;&gt; SDXC_CMD_XFER_DATA_PRESENT_SEL_SHIFT)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">/*</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * CMD_IDX_CHK_ENABLE (RW)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> *</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * Command Index Check Enable</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * This bit enables the Host Controller to check the index field in the response to verify if it has the same value as the command index.</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * If the value is not the same, it is reported as a Command Index error.</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * Note:</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * Index Check enable must be set to 0 for the command with no response, R2 response, R3 response and R4 response.</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * For the tuning command, this bit must always be set to enable the index check.</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * 0x0 (DISABLED): Disable</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * 0x1 (ENABLED): Enable</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad961e15d8931ae4f7e73ab7b0f84b132">  245</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_IDX_CHK_ENABLE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a79d2b9afa34c56ad1edc45c46ed1fea7">  246</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_IDX_CHK_ENABLE_SHIFT (20U)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a460dd8f50b374750722d83eb00631ea6">  247</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_IDX_CHK_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_CMD_IDX_CHK_ENABLE_SHIFT) &amp; SDXC_CMD_XFER_CMD_IDX_CHK_ENABLE_MASK)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4b13dc4426813eb6ef35cfa1b23fa076">  248</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_IDX_CHK_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_CMD_IDX_CHK_ENABLE_MASK) &gt;&gt; SDXC_CMD_XFER_CMD_IDX_CHK_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/*</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * CMD_CRC_CHK_ENABLE (RW)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> *</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * Command CRC Check Enable</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * This bit enables the Host Controller to check the CRC field in the response. If an error is detected, it is reported as a Command CRC error.</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * Note:</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * CRC Check enable must be set to 0 for the command with no response, R3 response, and R4 response.</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * For the tuning command, this bit must always be set to 1 to enable the CRC check.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> * 0x0 (DISABLED): Disable</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> * 0x1 (ENABLED): Enable</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aacd7d756bb56ae648a23591209d816bf">  262</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_CRC_CHK_ENABLE_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af6e89422f22ed57dfe563e0d1d77138f">  263</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_CRC_CHK_ENABLE_SHIFT (19U)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a44163dcf213a03bde8b8484cdf5703c2">  264</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_CRC_CHK_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_CMD_CRC_CHK_ENABLE_SHIFT) &amp; SDXC_CMD_XFER_CMD_CRC_CHK_ENABLE_MASK)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a634b91fcc14cecf0b950bf0394e0f7a0">  265</a></span><span class="preprocessor">#define SDXC_CMD_XFER_CMD_CRC_CHK_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_CMD_CRC_CHK_ENABLE_MASK) &gt;&gt; SDXC_CMD_XFER_CMD_CRC_CHK_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">/*</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * SUB_CMD_FLAG (RW)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> *</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * Sub Command Flag</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> * This bit distinguishes between a main command and a sub command.</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> * 0x0 (MAIN): Main Command</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> * 0x1 (SUB): Sub Command</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa38fa76e2c08f9edd887c4f11181ec8d">  276</a></span><span class="preprocessor">#define SDXC_CMD_XFER_SUB_CMD_FLAG_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0486bf576009042d034939dbd05eb2e2">  277</a></span><span class="preprocessor">#define SDXC_CMD_XFER_SUB_CMD_FLAG_SHIFT (18U)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a03c939fcb34873f4b9f873a4da5bf4f9">  278</a></span><span class="preprocessor">#define SDXC_CMD_XFER_SUB_CMD_FLAG_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_SUB_CMD_FLAG_SHIFT) &amp; SDXC_CMD_XFER_SUB_CMD_FLAG_MASK)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae5beb7716066ba791b5c883ebbac6f29">  279</a></span><span class="preprocessor">#define SDXC_CMD_XFER_SUB_CMD_FLAG_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_SUB_CMD_FLAG_MASK) &gt;&gt; SDXC_CMD_XFER_SUB_CMD_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">/*</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * RESP_TYPE_SELECT (RW)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> *</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * Response Type Select</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * This bit indicates the type of response expected from the card.</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> * 0x0 (NO_RESP): No Response</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * 0x1 (RESP_LEN_136): Response Length 136</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> * 0x2 (RESP_LEN_48): Response Length 48</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * 0x3 (RESP_LEN_48B): Response Length 48; Check Busy after response</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a906dbd883c342c7c641eb5c37667eaa7">  292</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_TYPE_SELECT_MASK (0x30000UL)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9a6b72a55e26a8b086beeaeebde5b0c0">  293</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_TYPE_SELECT_SHIFT (16U)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a15cd5dafb822cd6347210d6616579963">  294</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_TYPE_SELECT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_RESP_TYPE_SELECT_SHIFT) &amp; SDXC_CMD_XFER_RESP_TYPE_SELECT_MASK)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6821c8b809cce3b7f1bc6e89ba747053">  295</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_TYPE_SELECT_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_RESP_TYPE_SELECT_MASK) &gt;&gt; SDXC_CMD_XFER_RESP_TYPE_SELECT_SHIFT)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">/*</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> * RESP_INT_DISABLE (RW)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> *</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * Response Interrupt Disable</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * The Host Controller supports response check function to avoid overhead of response error check by the Host driver.</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> * Response types of only R1 and R5 can be checked by the Controller.</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * If Host Driver checks the response error, set this bit to 0 and wait for Command Complete Interrupt and then check the response register.</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * If the Host Controller checks the response error, set this bit to 1 and set the Response Error Check Enable bit to 1.</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * The Command Complete Interrupt is disabled by this bit regardless of the Command Complete Signal Enable.</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * Note: During tuning (when the Execute Tuning bit in the Host Control2 register is set), the Command Complete Interrupt is not generated irrespective of the Response Interrupt Disable setting.</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * - 0x0 (ENABLED): Response Interrupt is enabled</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> * - 0x1 (DISABLED): Response Interrupt is disabled</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab1ebe031327169a632b445cb304dbed6">  311</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_INT_DISABLE_MASK (0x100U)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2da33888d3a35de0d9c6332503dea0cb">  312</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_INT_DISABLE_SHIFT (8U)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4548ef526999519e204e552790d8b48e">  313</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_INT_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_RESP_INT_DISABLE_SHIFT) &amp; SDXC_CMD_XFER_RESP_INT_DISABLE_MASK)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a543ec9e7480c7d5291296766bfad1714">  314</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_INT_DISABLE_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_RESP_INT_DISABLE_MASK) &gt;&gt; SDXC_CMD_XFER_RESP_INT_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/*</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * RESP_ERR_CHK_ENABLE (RW)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> *</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * Response Error Check Enable</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * The Host Controller supports response check function to avoid overhead of response error check by Host driver. Response types of only R1 and R5 can be checked by the Controller.</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * If the Host Controller checks the response error, set this bit to 1 and set Response Interrupt Disable to 1. If an error is detected, the Response Error interrupt is generated in the Error Interrupt Status register.</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * Note:</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * - Response error check must not be enabled for any response type other than R1 and R5.</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> * - Response check must not be enabled for the tuning command.</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * - 0x0 (DISABLED): Response Error Check is disabled</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * - 0x1 (ENABLED): Response Error Check is enabled</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a28ae292a6b2ac2d7eac22cff47c41da7">  329</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_ERR_CHK_ENABLE_MASK (0x80U)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3e46db6335ecfc1d2b2cd14ea73bfee1">  330</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_ERR_CHK_ENABLE_SHIFT (7U)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afbf77fa4f9dd682c4de2294c75890912">  331</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_ERR_CHK_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_RESP_ERR_CHK_ENABLE_SHIFT) &amp; SDXC_CMD_XFER_RESP_ERR_CHK_ENABLE_MASK)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad8200c9bd366f24e82129a3d99f4f8e4">  332</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_ERR_CHK_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_RESP_ERR_CHK_ENABLE_MASK) &gt;&gt; SDXC_CMD_XFER_RESP_ERR_CHK_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">/*</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> * RESP_TYPE (RW)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> *</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * Response Type R1/R5</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * This bit selects either R1 or R5 as a response type when the Response Error Check is selected.</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * Error statuses checked in R1:</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> * OUT_OF_RANGE</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * ADDRESS_ERROR</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> * BLOCK_LEN_ERROR</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * WP_VIOLATION</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * CARD_IS_LOCKED</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> * COM_CRC_ERROR</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * CARD_ECC_FAILED</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * CC_ERROR</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * ERROR</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * Response Flags checked in R5:</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * COM_CRC_ERROR</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * ERROR</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> * FUNCTION_NUMBER</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> * OUT_OF_RANGE</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * 0x0 (RESP_R1): R1 (Memory)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> * 0x1 (RESP_R5): R5 (SDIO)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab3500d0b7f8d6dba32e177ba9980b66e">  358</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_TYPE_MASK (0x40U)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a489a18f8a30aaf01b7fe0685f190e9be">  359</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_TYPE_SHIFT (6U)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab699849674c5e89b44a16f99af2c8c23">  360</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_RESP_TYPE_SHIFT) &amp; SDXC_CMD_XFER_RESP_TYPE_MASK)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9c750ccad23ad4b25c396870ac41be80">  361</a></span><span class="preprocessor">#define SDXC_CMD_XFER_RESP_TYPE_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_RESP_TYPE_MASK) &gt;&gt; SDXC_CMD_XFER_RESP_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">/*</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * MULTI_BLK_SEL (RW)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> *</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * Multi/Single Block Select</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * This bit is set when issuing multiple-block transfer commands using the DAT line. If this bit is set to 0, it is not necessary to set the Block Count register.</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * 0x0 (SINGLE): Single Block</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> * 0x1 (MULTI): Multiple Block</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> */</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abe8ebddb53a5b882d4ba99c50571669c">  372</a></span><span class="preprocessor">#define SDXC_CMD_XFER_MULTI_BLK_SEL_MASK (0x20U)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af3b045d12b2a71db957823d8893191d6">  373</a></span><span class="preprocessor">#define SDXC_CMD_XFER_MULTI_BLK_SEL_SHIFT (5U)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa961884eb8ea5b9703d278ea8f38fef6">  374</a></span><span class="preprocessor">#define SDXC_CMD_XFER_MULTI_BLK_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_MULTI_BLK_SEL_SHIFT) &amp; SDXC_CMD_XFER_MULTI_BLK_SEL_MASK)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aeb165868892736188b91c234fb210fa1">  375</a></span><span class="preprocessor">#define SDXC_CMD_XFER_MULTI_BLK_SEL_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_MULTI_BLK_SEL_MASK) &gt;&gt; SDXC_CMD_XFER_MULTI_BLK_SEL_SHIFT)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/*</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * DATA_XFER_DIR (RW)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> *</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * Data Transfer Direction Select</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * This bit defines the direction of DAT line data transfers.</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> * This bit is set to 1 by the Host Driver to transfer data from the SD/eMMC card to the Host Controller and it is set to 0 for all other commands.</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> * 0x1 (READ): Read (Card to Host)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> * 0x0 (WRITE): Write (Host to Card)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1b10d40a9f0747d29ef0d2c95b462a95">  387</a></span><span class="preprocessor">#define SDXC_CMD_XFER_DATA_XFER_DIR_MASK (0x10U)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1ff1b28f6a456a2d2edc6fe0fc7bbe41">  388</a></span><span class="preprocessor">#define SDXC_CMD_XFER_DATA_XFER_DIR_SHIFT (4U)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adfb8a82b23c7ab53b85c02780cd57d07">  389</a></span><span class="preprocessor">#define SDXC_CMD_XFER_DATA_XFER_DIR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_DATA_XFER_DIR_SHIFT) &amp; SDXC_CMD_XFER_DATA_XFER_DIR_MASK)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2df782544d563b98668e3dc40e3e21c4">  390</a></span><span class="preprocessor">#define SDXC_CMD_XFER_DATA_XFER_DIR_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_DATA_XFER_DIR_MASK) &gt;&gt; SDXC_CMD_XFER_DATA_XFER_DIR_SHIFT)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">/*</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * AUTO_CMD_ENABLE (RW)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> *</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> * Auto Command Enable</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> * This field determines use of Auto Command functions.</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> * Note: In SDIO, this field must be set as 00b (Auto Command Disabled).</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> * 0x0 (AUTO_CMD_DISABLED): Auto Command Disabled</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * 0x1 (AUTO_CMD12_ENABLED): Auto CMD12 Enable</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * 0x2 (AUTO_CMD23_ENABLED): Auto CMD23 Enable</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * 0x3 (AUTO_CMD_AUTO_SEL): Auto CMD Auto Sel</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9377e2cfaf014139049501a2cd94c331">  404</a></span><span class="preprocessor">#define SDXC_CMD_XFER_AUTO_CMD_ENABLE_MASK (0xCU)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5a68ac29e9d159ed9697c9b9c1632e8d">  405</a></span><span class="preprocessor">#define SDXC_CMD_XFER_AUTO_CMD_ENABLE_SHIFT (2U)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5071a90178c8970b97a289a00ff73600">  406</a></span><span class="preprocessor">#define SDXC_CMD_XFER_AUTO_CMD_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_AUTO_CMD_ENABLE_SHIFT) &amp; SDXC_CMD_XFER_AUTO_CMD_ENABLE_MASK)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abeedc59e0d99bc181aa6e5e0a9540260">  407</a></span><span class="preprocessor">#define SDXC_CMD_XFER_AUTO_CMD_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_AUTO_CMD_ENABLE_MASK) &gt;&gt; SDXC_CMD_XFER_AUTO_CMD_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">/*</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> * BLOCK_COUNT_ENABLE (RW)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> *</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * Block Count Enable</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * This bit is used to enable the Block Count register, which is relevant for multiple block transfers.</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> * If this bit is set to 0, the Block Count register is disabled, which is useful in executing an infinite transfer.</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * The Host Driver must set this bit to 0 when ADMA is used.</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> * 0x1 (ENABLED): Enable</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"> * 0x0 (DISABLED): Disable</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> */</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab7334518c1e83cded24e72c5aa792b2c">  420</a></span><span class="preprocessor">#define SDXC_CMD_XFER_BLOCK_COUNT_ENABLE_MASK (0x2U)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a71c2cc89a335798cd74412d0366fff80">  421</a></span><span class="preprocessor">#define SDXC_CMD_XFER_BLOCK_COUNT_ENABLE_SHIFT (1U)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac26027bd5729537f1539c0fe47fafaa9">  422</a></span><span class="preprocessor">#define SDXC_CMD_XFER_BLOCK_COUNT_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_BLOCK_COUNT_ENABLE_SHIFT) &amp; SDXC_CMD_XFER_BLOCK_COUNT_ENABLE_MASK)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9d9dac523a59d53833a3de7f226e2f75">  423</a></span><span class="preprocessor">#define SDXC_CMD_XFER_BLOCK_COUNT_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_BLOCK_COUNT_ENABLE_MASK) &gt;&gt; SDXC_CMD_XFER_BLOCK_COUNT_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">/*</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> * DMA_ENABLE (RW)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> *</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment"> * DMA Enable</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> * This bit enables the DMA functionality. If this bit is set to 1, a DMA operation begins when the Host Driver writes to the Command register.</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> * You can select one of the DMA modes by using DMA Select in the Host Control 1 register.</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * 0x1 (ENABLED): DMA Data transfer</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * 0x0 (DISABLED): No data transfer or Non-DMA data transfer</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aab22583eb98d4699452ac3974cced5bc">  435</a></span><span class="preprocessor">#define SDXC_CMD_XFER_DMA_ENABLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8676c2a440b9556e0d014c21e9334c02">  436</a></span><span class="preprocessor">#define SDXC_CMD_XFER_DMA_ENABLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac4230571a80522483454c28c7bc0ac09">  437</a></span><span class="preprocessor">#define SDXC_CMD_XFER_DMA_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CMD_XFER_DMA_ENABLE_SHIFT) &amp; SDXC_CMD_XFER_DMA_ENABLE_MASK)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7990ac4f37bc8b2fff7fbc811ffd064d">  438</a></span><span class="preprocessor">#define SDXC_CMD_XFER_DMA_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_CMD_XFER_DMA_ENABLE_MASK) &gt;&gt; SDXC_CMD_XFER_DMA_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/* Bitfield definition for register array: RESP */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">/*</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> * RESP01 (RO)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> *</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * Command Response</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * These bits reflect 39-8 bits of SD/eMMC Response Field.</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * Note: For Auto CMD, the 32-bit response (bits 39-8 of the Response Field) is updated in the RESP[RESP67] register.</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa6615051aa2ebff7617526613ee0937c">  448</a></span><span class="preprocessor">#define SDXC_RESP_RESP01_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a692b59106be9213491f046d03e45afb1">  449</a></span><span class="preprocessor">#define SDXC_RESP_RESP01_SHIFT (0U)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7a14b555340e2d944f7da43ec7749716">  450</a></span><span class="preprocessor">#define SDXC_RESP_RESP01_GET(x) (((uint32_t)(x) &amp; SDXC_RESP_RESP01_MASK) &gt;&gt; SDXC_RESP_RESP01_SHIFT)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">/* Bitfield definition for register: BUF_DATA */</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">/*</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> * BUF_DATA (RW)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> *</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> * Buffer Data</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> * These bits enable access to the Host Controller packet buffer.</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> */</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a59a4eb128cb4c3be1ea3e278a25dec52">  459</a></span><span class="preprocessor">#define SDXC_BUF_DATA_BUF_DATA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7298a5b0020ab186b5d47ba784d42e3d">  460</a></span><span class="preprocessor">#define SDXC_BUF_DATA_BUF_DATA_SHIFT (0U)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5684b46a50dcf60e60e6b53f72fd38ba">  461</a></span><span class="preprocessor">#define SDXC_BUF_DATA_BUF_DATA_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_BUF_DATA_BUF_DATA_SHIFT) &amp; SDXC_BUF_DATA_BUF_DATA_MASK)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab247ec3166de1c81591c678532f1e709">  462</a></span><span class="preprocessor">#define SDXC_BUF_DATA_BUF_DATA_GET(x) (((uint32_t)(x) &amp; SDXC_BUF_DATA_BUF_DATA_MASK) &gt;&gt; SDXC_BUF_DATA_BUF_DATA_SHIFT)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">/* Bitfield definition for register: PSTATE */</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">/*</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> * SUB_CMD_STAT (RO)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> *</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * Sub Command Status</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * This bit is used to distinguish between a main command and a sub command status.</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * 0x0 (FALSE): Main Command Status</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * 0x1 (TRUE): Sub Command Status</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> */</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6dcbcf8142d9898b70578a1bdae4033c">  474</a></span><span class="preprocessor">#define SDXC_PSTATE_SUB_CMD_STAT_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a50d4a88c37accf08c977c112d1683c54">  475</a></span><span class="preprocessor">#define SDXC_PSTATE_SUB_CMD_STAT_SHIFT (28U)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9c3f948b433e280bd7f958200e750912">  476</a></span><span class="preprocessor">#define SDXC_PSTATE_SUB_CMD_STAT_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_SUB_CMD_STAT_MASK) &gt;&gt; SDXC_PSTATE_SUB_CMD_STAT_SHIFT)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/*</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * CMD_ISSUE_ERR (RO)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> *</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * Command Not Issued by Error</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * This bit is set if a command cannot be issued after setting the command register due to an error except the Auto CMD12 error.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> * 0x0 (FALSE): No error for issuing a command</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> * 0x1 (TRUE): Command cannot be issued</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> */</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a58cdf447ad147af6da4639b63c9db6fd">  487</a></span><span class="preprocessor">#define SDXC_PSTATE_CMD_ISSUE_ERR_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a647cb9f7f3b7e41914e0da633c1a8e91">  488</a></span><span class="preprocessor">#define SDXC_PSTATE_CMD_ISSUE_ERR_SHIFT (27U)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5201ae293bd9b4e450c2e6cf92c695a3">  489</a></span><span class="preprocessor">#define SDXC_PSTATE_CMD_ISSUE_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_CMD_ISSUE_ERR_MASK) &gt;&gt; SDXC_PSTATE_CMD_ISSUE_ERR_SHIFT)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">/*</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> * CMD_LINE_LVL (RO)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> *</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> * Command-Line Signal Level</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> * This bit is used to check the CMD line level to recover from errors and for debugging. These bits reflect the value of the sd_cmd_in signal.</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> */</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2887928bfbef634718f8be451eeab4fc">  497</a></span><span class="preprocessor">#define SDXC_PSTATE_CMD_LINE_LVL_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8da67f3e84c61704127ab64f5a9ad833">  498</a></span><span class="preprocessor">#define SDXC_PSTATE_CMD_LINE_LVL_SHIFT (24U)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af7fce1ffabb8bd65d938f679ba2650c7">  499</a></span><span class="preprocessor">#define SDXC_PSTATE_CMD_LINE_LVL_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_CMD_LINE_LVL_MASK) &gt;&gt; SDXC_PSTATE_CMD_LINE_LVL_SHIFT)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">/*</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> * DAT_3_0 (RO)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> *</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> * DAT[3:0] Line Signal Level</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"> * This bit is used to check the DAT line level to recover from errors and for debugging. These bits reflect the value of the sd_dat_in (lower nibble) signal.</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> */</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abe18b92b9e7fbf93792c4bce9d6d42ad">  507</a></span><span class="preprocessor">#define SDXC_PSTATE_DAT_3_0_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aebcba2f6376370bde9a845828d3c1475">  508</a></span><span class="preprocessor">#define SDXC_PSTATE_DAT_3_0_SHIFT (20U)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a349c9a7ed1f60d4666d3bd1defaa740f">  509</a></span><span class="preprocessor">#define SDXC_PSTATE_DAT_3_0_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_DAT_3_0_MASK) &gt;&gt; SDXC_PSTATE_DAT_3_0_SHIFT)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">/*</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> * WR_PROTECT_SW_LVL (RO)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> *</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> * Write Protect Switch Pin Level</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> * This bit is supported only for memory and combo cards. This bit reflects the synchronized value of the card_write_prot signal.</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> * 0x0 (FALSE): Write protected</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> * 0x1 (TRUE): Write enabled</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> */</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a96c85844661a6a8044a57c18d19e8744">  520</a></span><span class="preprocessor">#define SDXC_PSTATE_WR_PROTECT_SW_LVL_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afcc6df9b4743231706d0b087533f137e">  521</a></span><span class="preprocessor">#define SDXC_PSTATE_WR_PROTECT_SW_LVL_SHIFT (19U)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a175de967c1c7811b52a242363c15ffad">  522</a></span><span class="preprocessor">#define SDXC_PSTATE_WR_PROTECT_SW_LVL_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_WR_PROTECT_SW_LVL_MASK) &gt;&gt; SDXC_PSTATE_WR_PROTECT_SW_LVL_SHIFT)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span> </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">/*</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> * CARD_DETECT_PIN_LEVEL (RO)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> *</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> * Card Detect Pin Level</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> * This bit reflects the inverse synchronized value of the card_detect_n signal.</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> * 0x0 (FALSE): No card present</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> * 0x1 (TRUE): Card Present</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> */</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac5e2f341623caf3cc3a13d657b3fa3db">  533</a></span><span class="preprocessor">#define SDXC_PSTATE_CARD_DETECT_PIN_LEVEL_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a77467a5669232d1a21d9b8c536fde6fd">  534</a></span><span class="preprocessor">#define SDXC_PSTATE_CARD_DETECT_PIN_LEVEL_SHIFT (18U)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8d2abae5bd70363b71d1ed1699f3c202">  535</a></span><span class="preprocessor">#define SDXC_PSTATE_CARD_DETECT_PIN_LEVEL_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_CARD_DETECT_PIN_LEVEL_MASK) &gt;&gt; SDXC_PSTATE_CARD_DETECT_PIN_LEVEL_SHIFT)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">/*</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> * CARD_STABLE (RO)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> *</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> * Card Stable</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> * This bit indicates the stability of the Card Detect Pin Level. A card is not detected if this bit is set to 1 and the value of the CARD_INSERTED bit is 0.</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> * 0x0 (FALSE): Reset or Debouncing</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * 0x1 (TRUE): No Card or Inserted</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> */</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a00eaa349c6165ccc72115da8cf6136d7">  546</a></span><span class="preprocessor">#define SDXC_PSTATE_CARD_STABLE_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3d82883be08c16cc021cc7a58789d7a1">  547</a></span><span class="preprocessor">#define SDXC_PSTATE_CARD_STABLE_SHIFT (17U)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9961e074cf53d1ca0abe68cb4ab83c31">  548</a></span><span class="preprocessor">#define SDXC_PSTATE_CARD_STABLE_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_CARD_STABLE_MASK) &gt;&gt; SDXC_PSTATE_CARD_STABLE_SHIFT)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">/*</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> * CARD_INSERTED (RO)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> *</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> * Card Inserted</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * This bit indicates whether a card has been inserted. The Host Controller debounces this signal so that Host Driver need not wait for it to stabilize.</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> * 0x0 (FALSE): Reset, Debouncing, or No card</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> * 0x1 (TRUE): Card Inserted</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> */</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af545c6b888f8d97487ac129a4f5e6192">  559</a></span><span class="preprocessor">#define SDXC_PSTATE_CARD_INSERTED_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9096c1f2cdf2639239e072e6c8efeeab">  560</a></span><span class="preprocessor">#define SDXC_PSTATE_CARD_INSERTED_SHIFT (16U)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8aa83ed5da47d7d40756fbbc3720a2bf">  561</a></span><span class="preprocessor">#define SDXC_PSTATE_CARD_INSERTED_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_CARD_INSERTED_MASK) &gt;&gt; SDXC_PSTATE_CARD_INSERTED_SHIFT)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">/*</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> * BUF_RD_ENABLE (RO)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> *</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> * Buffer Read Enable</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> * This bit is used for non-DMA transfers. This bit is set if valid data exists in the Host buffer.</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * 0x0 (DISABLED): Read disable</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * 0x1 (ENABLED): Read enable</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> */</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad7b01fee9ed8fa3d81af800f8340b300">  572</a></span><span class="preprocessor">#define SDXC_PSTATE_BUF_RD_ENABLE_MASK (0x800U)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad0bf261cc72ac317123c28065bd877b9">  573</a></span><span class="preprocessor">#define SDXC_PSTATE_BUF_RD_ENABLE_SHIFT (11U)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afe161c4ddc130ef0b69692734c3c2b17">  574</a></span><span class="preprocessor">#define SDXC_PSTATE_BUF_RD_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_BUF_RD_ENABLE_MASK) &gt;&gt; SDXC_PSTATE_BUF_RD_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">/*</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> * BUF_WR_ENABLE (RO)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> *</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> * Buffer Write Enable</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> * This bit is used for non-DMA transfers. This bit is set if space is available for writing data.</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * 0x0 (DISABLED): Write disable</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> * 0x1 (ENABLED): Write enable</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> */</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab317344bc8476422285ff80d3cdd3c2d">  585</a></span><span class="preprocessor">#define SDXC_PSTATE_BUF_WR_ENABLE_MASK (0x400U)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7e8fbe623a08e4fb10d00cd2f5bee252">  586</a></span><span class="preprocessor">#define SDXC_PSTATE_BUF_WR_ENABLE_SHIFT (10U)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afa2d0f434ad36716ab1b20ce6623997a">  587</a></span><span class="preprocessor">#define SDXC_PSTATE_BUF_WR_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_BUF_WR_ENABLE_MASK) &gt;&gt; SDXC_PSTATE_BUF_WR_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">/*</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * RD_XFER_ACTIVE (RO)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> *</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> * Read Transfer Active</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> * This bit indicates whether a read transfer is active for SD/eMMC mode.</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * 0x0 (INACTIVE): No valid data</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> * 0x1 (ACTIVE): Transferring data</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> */</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a811eb5f62fa1891cf87938a8d30a8337">  598</a></span><span class="preprocessor">#define SDXC_PSTATE_RD_XFER_ACTIVE_MASK (0x200U)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6a75a0972ab7a519f1a5eb73c46aaba0">  599</a></span><span class="preprocessor">#define SDXC_PSTATE_RD_XFER_ACTIVE_SHIFT (9U)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa741028a1339caca5f0dd0dd4fedbd79">  600</a></span><span class="preprocessor">#define SDXC_PSTATE_RD_XFER_ACTIVE_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_RD_XFER_ACTIVE_MASK) &gt;&gt; SDXC_PSTATE_RD_XFER_ACTIVE_SHIFT)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">/*</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> * WR_XFER_ACTIVE (RO)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> *</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> * Write Transfer Active</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> * This status indicates whether a write transfer is active for SD/eMMC mode.</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> * 0x0 (INACTIVE): No valid data</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> * 0x1 (ACTIVE): Transferring data</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> */</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afbb09090b514eefa403263520bef8845">  611</a></span><span class="preprocessor">#define SDXC_PSTATE_WR_XFER_ACTIVE_MASK (0x100U)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5d44c045137274972809431aea568297">  612</a></span><span class="preprocessor">#define SDXC_PSTATE_WR_XFER_ACTIVE_SHIFT (8U)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a94284c941b7bb62242c70443bd1f06e0">  613</a></span><span class="preprocessor">#define SDXC_PSTATE_WR_XFER_ACTIVE_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_WR_XFER_ACTIVE_MASK) &gt;&gt; SDXC_PSTATE_WR_XFER_ACTIVE_SHIFT)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">/*</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> * DAT_7_4 (RO)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> *</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> * DAT[7:4] Line Signal Level</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> * This bit is used to check the DAT line level to recover from errors and for debugging. These bits reflect the value of the sd_dat_in (upper nibble) signal.</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> */</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad95b49620d947b9f502955d0139d3c42">  621</a></span><span class="preprocessor">#define SDXC_PSTATE_DAT_7_4_MASK (0xF0U)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a31eee1d9864a539fbf4bd80e3ce78db0">  622</a></span><span class="preprocessor">#define SDXC_PSTATE_DAT_7_4_SHIFT (4U)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8540810775ceced99374e891aad2bf55">  623</a></span><span class="preprocessor">#define SDXC_PSTATE_DAT_7_4_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_DAT_7_4_MASK) &gt;&gt; SDXC_PSTATE_DAT_7_4_SHIFT)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">/*</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * RE_TUNE_REQ (RO)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> *</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> * Re-Tuning Request</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> * SDXC does not generate retuning request. The software must maintain the Retuning timer.</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac692bb6ace57ffc381d21cbba953b60b">  631</a></span><span class="preprocessor">#define SDXC_PSTATE_RE_TUNE_REQ_MASK (0x8U)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a68a7e55f47eeadf17c6946438946cf02">  632</a></span><span class="preprocessor">#define SDXC_PSTATE_RE_TUNE_REQ_SHIFT (3U)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acbf8793eacdaa9d45975a7b377eeec15">  633</a></span><span class="preprocessor">#define SDXC_PSTATE_RE_TUNE_REQ_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_RE_TUNE_REQ_MASK) &gt;&gt; SDXC_PSTATE_RE_TUNE_REQ_SHIFT)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">/*</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> * DAT_LINE_ACTIVE (RO)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> *</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> * DAT Line Active (</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> * This bit indicates whether one of the DAT lines on the SD/eMMC bus is in use.</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> * In the case of read transactions, this bit indicates whether a read transfer is executing on the SD/eMMC bus.</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> * In the case of write transactions, this bit indicates whether a write transfer is executing on the SD/eMMC bus.</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> * For a command with busy, this status indicates whether the command executing busy is executing on an SD or eMMC bus.</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> * 0x0 (INACTIVE): DAT Line Inactive</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> * 0x1 (ACTIVE): DAT Line Active</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> */</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5d79e8341669ddf139e3589297bc5cd2">  647</a></span><span class="preprocessor">#define SDXC_PSTATE_DAT_LINE_ACTIVE_MASK (0x4U)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6c83d84d31067883634b59efccad9d88">  648</a></span><span class="preprocessor">#define SDXC_PSTATE_DAT_LINE_ACTIVE_SHIFT (2U)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad3d072f7f648e421719f99b0b0f52d0e">  649</a></span><span class="preprocessor">#define SDXC_PSTATE_DAT_LINE_ACTIVE_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_DAT_LINE_ACTIVE_MASK) &gt;&gt; SDXC_PSTATE_DAT_LINE_ACTIVE_SHIFT)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">/*</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> * DAT_INHIBIT (RO)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> *</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> * Command Inhibit (DAT)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> * This bit is generated if either DAT line active or Read transfer active is set to 1.</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * If this bit is set to 0, it indicates that the Host Controller can issue subsequent SD/eMMC commands.</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> * 0x0 (READY): Can issue command which used DAT line</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * 0x1 (NOT_READY): Cannot issue command which used DAT line</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> */</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a12a021240c5a01a109f30da9158f0904">  661</a></span><span class="preprocessor">#define SDXC_PSTATE_DAT_INHIBIT_MASK (0x2U)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1c8141f0024d6e66ceeff024ed9b3ce9">  662</a></span><span class="preprocessor">#define SDXC_PSTATE_DAT_INHIBIT_SHIFT (1U)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae0046b9e860e63a091a0dacd28a18ab8">  663</a></span><span class="preprocessor">#define SDXC_PSTATE_DAT_INHIBIT_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_DAT_INHIBIT_MASK) &gt;&gt; SDXC_PSTATE_DAT_INHIBIT_SHIFT)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">/*</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> * CMD_INHIBIT (RO)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> *</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * Command Inhibit (CMD)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> * This bit indicates the following :</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * If this bit is set to 0, it indicates that the CMD line is not in use and the Host controller can issue an SD/eMMC command using the CMD line.</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * This bit is set when the command register is written. This bit is cleared when the command response is received.</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> * This bit is not cleared by the response of auto CMD12/23 but cleared by the response of read/write command.</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> * 0x0 (READY): Host Controller is ready to issue a command</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> * 0x1 (NOT_READY): Host Controller is not ready to issue a command</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> */</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2739ac98bf1949cba50ee159e89a31b7">  677</a></span><span class="preprocessor">#define SDXC_PSTATE_CMD_INHIBIT_MASK (0x1U)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4b84b1bde4ede13d9b13ecb9b87215e7">  678</a></span><span class="preprocessor">#define SDXC_PSTATE_CMD_INHIBIT_SHIFT (0U)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2a3b70be5d416f9552eaa5a90a0adf2a">  679</a></span><span class="preprocessor">#define SDXC_PSTATE_CMD_INHIBIT_GET(x) (((uint32_t)(x) &amp; SDXC_PSTATE_CMD_INHIBIT_MASK) &gt;&gt; SDXC_PSTATE_CMD_INHIBIT_SHIFT)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span> </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">/* Bitfield definition for register: PROT_CTRL */</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/*</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> * CARD_REMOVAL (RW)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> *</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> * Wakeup Event Enable on SD Card Removal</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * This bit enables wakeup event through Card Removal assertion in the Normal Interrupt Status register.</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> * For the SDIO card, Wake Up Support (FN_WUS) in the Card Information Structure (CIS) register does not affect this bit.</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> * 0x0 (DISABLED): Disable</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> * 0x1 (ENABLED): Enable</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aaa656dbc5c36304f55693c6b0dd5a168">  692</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CARD_REMOVAL_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7dcd5987414a34d8988a14e712e0f1af">  693</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CARD_REMOVAL_SHIFT (26U)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad5abba8094b449acecb5fbc7b8e17831">  694</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CARD_REMOVAL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_PROT_CTRL_CARD_REMOVAL_SHIFT) &amp; SDXC_PROT_CTRL_CARD_REMOVAL_MASK)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7a9234858f53436dc7d75b97b47034f9">  695</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CARD_REMOVAL_GET(x) (((uint32_t)(x) &amp; SDXC_PROT_CTRL_CARD_REMOVAL_MASK) &gt;&gt; SDXC_PROT_CTRL_CARD_REMOVAL_SHIFT)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">/*</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * CARD_INSERT (RW)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> *</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> * Wakeup Event Enable on SD Card Insertion</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> * This bit enables wakeup event through Card Insertion assertion in the Normal Interrupt Status register.</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> * FN_WUS (Wake Up Support) in CIS does not affect this bit.</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> * 0x0 (DISABLED): Disable</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> * 0x1 (ENABLED): Enable</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> */</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a82d15552a6ecbc98c4df9f39d9145817">  707</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CARD_INSERT_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a12bf5f2c30e4cd728e588781dbdbd503">  708</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CARD_INSERT_SHIFT (25U)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aacbf62abe8100cbcc879568c1c231482">  709</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CARD_INSERT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_PROT_CTRL_CARD_INSERT_SHIFT) &amp; SDXC_PROT_CTRL_CARD_INSERT_MASK)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2ccba432aed858f9310b86cb5a229e61">  710</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CARD_INSERT_GET(x) (((uint32_t)(x) &amp; SDXC_PROT_CTRL_CARD_INSERT_MASK) &gt;&gt; SDXC_PROT_CTRL_CARD_INSERT_SHIFT)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">/*</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> * CARD_INT (RW)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> *</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> * Wakeup Event Enable on Card Interrupt</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * This bit enables wakeup event through a Card Interrupt assertion in the Normal Interrupt Status register.</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> * This bit can be set to 1 if FN_WUS (Wake Up Support) in CIS is set to 1.</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> * 0x0 (DISABLED): Disable</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> * 0x1 (ENABLED): Enable</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> */</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad93eacf2831f1ef1bfbd0a4e8b7aa11e">  722</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CARD_INT_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae7bfb48fb01738a5149e66ddcf1ffdde">  723</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CARD_INT_SHIFT (24U)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3f7b6dd0899a1d75ea14a0c8aa9d3a21">  724</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CARD_INT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_PROT_CTRL_CARD_INT_SHIFT) &amp; SDXC_PROT_CTRL_CARD_INT_MASK)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aecc2687bd136662bd92c731ba057efdd">  725</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CARD_INT_GET(x) (((uint32_t)(x) &amp; SDXC_PROT_CTRL_CARD_INT_MASK) &gt;&gt; SDXC_PROT_CTRL_CARD_INT_SHIFT)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">/*</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> * INT_AT_BGAP (RW)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> *</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> * Interrupt At Block Gap</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> * This bit is valid only in the 4-bit mode of an SDIO card and is used to select a sample point in the interrupt cycle.</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> * Setting to 1 enables interrupt detection at the block gap for a multiple block transfer.</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"> * 0x0 (DISABLE): Disabled</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> * 0x1 (ENABLE): Enabled</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> */</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a957eb9565f253a4cb99b055e3ff0ee98">  737</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_INT_AT_BGAP_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a92befef7a215bfe1951384ecc8e16cf8">  738</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_INT_AT_BGAP_SHIFT (19U)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abac117ba18e66443178f96c0ceaeef5f">  739</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_INT_AT_BGAP_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_PROT_CTRL_INT_AT_BGAP_SHIFT) &amp; SDXC_PROT_CTRL_INT_AT_BGAP_MASK)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a40d94c41a334cb53fd9840252c098ad4">  740</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_INT_AT_BGAP_GET(x) (((uint32_t)(x) &amp; SDXC_PROT_CTRL_INT_AT_BGAP_MASK) &gt;&gt; SDXC_PROT_CTRL_INT_AT_BGAP_SHIFT)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">/*</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> * RD_WAIT_CTRL (RW)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> *</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"> * Read Wait Control</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> * This bit is used to enable the read wait protocol to stop read data using DAT[2] line if the card supports read wait.</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> * Otherwise, the Host Controller has to stop the card clock to hold the read data. In UHS-II mode, Read Wait is disabled.</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> * 0x0 (DISABLE): Disable Read Wait Control</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> * 0x1 (ENABLE): Enable Read Wait Control</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a87e70526c83aa8f1d466579180eefbc3">  752</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_RD_WAIT_CTRL_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a754dd931782bee2b02744cd906e28847">  753</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_RD_WAIT_CTRL_SHIFT (18U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a88c54462894d76fa305909dc06366cb6">  754</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_RD_WAIT_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_PROT_CTRL_RD_WAIT_CTRL_SHIFT) &amp; SDXC_PROT_CTRL_RD_WAIT_CTRL_MASK)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4d52efc68c85494519bd82f24c2299c4">  755</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_RD_WAIT_CTRL_GET(x) (((uint32_t)(x) &amp; SDXC_PROT_CTRL_RD_WAIT_CTRL_MASK) &gt;&gt; SDXC_PROT_CTRL_RD_WAIT_CTRL_SHIFT)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/*</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> * CONTINUE_REQ (RW)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> *</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> * Continue Request</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> * This bit is used to restart the transaction, which was stopped using the Stop At Block Gap Request.</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> * The Host Controller automatically clears this bit when the transaction restarts.</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> * If stop at block gap request is set to 1, any write to this bit is ignored.</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment"> * 0x0 (NO_AFFECT): No Affect</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> * 0x1 (RESTART): Restart</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8a1053b6fe8f64141ea1856d708aee9d">  768</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CONTINUE_REQ_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4fa5bbb164aacd74a8714459270e786c">  769</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CONTINUE_REQ_SHIFT (17U)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a744dd0676034d70f001cf7f0be12f678">  770</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CONTINUE_REQ_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_PROT_CTRL_CONTINUE_REQ_SHIFT) &amp; SDXC_PROT_CTRL_CONTINUE_REQ_MASK)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7a3e8b558af2c9cb632b67ad592963a8">  771</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_CONTINUE_REQ_GET(x) (((uint32_t)(x) &amp; SDXC_PROT_CTRL_CONTINUE_REQ_MASK) &gt;&gt; SDXC_PROT_CTRL_CONTINUE_REQ_SHIFT)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">/*</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> * STOP_BG_REQ (RW)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> *</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> * Stop At Block Gap Request</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"> * This bit is used to stop executing read and write transactions at the next block gap for non-DMA, SDMA, and ADMA transfers.</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment"> * 0x0 (XFER): Transfer</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> * 0x1 (STOP): Stop</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> */</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae0ecdc4e447cd9a205a46c0f52ee888e">  782</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_STOP_BG_REQ_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab18f681c577df199a183228d579bad0e">  783</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_STOP_BG_REQ_SHIFT (16U)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5631d551872a66ee5488ffe96670068d">  784</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_STOP_BG_REQ_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_PROT_CTRL_STOP_BG_REQ_SHIFT) &amp; SDXC_PROT_CTRL_STOP_BG_REQ_MASK)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a46e55f4e04afafa3ba0cef3e31dfd255">  785</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_STOP_BG_REQ_GET(x) (((uint32_t)(x) &amp; SDXC_PROT_CTRL_STOP_BG_REQ_MASK) &gt;&gt; SDXC_PROT_CTRL_STOP_BG_REQ_SHIFT)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span> </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">/*</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> * SD_BUS_VOL_VDD1 (RW)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"> *</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> * SD Bus Voltage Select for VDD1/eMMC Bus Voltage Select for VDD</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> * These bits enable the Host Driver to select the voltage level for an SD/eMMC card.</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> * Before setting this register, the Host Driver checks the Voltage Support bits in the Capabilities register.</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> * If an unsupported voltage is selected, the Host System does not supply the SD Bus voltage.</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * The value set in this field is available on the SDXC output signal (sd_vdd1_sel), which is used by the voltage switching circuitry.</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> * SD Bus Voltage Select options:</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> * 0x7 : 3.3V(Typical)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> * 0x6 : 3.0V(Typical)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> * 0x5 : 1.8V(Typical) for Embedded</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> * 0x4 : 0x0 - Reserved</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> * eMMC Bus Voltage Select options:</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> * 0x7 : 3.3V(Typical)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> * 0x6 : 1.8V(Typical)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> * 0x5 : 1.2V(Typical)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> * 0x4 : 0x0 - Reserved</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> * 0x7 (V_3_3): 3.3V (Typ.)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> * 0x6 (V_3_0): 3.0V (Typ.)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> * 0x5 (V_1_8): 1.8V (Typ.) for Embedded</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment"> * 0x4 (RSVD4): Reserved</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"> * 0x3 (RSVD3): Reserved</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"> * 0x2 (RSVD2): Reserved</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> * 0x1 (RSVD1): Reserved</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> * 0x0 (RSVD0): Reserved</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> */</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5519739d8ee57c50eceb132c343690e5">  815</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_SD_BUS_VOL_VDD1_MASK (0xE00U)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa7fdaf5a46586c74e439605013e718e9">  816</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_SD_BUS_VOL_VDD1_SHIFT (9U)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3b3f6f10d50ef364c8aa3073722325d3">  817</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_SD_BUS_VOL_VDD1_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_PROT_CTRL_SD_BUS_VOL_VDD1_SHIFT) &amp; SDXC_PROT_CTRL_SD_BUS_VOL_VDD1_MASK)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab9179748ecbdce7009e7f8c78a097a38">  818</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_SD_BUS_VOL_VDD1_GET(x) (((uint32_t)(x) &amp; SDXC_PROT_CTRL_SD_BUS_VOL_VDD1_MASK) &gt;&gt; SDXC_PROT_CTRL_SD_BUS_VOL_VDD1_SHIFT)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">/*</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment"> * SD_BUS_PWR_VDD1 (RW)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment"> *</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment"> * SD Bus Power for VDD1</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment"> * This bit enables VDD1 power of the card.</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> * This setting is available on the sd_vdd1_on output of SDXC so that it can be used to control the VDD1 power supply of the card.</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> * Before setting this bit, the SD Host Driver sets the SD Bus Voltage Select bit. If the Host Controller detects a No Card state, this bit is cleared.</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> * In SD mode, if this bit is cleared, the Host Controller stops the SD Clock by clearing the SD_CLK_EN bit in the SYS_CTRL register.</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> * 0x0 (OFF): Power off</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * 0x1 (ON): Power on</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> */</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab25bba6de742ae617ef01511553f0b58">  832</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_SD_BUS_PWR_VDD1_MASK (0x100U)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5286835984630130e36cb11c0117d42f">  833</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_SD_BUS_PWR_VDD1_SHIFT (8U)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a195bdd5c0be067d90d164e44e2677473">  834</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_SD_BUS_PWR_VDD1_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_PROT_CTRL_SD_BUS_PWR_VDD1_SHIFT) &amp; SDXC_PROT_CTRL_SD_BUS_PWR_VDD1_MASK)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a03c62eae480f824b1ea341da62766096">  835</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_SD_BUS_PWR_VDD1_GET(x) (((uint32_t)(x) &amp; SDXC_PROT_CTRL_SD_BUS_PWR_VDD1_MASK) &gt;&gt; SDXC_PROT_CTRL_SD_BUS_PWR_VDD1_SHIFT)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">/*</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> * EXT_DAT_XFER (RW)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> *</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> * Extended Data Transfer Width</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"> * This bit controls 8-bit bus width mode of embedded device.</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> * 0x1 (EIGHT_BIT): 8-bit Bus Width</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> * 0x0 (DEFAULT): Bus Width is selected by the Data Transfer Width</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af8c6d911c453c138a4f69fd775b19c8d">  846</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_EXT_DAT_XFER_MASK (0x20U)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7119131dbaa219efba39fb37dfebcf41">  847</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_EXT_DAT_XFER_SHIFT (5U)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4304b1ce4b52c5a912000039bd8eb5d6">  848</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_EXT_DAT_XFER_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_PROT_CTRL_EXT_DAT_XFER_SHIFT) &amp; SDXC_PROT_CTRL_EXT_DAT_XFER_MASK)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6e22e44106b4a81443d6121b68cfaa1b">  849</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_EXT_DAT_XFER_GET(x) (((uint32_t)(x) &amp; SDXC_PROT_CTRL_EXT_DAT_XFER_MASK) &gt;&gt; SDXC_PROT_CTRL_EXT_DAT_XFER_SHIFT)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">/*</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> * DMA_SEL (RW)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> *</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> * DMA Select</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> * This field is used to select the DMA type.</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"> * When Host Version 4 Enable is 1 in Host Control 2 register:</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> * 0x0 : SDMA is selected</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> * 0x1 : Reserved</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> * 0x2 : ADMA2 is selected</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> * 0x3 : ADMA2 or ADMA3 is selected</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> * When Host Version 4 Enable is 0 in Host Control 2 register:</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> * 0x0 : SDMA is selected</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment"> * 0x1 : Reserved</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"> * 0x2 : 32-bit Address ADMA2 is selected</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment"> * 0x3 : 64-bit Address ADMA2 is selected</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"> * 0x0 (SDMA): SDMA is selected</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> * 0x1 (RSVD_BIT): Reserved</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> * 0x2 (ADMA2): ADMA2 is selected</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment"> * 0x3 (ADMA2_3): ADMA2 or ADMA3 is selected</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> */</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab0b51f62911f0a8f8f8d661a87c4629f">  872</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_DMA_SEL_MASK (0x18U)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac3c39b1bbdfcce0024ad03980f8db80a">  873</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_DMA_SEL_SHIFT (3U)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abe947edc9b79d1e2b0039acc696f57d1">  874</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_DMA_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_PROT_CTRL_DMA_SEL_SHIFT) &amp; SDXC_PROT_CTRL_DMA_SEL_MASK)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0cdf958e1a4d31c6a065ccc0aedc3788">  875</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_DMA_SEL_GET(x) (((uint32_t)(x) &amp; SDXC_PROT_CTRL_DMA_SEL_MASK) &gt;&gt; SDXC_PROT_CTRL_DMA_SEL_SHIFT)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">/*</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment"> * HIGH_SPEED_EN (RW)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment"> *</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment"> * High Speed Enable</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment"> * this bit is used to determine the selection of preset value for High Speed mode.</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> * Before setting this bit, the Host Driver checks the High Speed Support in the Capabilities register.</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> * Note: SDXC always outputs the sd_cmd_out and sd_dat_out lines at the rising edge of cclk_tx clock irrespective of this bit.</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> * 0x1 (HIGH_SPEED): High Speed mode</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> * 0x0 (NORMAL_SPEED): Normal Speed mode</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"> */</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af651cb7db0bac879070a226d1c897706">  888</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_HIGH_SPEED_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae76acb503d16e6f30618be89a6da2649">  889</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_HIGH_SPEED_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a773ddcd6c0c68c66eb7b66e47cdb7f9d">  890</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_HIGH_SPEED_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_PROT_CTRL_HIGH_SPEED_EN_SHIFT) &amp; SDXC_PROT_CTRL_HIGH_SPEED_EN_MASK)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1587707957033ef0c27ec7a3a8f319eb">  891</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_HIGH_SPEED_EN_GET(x) (((uint32_t)(x) &amp; SDXC_PROT_CTRL_HIGH_SPEED_EN_MASK) &gt;&gt; SDXC_PROT_CTRL_HIGH_SPEED_EN_SHIFT)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span> </div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">/*</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> * DAT_XFER_WIDTH (RW)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> *</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> * Data Transfer Width</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> * For SD/eMMC mode,this bit selects the data transfer width of the Host Controller.</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment"> * The Host Driver sets it to match the data width of the SD/eMMC card. In UHS-II mode, this bit is irrelevant.</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment"> * 0x1 (FOUR_BIT): 4-bit mode</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment"> * 0x0 (ONE_BIT): 1-bit mode</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"> */</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac6d0f2d22d65ced6a0016008daa957c0">  903</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_DAT_XFER_WIDTH_MASK (0x2U)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aeb85f454340aab09b1b9369adc1c4dd5">  904</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_DAT_XFER_WIDTH_SHIFT (1U)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac7ff45627556d4c49b68fa70e446bc82">  905</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_DAT_XFER_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_PROT_CTRL_DAT_XFER_WIDTH_SHIFT) &amp; SDXC_PROT_CTRL_DAT_XFER_WIDTH_MASK)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a54ada1d82428b537a41907b96313abba">  906</a></span><span class="preprocessor">#define SDXC_PROT_CTRL_DAT_XFER_WIDTH_GET(x) (((uint32_t)(x) &amp; SDXC_PROT_CTRL_DAT_XFER_WIDTH_MASK) &gt;&gt; SDXC_PROT_CTRL_DAT_XFER_WIDTH_SHIFT)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span> </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">/* Bitfield definition for register: SYS_CTRL */</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">/*</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment"> * SW_RST_DAT (RW)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"> *</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> * Software Reset For DAT line</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment"> * This bit is used in SD/eMMC mode and it resets only a part of the data circuit and the DMA circuit is also reset.</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> * The following registers and bits are cleared by this bit:</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"> * Buffer Data Port register</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment"> * -Buffer is cleared and initialized.</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> * Present state register</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> * -Buffer Read Enable</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"> * -Buffer Write Enable</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment"> * -Read Transfer Active</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment"> * -Write Transfer Active</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> * -DAT Line Active</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> * -Command Inhibit (DAT)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> * Block Gap Control register</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> * -Continue Request</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment"> * -Stop At Block Gap Request</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> * Normal Interrupt status register</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> * -Buffer Read Ready</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment"> * -Buffer Write Ready</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"> * -DMA Interrupt</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment"> * -Block Gap Event</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"> * -Transfer Complete</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment"> * In UHS-II mode, this bit shall be set to 0</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment"> * 0x0 (FALSE): Work</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"> * 0x1 (TRUE): Reset</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> */</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa531e8af5c476f74c672681214f36f16">  938</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SW_RST_DAT_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab98800e62f2a151e9119e3f5a730541e">  939</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SW_RST_DAT_SHIFT (26U)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af6b1df8bd42cc852b1d83e59a0a38fa8">  940</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SW_RST_DAT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_SYS_CTRL_SW_RST_DAT_SHIFT) &amp; SDXC_SYS_CTRL_SW_RST_DAT_MASK)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af8589176ab573afe9fedacf9b60a7a87">  941</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SW_RST_DAT_GET(x) (((uint32_t)(x) &amp; SDXC_SYS_CTRL_SW_RST_DAT_MASK) &gt;&gt; SDXC_SYS_CTRL_SW_RST_DAT_SHIFT)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment">/*</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"> * SW_RST_CMD (RW)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment"> *</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment"> * Software Reset For CMD line</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> * This bit resets only a part of the command circuit to be able to issue a command.</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> * It bit is also used to initialize a UHS-II command circuit.</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> * This reset is effective only for a command issuing circuit (including response error statuses related to Command Inhibit (CMD) control) and does not affect the data transfer circuit.</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> * Host Controller can continue data transfer even after this reset is executed while handling subcommand-response errors.</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> * The following registers and bits are cleared by this bit:</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment"> * Present State register : Command Inhibit (CMD) bit</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment"> * Normal Interrupt Status register : Command Complete bit</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment"> * Error Interrupt Status : Response error statuses related to Command Inhibit (CMD) bit</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment"> * 0x0 (FALSE): Work</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment"> * 0x1 (TRUE): Reset</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment"> */</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a986d9ba1e8e6fa47d760495d46b04fc4">  959</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SW_RST_CMD_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6ea1cc82fb27d828463d3eabc7438f51">  960</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SW_RST_CMD_SHIFT (25U)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8bc8703f2adad66da59cf0a6833cbc1a">  961</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SW_RST_CMD_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_SYS_CTRL_SW_RST_CMD_SHIFT) &amp; SDXC_SYS_CTRL_SW_RST_CMD_MASK)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a27369745c8ad53c1e413c81a57655bfc">  962</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SW_RST_CMD_GET(x) (((uint32_t)(x) &amp; SDXC_SYS_CTRL_SW_RST_CMD_MASK) &gt;&gt; SDXC_SYS_CTRL_SW_RST_CMD_SHIFT)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span> </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">/*</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"> * SW_RST_ALL (RW)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment"> *</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment"> * Software Reset For All</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment"> * This reset affects the entire Host Controller except for the card detection circuit.</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment"> * During its initialization, the Host Driver sets this bit to 1 to reset the Host Controller.</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment"> * All registers are reset except the capabilities register.</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment"> * If this bit is set to 1, the Host Driver must issue reset command and reinitialize the card.</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> * 0x0 (FALSE): Work</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> * 0x1 (TRUE): Reset</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> */</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5a317408113535684adcef682193e38a">  976</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SW_RST_ALL_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac101c7c2ef6e758f3f35a529f849a158">  977</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SW_RST_ALL_SHIFT (24U)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a80df4ea2e9ec09b10cde976dfe762052">  978</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SW_RST_ALL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_SYS_CTRL_SW_RST_ALL_SHIFT) &amp; SDXC_SYS_CTRL_SW_RST_ALL_MASK)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac53eceb72a0446f5b467150294017162">  979</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SW_RST_ALL_GET(x) (((uint32_t)(x) &amp; SDXC_SYS_CTRL_SW_RST_ALL_MASK) &gt;&gt; SDXC_SYS_CTRL_SW_RST_ALL_SHIFT)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span> </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">/*</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment"> * TOUT_CNT (RW)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment"> *</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment"> * Data Timeout Counter Value.</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"> * This value determines the interval by which DAT line timeouts are detected.</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment"> * The Timeout clock frequency is generated by dividing the base clock TMCLK value by this value.</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment"> * When setting this register, prevent inadvertent timeout events by clearing the Data Timeout Error Status Enable (in the Error Interrupt Status Enable register).</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> * The values for these bits are:</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> * 0xF : Reserved</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> * 0xE : TMCLK x 2^27</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment"> * .........</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment"> * 0x1 : TMCLK x 2^14</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment"> * 0x0 : TMCLK x 2^13</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"> * Note: During a boot operating in an eMMC mode, an application must configure the boot data timeout value (approximately 1 sec) in this bit.</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"> */</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af36f103334f257450318b4aa0be70575">  996</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_TOUT_CNT_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0e4ac6a13f229feb1d72d46a0bb63fcc">  997</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_TOUT_CNT_SHIFT (16U)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6b3e33004a50a8cebda62f50a8072611">  998</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_TOUT_CNT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_SYS_CTRL_TOUT_CNT_SHIFT) &amp; SDXC_SYS_CTRL_TOUT_CNT_MASK)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a15faf99066e03cb0e6371c2c0c6da41a">  999</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_TOUT_CNT_GET(x) (((uint32_t)(x) &amp; SDXC_SYS_CTRL_TOUT_CNT_MASK) &gt;&gt; SDXC_SYS_CTRL_TOUT_CNT_SHIFT)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">/*</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment"> * FREQ_SEL (RW)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> *</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> * SDCLK/RCLK Frequency Select</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment"> * These bits are used to select the frequency of the SDCLK signal.</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> * These bits depend on setting of Preset Value Enable in the Host Control 2 register.</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment"> * If Preset Value Enable = 0, these bits are set by the Host Driver.</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment"> * If Preset Value Enable = 1, these bits are automatically set to a value specified in one of the Preset Value register.</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment"> * The value is reflected on the lower 8-bit of the card_clk_freq_selsignal.</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment"> * 10-bit Divided Clock Mode:</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment"> * 0x3FF : 1/2046 Divided clock</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment"> * ..........</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment"> * N : 1/2N Divided Clock</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> * ..........</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> * 0x002 : 1/4 Divided Clock</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> * 0x001 : 1/2 Divided Clock</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment"> * 0x000 : Base clock (10MHz - 255 MHz)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment"> * Programmable Clock Mode : Enables the Host System to select a fine grain SD clock frequency:</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment"> * 0x3FF : Base clock * M /1024</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment"> * ..........</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment"> * N-1 : Base clock * M /N</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment"> * ..........</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment"> * 0x002 : Base clock * M /3</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> * 0x001 : Base clock * M /2</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> * 0x000 : Base clock * M</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> */</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1a6183677738ce5d54bdfa9ca1b4cb71"> 1027</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_FREQ_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1b95ccfaefc2fbf355e098d56c68b547"> 1028</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_FREQ_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae299b2efdf7fc15eb2799aa3fbe095a7"> 1029</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_FREQ_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_SYS_CTRL_FREQ_SEL_SHIFT) &amp; SDXC_SYS_CTRL_FREQ_SEL_MASK)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6387931d26df438e7cfa4261a175d236"> 1030</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_FREQ_SEL_GET(x) (((uint32_t)(x) &amp; SDXC_SYS_CTRL_FREQ_SEL_MASK) &gt;&gt; SDXC_SYS_CTRL_FREQ_SEL_SHIFT)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span> </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">/*</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment"> * UPPER_FREQ_SEL (RW)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment"> *</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> * These bits specify the upper 2 bits of 10-bit SDCLK/RCLK Frequency Select control.</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment"> * The value is reflected on the upper 2 bits of the card_clk_freq_sel signal.</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment"> */</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6effa1802bc5a3e17c4bacc2a8685287"> 1038</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_UPPER_FREQ_SEL_MASK (0xC0U)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0e72c74fe10dd9c1967b18ca2e8165c3"> 1039</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_UPPER_FREQ_SEL_SHIFT (6U)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a547e87e44af643cb9b470fab2bafdd4d"> 1040</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_UPPER_FREQ_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_SYS_CTRL_UPPER_FREQ_SEL_SHIFT) &amp; SDXC_SYS_CTRL_UPPER_FREQ_SEL_MASK)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3384982cb7e3b7e50f4c8fac90650fe7"> 1041</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_UPPER_FREQ_SEL_GET(x) (((uint32_t)(x) &amp; SDXC_SYS_CTRL_UPPER_FREQ_SEL_MASK) &gt;&gt; SDXC_SYS_CTRL_UPPER_FREQ_SEL_SHIFT)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">/*</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment"> * CLK_GEN_SELECT (RW)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment"> *</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment"> * Clock Generator Select</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment"> * This bit is used to select the clock generator mode in SDCLK/RCLK Frequency Select.</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment"> * If Preset Value Enable = 0, this bit is set by the Host Driver.</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment"> * If Preset Value Enable = 1, this bit is automatically set to a value specified in one of the Preset Value registers.</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment"> * The value is reflected on the card_clk_gen_sel signal.</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment"> * 0x0 (FALSE): Divided Clock Mode</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment"> * 0x1 (TRUE): Programmable Clock Mode</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment"> */</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a832327ec67bfb1cd41998f4ea8b0bb39"> 1055</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_CLK_GEN_SELECT_MASK (0x20U)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9c76d5330e062a8506e5a87a72a02179"> 1056</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_CLK_GEN_SELECT_SHIFT (5U)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3946c237323df740c8d22f4c9a10d284"> 1057</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_CLK_GEN_SELECT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_SYS_CTRL_CLK_GEN_SELECT_SHIFT) &amp; SDXC_SYS_CTRL_CLK_GEN_SELECT_MASK)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3e2a02f7193c95766279c7e806bd04e4"> 1058</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_CLK_GEN_SELECT_GET(x) (((uint32_t)(x) &amp; SDXC_SYS_CTRL_CLK_GEN_SELECT_MASK) &gt;&gt; SDXC_SYS_CTRL_CLK_GEN_SELECT_SHIFT)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">/*</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment"> * PLL_ENABLE (RW)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment"> *</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment"> * PLL Enable</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment"> * This bit is used to activate the PLL (applicable when Host Version 4 Enable = 1).</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment"> * When Host Version 4 Enable = 0, INTERNAL_CLK_EN bit may be used to activate PLL. The value is reflected on the card_clk_en signal.</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment"> * Note: If this bit is not used to to active the PLL when Host Version 4 Enable = 1, it is recommended to set this bit to &#39;1&#39; .</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> * 0x0 (FALSE): PLL is in low power mode</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment"> * 0x1 (TRUE): PLL is enabled</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment"> */</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6b7b15a3eebfe2a345c7e9e9952d7926"> 1071</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_PLL_ENABLE_MASK (0x8U)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a33e306572bb08f6a0b3f44654a53df7a"> 1072</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_PLL_ENABLE_SHIFT (3U)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af667d8ae9e91595463782d7f61e4965c"> 1073</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_PLL_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_SYS_CTRL_PLL_ENABLE_SHIFT) &amp; SDXC_SYS_CTRL_PLL_ENABLE_MASK)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae5261625ca28fb503d9e06b2b2d278a0"> 1074</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_PLL_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_SYS_CTRL_PLL_ENABLE_MASK) &gt;&gt; SDXC_SYS_CTRL_PLL_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span> </div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">/*</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment"> * SD_CLK_EN (RW)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment"> *</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment"> * SD/eMMC Clock Enable</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment"> * This bit stops the SDCLK or RCLK when set to 0.</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment"> * The SDCLK/RCLK Frequency Select bit can be changed when this bit is set to 0.</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment"> * The value is reflected on the clk2card_on pin.</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"> * 0x0 (FALSE): Disable providing SDCLK/RCLK</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment"> * 0x1 (TRUE): Enable providing SDCLK/RCLK</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment"> */</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa6029d7ffb12680df88ad4050674e2e5"> 1087</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SD_CLK_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5e0b8f248f855071e4de42995e1ed650"> 1088</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SD_CLK_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3d8c867382a0e621aab2ea260cf502bf"> 1089</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SD_CLK_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_SYS_CTRL_SD_CLK_EN_SHIFT) &amp; SDXC_SYS_CTRL_SD_CLK_EN_MASK)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afacb2ccfac06e03733405a2cb722d0d4"> 1090</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_SD_CLK_EN_GET(x) (((uint32_t)(x) &amp; SDXC_SYS_CTRL_SD_CLK_EN_MASK) &gt;&gt; SDXC_SYS_CTRL_SD_CLK_EN_SHIFT)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span> </div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment">/*</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> * INTERNAL_CLK_STABLE (RW)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> *</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment"> * Internal Clock Stable</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment"> * This bit enables the Host Driver to check the clock stability twice after the Internal Clock Enable bit is set and after the PLL Enable bit is set.</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment"> * This bit reflects the synchronized value of the intclk_stable signal after the Internal Clock Enable bit is set to 1,</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment"> * and also reflects the synchronized value of the card_clk_stable signal after the PLL Enable bit is set to 1.</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment"> * 0x0 (FALSE): Not Ready</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"> * 0x1 (TRUE): Ready</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment"> */</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a240a94da0aaff0b9518ac3c48cf565ea"> 1103</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_INTERNAL_CLK_STABLE_MASK (0x2U)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7b466b652957ef2c24aa9ab2373b0560"> 1104</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_INTERNAL_CLK_STABLE_SHIFT (1U)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a993473e49ace552306dc25c3e0401446"> 1105</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_INTERNAL_CLK_STABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_SYS_CTRL_INTERNAL_CLK_STABLE_SHIFT) &amp; SDXC_SYS_CTRL_INTERNAL_CLK_STABLE_MASK)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a34209e3f5354d8237e2ddb691e92a2f2"> 1106</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_INTERNAL_CLK_STABLE_GET(x) (((uint32_t)(x) &amp; SDXC_SYS_CTRL_INTERNAL_CLK_STABLE_MASK) &gt;&gt; SDXC_SYS_CTRL_INTERNAL_CLK_STABLE_SHIFT)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span> </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment">/*</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment"> * INTERNAL_CLK_EN (RW)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment"> *</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment"> * Internal Clock Enable</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment"> * This bit is set to 0 when the Host Driver is not using the Host Controller or the Host Controller awaits a wakeup interrupt.</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment"> * The Host Controller must stop its internal clock to enter a very low power state.</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment"> * However, registers can still be read and written to. The value is reflected on the intclk_en signal.</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment"> * Note: If this bit is not used to control the internal clock (base clock and master clock), it is recommended to set this bit to &#39;1&#39; .</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment"> * 0x0 (FALSE): Stop</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment"> * 0x1 (TRUE): Oscillate</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment"> */</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2f19ad1d0fb58c2c983be619e1bc62ae"> 1120</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_INTERNAL_CLK_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8351a4e46e94ef0ee95f4c41193deb0b"> 1121</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_INTERNAL_CLK_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1c0bbd3d0d84230b71a284a8233e7f5c"> 1122</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_INTERNAL_CLK_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_SYS_CTRL_INTERNAL_CLK_EN_SHIFT) &amp; SDXC_SYS_CTRL_INTERNAL_CLK_EN_MASK)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6aa939c17adec4f680bb27c6c88c7ef9"> 1123</a></span><span class="preprocessor">#define SDXC_SYS_CTRL_INTERNAL_CLK_EN_GET(x) (((uint32_t)(x) &amp; SDXC_SYS_CTRL_INTERNAL_CLK_EN_MASK) &gt;&gt; SDXC_SYS_CTRL_INTERNAL_CLK_EN_SHIFT)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span> </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">/* Bitfield definition for register: INT_STAT */</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">/*</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment"> * BOOT_ACK_ERR (R/W1C)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment"> *</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment"> * Boot Acknowledgment Error</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment"> * This bit is set when there is a timeout for boot acknowledgement or when detecting boot ack status having a value other than 010. This is applicable only when boot acknowledgement is expected in eMMC mode.</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment"> * In SD/UHS-II mode, this bit is irrelevant.</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment"> */</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4117cdfb077297e964622dcff8ccc3b8"> 1133</a></span><span class="preprocessor">#define SDXC_INT_STAT_BOOT_ACK_ERR_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adb313cf85390b8b2c7099c767234696a"> 1134</a></span><span class="preprocessor">#define SDXC_INT_STAT_BOOT_ACK_ERR_SHIFT (28U)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7c7d66fa6c0a7db4d6ccefaa4eb527cc"> 1135</a></span><span class="preprocessor">#define SDXC_INT_STAT_BOOT_ACK_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_BOOT_ACK_ERR_SHIFT) &amp; SDXC_INT_STAT_BOOT_ACK_ERR_MASK)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a601c996691a9dbc3ee27d2e31cabc114"> 1136</a></span><span class="preprocessor">#define SDXC_INT_STAT_BOOT_ACK_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_BOOT_ACK_ERR_MASK) &gt;&gt; SDXC_INT_STAT_BOOT_ACK_ERR_SHIFT)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span> </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">/*</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment"> * RESP_ERR (R/W1C)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"> *</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"> * Response Error</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment"> * Host Controller Version 4.00 supports response error check function to avoid overhead of response error check by Host Driver during DMA execution.</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment"> * If Response Error Check Enable is set to 1 in the Transfer Mode register, Host Controller Checks R1 or R5 response. If an error is detected in a response, this bit is set to 1.This is applicable in SD/eMMC mode.</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment"> * 0x0 (FALSE): No error</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment"> * 0x1 (TRUE): Error</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment"> */</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a74b80d2e801b08c4776c7316b6ee4362"> 1148</a></span><span class="preprocessor">#define SDXC_INT_STAT_RESP_ERR_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a916971da4cc3cdbb9500686f8c3e4211"> 1149</a></span><span class="preprocessor">#define SDXC_INT_STAT_RESP_ERR_SHIFT (27U)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a44b32970f0df770b3a6f46e813e3771b"> 1150</a></span><span class="preprocessor">#define SDXC_INT_STAT_RESP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_RESP_ERR_SHIFT) &amp; SDXC_INT_STAT_RESP_ERR_MASK)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aefb0119d13b7d7f83a1ca686a3c05510"> 1151</a></span><span class="preprocessor">#define SDXC_INT_STAT_RESP_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_RESP_ERR_MASK) &gt;&gt; SDXC_INT_STAT_RESP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span> </div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment">/*</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment"> * TUNING_ERR (R/W1C)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment"> *</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment"> * Tuning Error</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment"> * This bit is set when an unrecoverable error is detected in a tuning circuit except during the tuning procedure</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment"> * (occurrence of an error during tuning procedure is indicated by Sampling Clock Select in the Host Control 2 register).</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment"> * By detecting Tuning Error, Host Driver needs to abort a command executing and perform tuning.</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment"> * To reset tuning circuit, Sampling Clock Select is set to 0 before executing tuning procedure.</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment"> * The Tuning Error is higher priority than the other error interrupts generated during data transfer.</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment"> * By detecting Tuning Error, the Host Driver must discard data transferred by a current read/write command and retry data transfer after the Host Controller retrieved from the tuning circuit error.</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment"> * This is applicable in SD/eMMC mode.</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment"> * 0x0 (FALSE): No error</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment"> * 0x1 (TRUE): Error</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment"> */</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6a4d4c6b5f1941db1e1b3335ef055e52"> 1168</a></span><span class="preprocessor">#define SDXC_INT_STAT_TUNING_ERR_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad15284369b651183965bc96a7cb9d4cc"> 1169</a></span><span class="preprocessor">#define SDXC_INT_STAT_TUNING_ERR_SHIFT (26U)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2208e8670a08f0a31c154a1fd8f8d9a8"> 1170</a></span><span class="preprocessor">#define SDXC_INT_STAT_TUNING_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_TUNING_ERR_SHIFT) &amp; SDXC_INT_STAT_TUNING_ERR_MASK)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a593ec6a582282fbdadc016b80e26cb26"> 1171</a></span><span class="preprocessor">#define SDXC_INT_STAT_TUNING_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_TUNING_ERR_MASK) &gt;&gt; SDXC_INT_STAT_TUNING_ERR_SHIFT)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment">/*</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment"> * ADMA_ERR (R/W1C)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"> *</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment"> * ADMA Error</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment"> * This bit is set when the Host Controller detects error during ADMA-based data transfer. The error could be due to following reasons:</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment"> * Error response received from System bus (Master I/F)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment"> * ADMA3,ADMA2 Descriptors invalid</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment"> * CQE Task or Transfer descriptors invalid</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment"> * When the error occurs, the state of the ADMA is saved in the ADMA Error Status register.</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment"> * In eMMC CQE mode:</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment"> * The Host Controller generates this Interrupt when it detects an invalid descriptor data (Valid=0) at the ST_FDS state.</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment"> * ADMA Error State in the ADMA Error Status indicates that an error has occurred in ST_FDS state.</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment"> * The Host Driver may find that Valid bit is not set at the error descriptor.</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment"> * 0x0 (FALSE): No error</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment"> * 0x1 (TRUE): Error</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment"> */</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a03041abb73166580a23176b26ec416ca"> 1190</a></span><span class="preprocessor">#define SDXC_INT_STAT_ADMA_ERR_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a20c8c8ae2845f0bdc0254dbf9926f247"> 1191</a></span><span class="preprocessor">#define SDXC_INT_STAT_ADMA_ERR_SHIFT (25U)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a77eff0f546ec5cc62ca7e7c2a2236064"> 1192</a></span><span class="preprocessor">#define SDXC_INT_STAT_ADMA_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_ADMA_ERR_SHIFT) &amp; SDXC_INT_STAT_ADMA_ERR_MASK)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac46266775e055bdd02caad6a077a4c71"> 1193</a></span><span class="preprocessor">#define SDXC_INT_STAT_ADMA_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_ADMA_ERR_MASK) &gt;&gt; SDXC_INT_STAT_ADMA_ERR_SHIFT)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span> </div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment">/*</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment"> * AUTO_CMD_ERR (R/W1C)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment"> *</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment"> * Auto CMD Error</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment"> * This error status is used by Auto CMD12 and Auto CMD23 in SD/eMMC mode.</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment"> * This bit is set when detecting that any of the bits D00 to D05 in Auto CMD Error Status register has changed from 0 to 1.</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment"> * D07 is effective in case of Auto CMD12. Auto CMD Error Status register is valid while this bit is set to 1 and may be cleared by clearing of this bit.</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment"> * 0x0 (FALSE): No error</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment"> * 0x1 (TRUE): Error</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment"> */</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab235191ad795f045025ffabc7a7e7847"> 1206</a></span><span class="preprocessor">#define SDXC_INT_STAT_AUTO_CMD_ERR_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4a7b8c52857c1baa83064d2ce405bdab"> 1207</a></span><span class="preprocessor">#define SDXC_INT_STAT_AUTO_CMD_ERR_SHIFT (24U)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afc00b17f3c7588dc95a6c2bf03ea41e2"> 1208</a></span><span class="preprocessor">#define SDXC_INT_STAT_AUTO_CMD_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_AUTO_CMD_ERR_SHIFT) &amp; SDXC_INT_STAT_AUTO_CMD_ERR_MASK)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af17ab7b27f27217e76da7b41944159df"> 1209</a></span><span class="preprocessor">#define SDXC_INT_STAT_AUTO_CMD_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_AUTO_CMD_ERR_MASK) &gt;&gt; SDXC_INT_STAT_AUTO_CMD_ERR_SHIFT)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">/*</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment"> * CUR_LMT_ERR (R/W1C)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment"> *</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment"> * Current Limit Error</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment"> * By setting the SD Bus Power bit in the Power Control register, the Host Controller is requested to supply power for the SD Bus.</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment"> * If the Host Controller supports the Current Limit function, it can be protected from an illegal card by stopping power supply to the card in which case this bit indicates a failure status.</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment"> * A reading of 1 for this bit means that the Host Controller is not supplying power to the SD card due to some failure.</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment"> * A reading of 0 for this bit means that the Host Controller is supplying power and no error has occurred.</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment"> * The Host Controller may require some sampling time to detect the current limit.</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment"> * SDXC Host Controller does not support this function, this bit is always set to 0.</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"> * 0x0 (FALSE): No error</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment"> * 0x1 (TRUE): Power Fail</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment"> */</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab06912c3ab32bb5f6627b03bdcfcda25"> 1225</a></span><span class="preprocessor">#define SDXC_INT_STAT_CUR_LMT_ERR_MASK (0x800000UL)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abfb2dd03cc1a0653d281caf660c2134c"> 1226</a></span><span class="preprocessor">#define SDXC_INT_STAT_CUR_LMT_ERR_SHIFT (23U)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a22a5109a444f26d747d53edf0b9e7223"> 1227</a></span><span class="preprocessor">#define SDXC_INT_STAT_CUR_LMT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_CUR_LMT_ERR_SHIFT) &amp; SDXC_INT_STAT_CUR_LMT_ERR_MASK)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae630b0a4a9e9de9709cf4e7c031e3449"> 1228</a></span><span class="preprocessor">#define SDXC_INT_STAT_CUR_LMT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_CUR_LMT_ERR_MASK) &gt;&gt; SDXC_INT_STAT_CUR_LMT_ERR_SHIFT)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment">/*</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment"> * DATA_END_BIT_ERR (R/W1C)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment"> *</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment"> * Data End Bit Error</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment"> * This error occurs in SD/eMMC mode either when detecting 0 at the end bit position of read data that uses the DAT line or at the end bit position of the CRC status.</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment"> * 0x0 (FALSE): No error</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment"> * 0x1 (TRUE): Error</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment"> */</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae353c1f5e99dc167c8f204668bfec8d4"> 1239</a></span><span class="preprocessor">#define SDXC_INT_STAT_DATA_END_BIT_ERR_MASK (0x400000UL)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae2848009ff586ef74a12f0b53b5debbb"> 1240</a></span><span class="preprocessor">#define SDXC_INT_STAT_DATA_END_BIT_ERR_SHIFT (22U)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a28536c0bb2ae9feaaca7d52a6c1e26c0"> 1241</a></span><span class="preprocessor">#define SDXC_INT_STAT_DATA_END_BIT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_DATA_END_BIT_ERR_SHIFT) &amp; SDXC_INT_STAT_DATA_END_BIT_ERR_MASK)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab6dccb6d5b63051f00dffe9bb8a26f67"> 1242</a></span><span class="preprocessor">#define SDXC_INT_STAT_DATA_END_BIT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_DATA_END_BIT_ERR_MASK) &gt;&gt; SDXC_INT_STAT_DATA_END_BIT_ERR_SHIFT)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span> </div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment">/*</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment"> * DATA_CRC_ERR (R/W1C)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment"> *</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment"> * Data CRC Error</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment"> * This error occurs in SD/eMMC mode when detecting CRC error when transferring read data which uses the DAT line,</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment"> * when detecting the Write CRC status having a value of other than 010 or when write CRC status timeout.</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment"> * 0x0 (FALSE): No error</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment"> * 0x1 (TRUE): Error</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment"> */</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a46a49175b5f1eccdd8364c1f420f7c0a"> 1254</a></span><span class="preprocessor">#define SDXC_INT_STAT_DATA_CRC_ERR_MASK (0x200000UL)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a998a031c72ee274fa19feff344e074c4"> 1255</a></span><span class="preprocessor">#define SDXC_INT_STAT_DATA_CRC_ERR_SHIFT (21U)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5580d912979d36907ec861cf8e389822"> 1256</a></span><span class="preprocessor">#define SDXC_INT_STAT_DATA_CRC_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_DATA_CRC_ERR_SHIFT) &amp; SDXC_INT_STAT_DATA_CRC_ERR_MASK)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae531b17d5fa3af71ff0303cd18303f5e"> 1257</a></span><span class="preprocessor">#define SDXC_INT_STAT_DATA_CRC_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_DATA_CRC_ERR_MASK) &gt;&gt; SDXC_INT_STAT_DATA_CRC_ERR_SHIFT)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">/*</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment"> * DATA_TOUT_ERR (R/W1C)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"> *</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment"> * Data Timeout Error</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment"> * This bit is set in SD/eMMC mode when detecting one of the following timeout conditions:</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment"> * Busy timeout for R1b, R5b type</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment"> * Busy timeout after Write CRC status</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment"> * Write CRC Status timeout</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment"> * Read Data timeout</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment"> * 0x0 (FALSE): No error</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment"> * 0x1 (TRUE): Time out</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment"> */</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2eed2875d5c81559ee018c5d4ea6858b"> 1272</a></span><span class="preprocessor">#define SDXC_INT_STAT_DATA_TOUT_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a99f18685a8682b5345d748575ce8c94d"> 1273</a></span><span class="preprocessor">#define SDXC_INT_STAT_DATA_TOUT_ERR_SHIFT (20U)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acd84fb6f90fdd63cde09fd24021a6bd6"> 1274</a></span><span class="preprocessor">#define SDXC_INT_STAT_DATA_TOUT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_DATA_TOUT_ERR_SHIFT) &amp; SDXC_INT_STAT_DATA_TOUT_ERR_MASK)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa7c6e911c861dc6bde8c69233e2ae601"> 1275</a></span><span class="preprocessor">#define SDXC_INT_STAT_DATA_TOUT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_DATA_TOUT_ERR_MASK) &gt;&gt; SDXC_INT_STAT_DATA_TOUT_ERR_SHIFT)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span> </div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">/*</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment"> * CMD_IDX_ERR (R/W1C)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"> *</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment"> * Command Index Error</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment"> * This bit is set if a Command Index error occurs in the command respons in SD/eMMC mode.</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment"> * 0x0 (FALSE): No error</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment"> * 0x1 (TRUE): Error</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment"> */</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afc95e3571b909b6e3858b7ad66de814e"> 1286</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_IDX_ERR_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6ad3b0347ac2dfda5949f589234abe3a"> 1287</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_IDX_ERR_SHIFT (19U)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a23cfb08be79f231ee09e8925e17f80b5"> 1288</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_IDX_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_CMD_IDX_ERR_SHIFT) &amp; SDXC_INT_STAT_CMD_IDX_ERR_MASK)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a36f9d831b963514206bac3ace0b0c639"> 1289</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_IDX_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_CMD_IDX_ERR_MASK) &gt;&gt; SDXC_INT_STAT_CMD_IDX_ERR_SHIFT)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span> </div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">/*</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment"> * CMD_END_BIT_ERR (R/W1C)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment"> *</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"> * Command End Bit Error</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment"> * This bit is set when detecting that the end bit of a command response is 0 in SD/eMMC mode.</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment"> * 0x0 (FALSE): No error</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment"> * 0x1 (TRUE): End Bit error generated</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment"> */</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abde39b95c6e6f8308ffebb4f0c199573"> 1300</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_END_BIT_ERR_MASK (0x40000UL)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8142c8a2a82e451b57fd025f6a375dbc"> 1301</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_END_BIT_ERR_SHIFT (18U)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a833a71de5d2b6b09f89ab6ec9fe810ed"> 1302</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_END_BIT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_CMD_END_BIT_ERR_SHIFT) &amp; SDXC_INT_STAT_CMD_END_BIT_ERR_MASK)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac9c25586c872e00e409f4e5c39ae4011"> 1303</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_END_BIT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_CMD_END_BIT_ERR_MASK) &gt;&gt; SDXC_INT_STAT_CMD_END_BIT_ERR_SHIFT)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span> </div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">/*</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"> * CMD_CRC_ERR (R/W1C)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> *</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment"> * Command CRC Error</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment"> * Command CRC Error is generated in SD/eMMC mode for following two cases.</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment"> * If a response is returned and the Command Timeout Error is set to 0 (indicating no timeout), this bit is set to 1 when detecting a CRC error in the command response.</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment"> * The Host Controller detects a CMD line conflict by monitoring the CMD line when a command is issued.</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment"> * If the Host Controller drives the CMD line to 1 level,</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment"> * but detects 0 level on the CMD line at the next SD clock edge, then the Host Controller aborts the command (stop driving CMD line) and set this bit to 1.</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment"> * The Command Timeout Error is also set to 1 to distinguish a CMD line conflict.</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment"> * 0x0 (FALSE): No error</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment"> * 0x1 (TRUE): CRC error generated</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment"> */</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a29db956b5dbf778ceb8f6f65ad6b429c"> 1319</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_CRC_ERR_MASK (0x20000UL)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a93f4be1c34260ad2b7fcb5708d5da3e1"> 1320</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_CRC_ERR_SHIFT (17U)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1c41dfe1fdc02002f097cbc3d291016a"> 1321</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_CRC_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_CMD_CRC_ERR_SHIFT) &amp; SDXC_INT_STAT_CMD_CRC_ERR_MASK)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae2bb896a92c73ddd1454aa183b765c8e"> 1322</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_CRC_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_CMD_CRC_ERR_MASK) &gt;&gt; SDXC_INT_STAT_CMD_CRC_ERR_SHIFT)</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span> </div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment">/*</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment"> * CMD_TOUT_ERR (R/W1C)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment"> *</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment"> * Command Timeout Error</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment"> * In SD/eMMC Mode,this bit is set only if no response is returned within 64 SD clock cycles from the end bit of the command.</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment"> * If the Host Controller detects a CMD line conflict, along with Command CRC Error bit, this bit is set to 1, without waiting for 64 SD/eMMC card clock cycles.</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment"> * 0x0 (FALSE): No error</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment"> * 0x1 (TRUE): Time out</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment"> */</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af759e6193b3a5704a8dcfd65095656e5"> 1334</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_TOUT_ERR_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5dc1994635f827efb44b241dd5394c9b"> 1335</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_TOUT_ERR_SHIFT (16U)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0765047080d35d73bc82736f3e52455d"> 1336</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_TOUT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_CMD_TOUT_ERR_SHIFT) &amp; SDXC_INT_STAT_CMD_TOUT_ERR_MASK)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a968d33e7590f531b1bbde570a17e3867"> 1337</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_TOUT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_CMD_TOUT_ERR_MASK) &gt;&gt; SDXC_INT_STAT_CMD_TOUT_ERR_SHIFT)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span> </div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">/*</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment"> * ERR_INTERRUPT (RO)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment"> *</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment"> * Error Interrupt</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment"> * If any of the bits in the Error Interrupt Status register are set, then this bit is set.</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment"> * 0x0 (FALSE): No Error</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment"> * 0x1 (TRUE): Error</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment"> */</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae14eddddff2c0b9089d113dc49373330"> 1348</a></span><span class="preprocessor">#define SDXC_INT_STAT_ERR_INTERRUPT_MASK (0x8000U)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4050a6059a5bff33285a16df48874b09"> 1349</a></span><span class="preprocessor">#define SDXC_INT_STAT_ERR_INTERRUPT_SHIFT (15U)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad215c092b652e6f2e99f50925db807c2"> 1350</a></span><span class="preprocessor">#define SDXC_INT_STAT_ERR_INTERRUPT_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_ERR_INTERRUPT_MASK) &gt;&gt; SDXC_INT_STAT_ERR_INTERRUPT_SHIFT)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span> </div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">/*</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment"> * CQE_EVENT (R/W1C)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment"> *</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment"> * Command Queuing Event</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment"> * This status is set if Command Queuing/Crypto related event has occurred in eMMC/SD mode. Read CQHCI&#39;s CQIS/CRNQIS register for more details.</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment"> * 0x0 (FALSE): No Event</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment"> * 0x1 (TRUE): Command Queuing Event is detected</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment"> */</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aad46a06ffce19aaa84e795ec79743dc8"> 1361</a></span><span class="preprocessor">#define SDXC_INT_STAT_CQE_EVENT_MASK (0x4000U)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af50436daffe9829decb09e943b437ff0"> 1362</a></span><span class="preprocessor">#define SDXC_INT_STAT_CQE_EVENT_SHIFT (14U)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#addbf8da2dc4012e4d28cced15791d0bf"> 1363</a></span><span class="preprocessor">#define SDXC_INT_STAT_CQE_EVENT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_CQE_EVENT_SHIFT) &amp; SDXC_INT_STAT_CQE_EVENT_MASK)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac65b6893fd82fa5c798098b9f1662003"> 1364</a></span><span class="preprocessor">#define SDXC_INT_STAT_CQE_EVENT_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_CQE_EVENT_MASK) &gt;&gt; SDXC_INT_STAT_CQE_EVENT_SHIFT)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span> </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment">/*</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment"> * FX_EVENT (RO)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment"> *</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment"> * FX Event</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment"> * This status is set when R[14] of response register is set to 1 and Response Type R1/R5 is set to 0 in Transfer Mode register. This interrupt is used with response check function.</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment"> * 0x0 (FALSE): No Event</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment"> * 0x1 (TRUE): FX Event is detected</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment"> */</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7067c53a61002838d3a9587017b6310d"> 1375</a></span><span class="preprocessor">#define SDXC_INT_STAT_FX_EVENT_MASK (0x2000U)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a32b9501c775fccbeae7ec99c675b875b"> 1376</a></span><span class="preprocessor">#define SDXC_INT_STAT_FX_EVENT_SHIFT (13U)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af4de8d01ab88a117ad93fd0c1f8088e7"> 1377</a></span><span class="preprocessor">#define SDXC_INT_STAT_FX_EVENT_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_FX_EVENT_MASK) &gt;&gt; SDXC_INT_STAT_FX_EVENT_SHIFT)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">/*</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment"> * RE_TUNE_EVENT (RO)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment"> *</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment"> * Re-tuning Event</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment"> * This bit is set if the Re-Tuning Request changes from 0 to 1. Re-Tuning request is not supported.</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment"> */</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1e260471133904ae3ac8c886ed7168a1"> 1385</a></span><span class="preprocessor">#define SDXC_INT_STAT_RE_TUNE_EVENT_MASK (0x1000U)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a33767c918c9b63896211d8942b2aa26a"> 1386</a></span><span class="preprocessor">#define SDXC_INT_STAT_RE_TUNE_EVENT_SHIFT (12U)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a47c5d1689b0dd0776f1a249fa7f548b2"> 1387</a></span><span class="preprocessor">#define SDXC_INT_STAT_RE_TUNE_EVENT_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_RE_TUNE_EVENT_MASK) &gt;&gt; SDXC_INT_STAT_RE_TUNE_EVENT_SHIFT)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span> </div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">/*</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment"> * CARD_INTERRUPT (RO)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment"> *</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment"> * Card Interrupt</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment"> * This bit reflects the synchronized value of:</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment"> * DAT[1] Interrupt Input for SD Mode</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment"> * DAT[2] Interrupt Input for UHS-II Mode</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment"> * 0x0 (FALSE): No Card Interrupt</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment"> * 0x1 (TRUE): Generate Card Interrupt</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment"> */</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abd5b34a64c92b7c535d16d8eb65999af"> 1400</a></span><span class="preprocessor">#define SDXC_INT_STAT_CARD_INTERRUPT_MASK (0x100U)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3cd0339e2867dbd303912e95a74f57f5"> 1401</a></span><span class="preprocessor">#define SDXC_INT_STAT_CARD_INTERRUPT_SHIFT (8U)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9967f7367747478184e50665ffa796a0"> 1402</a></span><span class="preprocessor">#define SDXC_INT_STAT_CARD_INTERRUPT_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_CARD_INTERRUPT_MASK) &gt;&gt; SDXC_INT_STAT_CARD_INTERRUPT_SHIFT)</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span> </div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment">/*</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment"> * CARD_REMOVAL (R/W1C)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment"> *</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment"> * Card Removal</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="comment"> * This bit is set if the Card Inserted in the Present State register changes from 1 to 0.</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment"> * 0x0 (FALSE): Card state stable or Debouncing</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment"> * 0x1 (TRUE): Card Removed</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment"> */</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a094b4d815982b6e5118dc7f77c8e02eb"> 1413</a></span><span class="preprocessor">#define SDXC_INT_STAT_CARD_REMOVAL_MASK (0x80U)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2886a141fc65636b70efdd2692889e3d"> 1414</a></span><span class="preprocessor">#define SDXC_INT_STAT_CARD_REMOVAL_SHIFT (7U)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a42f68673b99fde5e09ee1078ebde15d6"> 1415</a></span><span class="preprocessor">#define SDXC_INT_STAT_CARD_REMOVAL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_CARD_REMOVAL_SHIFT) &amp; SDXC_INT_STAT_CARD_REMOVAL_MASK)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a93154cad92c4babb29c3eb5efa7eab3e"> 1416</a></span><span class="preprocessor">#define SDXC_INT_STAT_CARD_REMOVAL_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_CARD_REMOVAL_MASK) &gt;&gt; SDXC_INT_STAT_CARD_REMOVAL_SHIFT)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span> </div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment">/*</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="comment"> * CARD_INSERTION (R/W1C)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment"> *</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment"> * Card Insertion</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment"> * This bit is set if the Card Inserted in the Present State register changes from 0 to 1.</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment"> * 0x0 (FALSE): Card state stable or Debouncing</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment"> * 0x1 (TRUE): Card Inserted</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment"> */</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae7bb0b2bdeece792f4b00583feb32c2a"> 1427</a></span><span class="preprocessor">#define SDXC_INT_STAT_CARD_INSERTION_MASK (0x40U)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4e47f28928e14ffb7ef3eedc3ba862fb"> 1428</a></span><span class="preprocessor">#define SDXC_INT_STAT_CARD_INSERTION_SHIFT (6U)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#add31e1f9aa6f767084166c18a15c3e8d"> 1429</a></span><span class="preprocessor">#define SDXC_INT_STAT_CARD_INSERTION_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_CARD_INSERTION_SHIFT) &amp; SDXC_INT_STAT_CARD_INSERTION_MASK)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#accbe2dfec18e0af208a8c3225e1d7870"> 1430</a></span><span class="preprocessor">#define SDXC_INT_STAT_CARD_INSERTION_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_CARD_INSERTION_MASK) &gt;&gt; SDXC_INT_STAT_CARD_INSERTION_SHIFT)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span> </div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment">/*</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment"> * BUF_RD_READY (R/W1C)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment"> *</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment"> * Buffer Read Ready</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment"> * This bit is set if the Buffer Read Enable changes from 0 to 1.</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment"> * 0x0 (FALSE): Not ready to read buffer</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment"> * 0x1 (TRUE): Ready to read buffer</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment"> */</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae9a9bba65ad61701d18330a4062f5f2d"> 1441</a></span><span class="preprocessor">#define SDXC_INT_STAT_BUF_RD_READY_MASK (0x20U)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8313f4f023c74c2c2a74989fa25b7028"> 1442</a></span><span class="preprocessor">#define SDXC_INT_STAT_BUF_RD_READY_SHIFT (5U)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a64b41774ebeefd61e3d0bbd025efb4ed"> 1443</a></span><span class="preprocessor">#define SDXC_INT_STAT_BUF_RD_READY_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_BUF_RD_READY_SHIFT) &amp; SDXC_INT_STAT_BUF_RD_READY_MASK)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a25bf8e66425743b967a295844c354553"> 1444</a></span><span class="preprocessor">#define SDXC_INT_STAT_BUF_RD_READY_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_BUF_RD_READY_MASK) &gt;&gt; SDXC_INT_STAT_BUF_RD_READY_SHIFT)</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span> </div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment">/*</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment"> * BUF_WR_READY (R/W1C)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment"> *</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment"> * Buffer Write Ready</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment"> * This bit is set if the Buffer Write Enable changes from 0 to 1.</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment"> * 0x0 (FALSE): Not ready to write buffer</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment"> * 0x1 (TRUE): Ready to write buffer</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="comment"> */</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4af3aed338adc11e4eb170df95c8afef"> 1455</a></span><span class="preprocessor">#define SDXC_INT_STAT_BUF_WR_READY_MASK (0x10U)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a31fe372ac66d188d5e2cd217647e0f4e"> 1456</a></span><span class="preprocessor">#define SDXC_INT_STAT_BUF_WR_READY_SHIFT (4U)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab89f3ba94aa35ff4efeff6a0c677028c"> 1457</a></span><span class="preprocessor">#define SDXC_INT_STAT_BUF_WR_READY_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_BUF_WR_READY_SHIFT) &amp; SDXC_INT_STAT_BUF_WR_READY_MASK)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae24909e146509229b8802cfb7de506e6"> 1458</a></span><span class="preprocessor">#define SDXC_INT_STAT_BUF_WR_READY_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_BUF_WR_READY_MASK) &gt;&gt; SDXC_INT_STAT_BUF_WR_READY_SHIFT)</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span> </div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment">/*</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment"> * DMA_INTERRUPT (R/W1C)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment"> *</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment"> * DMA Interrupt</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="comment"> * This bit is set if the Host Controller detects the SDMA Buffer Boundary during transfer.</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment"> * In case of ADMA, by setting the Int field in the descriptor table, the Host controller generates this interrupt.</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment"> * This interrupt is not generated after a Transfer Complete.</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment"> * 0x0 (FALSE): No DMA Interrupt</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment"> * 0x1 (TRUE): DMA Interrupt is generated</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment"> */</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abd29fba0e4752221ce06e5c50b5380b1"> 1471</a></span><span class="preprocessor">#define SDXC_INT_STAT_DMA_INTERRUPT_MASK (0x8U)</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acee6abfa76b61f9058b543fb2e15369a"> 1472</a></span><span class="preprocessor">#define SDXC_INT_STAT_DMA_INTERRUPT_SHIFT (3U)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2ca9a62b723a5b9a3e0284a482cead32"> 1473</a></span><span class="preprocessor">#define SDXC_INT_STAT_DMA_INTERRUPT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_DMA_INTERRUPT_SHIFT) &amp; SDXC_INT_STAT_DMA_INTERRUPT_MASK)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab2e03b9b0a4f46a6c99db2a3979e3b75"> 1474</a></span><span class="preprocessor">#define SDXC_INT_STAT_DMA_INTERRUPT_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_DMA_INTERRUPT_MASK) &gt;&gt; SDXC_INT_STAT_DMA_INTERRUPT_SHIFT)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span> </div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment">/*</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment"> * BGAP_EVENT (R/W1C)</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment"> *</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment"> * Block Gap Event</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment"> * This bit is set when both read/write transaction is stopped at block gap due to a Stop at Block Gap Request.</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment"> * 0x0 (FALSE): No Block Gap Event</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment"> * 0x1 (TRUE): Transaction stopped at block gap</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment"> */</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6a270132e8a546da1071a290aee6e729"> 1485</a></span><span class="preprocessor">#define SDXC_INT_STAT_BGAP_EVENT_MASK (0x4U)</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8d92f836a79fa921ba695ef8ed1ce359"> 1486</a></span><span class="preprocessor">#define SDXC_INT_STAT_BGAP_EVENT_SHIFT (2U)</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7e015c7337f4dd03e136cefb88e23a2c"> 1487</a></span><span class="preprocessor">#define SDXC_INT_STAT_BGAP_EVENT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_BGAP_EVENT_SHIFT) &amp; SDXC_INT_STAT_BGAP_EVENT_MASK)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab3306f87496b58ed269ff26c5d7838de"> 1488</a></span><span class="preprocessor">#define SDXC_INT_STAT_BGAP_EVENT_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_BGAP_EVENT_MASK) &gt;&gt; SDXC_INT_STAT_BGAP_EVENT_SHIFT)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span> </div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment">/*</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="comment"> * XFER_COMPLETE (R/W1C)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="comment"> *</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="comment"> * Transfer Complete</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="comment"> * This bit is set when a read/write transfer and a command with status busy is completed.</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment"> * 0x0 (FALSE): Not complete</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment"> * 0x1 (TRUE): Command execution is completed</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment"> */</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abc38bd15f6a07660c7434b916ac26aba"> 1499</a></span><span class="preprocessor">#define SDXC_INT_STAT_XFER_COMPLETE_MASK (0x2U)</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af40e36a3f6ba7704d693b38f8c577659"> 1500</a></span><span class="preprocessor">#define SDXC_INT_STAT_XFER_COMPLETE_SHIFT (1U)</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2846be2623641a8c2e09d25815a12878"> 1501</a></span><span class="preprocessor">#define SDXC_INT_STAT_XFER_COMPLETE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_XFER_COMPLETE_SHIFT) &amp; SDXC_INT_STAT_XFER_COMPLETE_MASK)</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae28fff45cfb43032d013203cf16383ec"> 1502</a></span><span class="preprocessor">#define SDXC_INT_STAT_XFER_COMPLETE_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_XFER_COMPLETE_MASK) &gt;&gt; SDXC_INT_STAT_XFER_COMPLETE_SHIFT)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span> </div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">/*</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment"> * CMD_COMPLETE (R/W1C)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment"> *</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment"> * Command Complete</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment"> * In an SD/eMMC Mode, this bit is set when the end bit of a response except for Auto CMD12 and Auto CMD23.</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment"> * This interrupt is not generated when the Response Interrupt Disable in Transfer Mode Register is set to 1.</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment"> * 0x0 (FALSE): No command complete</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment"> * 0x1 (TRUE): Command Complete</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment"> */</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a86f4809b08406fa29e93ba604844625a"> 1514</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_COMPLETE_MASK (0x1U)</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9b51fc0f9013a3dd42881dceeac4359b"> 1515</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_COMPLETE_SHIFT (0U)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a195d4b537c0e67c69d19e4d2bd266c65"> 1516</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_COMPLETE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_CMD_COMPLETE_SHIFT) &amp; SDXC_INT_STAT_CMD_COMPLETE_MASK)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ace9cf79dc415965d46aa78dd077cf475"> 1517</a></span><span class="preprocessor">#define SDXC_INT_STAT_CMD_COMPLETE_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_CMD_COMPLETE_MASK) &gt;&gt; SDXC_INT_STAT_CMD_COMPLETE_SHIFT)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span> </div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment">/* Bitfield definition for register: INT_STAT_EN */</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="comment">/*</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="comment"> * BOOT_ACK_ERR_STAT_EN (RW)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment"> *</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment"> * Boot Acknowledgment Error (eMMC Mode only)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment"> * Setting this bit to 1 enables setting of Boot Acknowledgment Error in Error Interrupt Status register (INT_STAT).</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="comment"> */</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9b57b554a0bbd52770c8c0aeb29f732a"> 1529</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BOOT_ACK_ERR_STAT_EN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ada9654513e27c419b64480591e284429"> 1530</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BOOT_ACK_ERR_STAT_EN_SHIFT (28U)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3fb2c54066a083e979c46c8fb7c00665"> 1531</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BOOT_ACK_ERR_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_BOOT_ACK_ERR_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_BOOT_ACK_ERR_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6b617d6c8cf97e7d464a245a0e3e1279"> 1532</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BOOT_ACK_ERR_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_BOOT_ACK_ERR_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_BOOT_ACK_ERR_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span> </div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment">/*</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment"> * RESP_ERR_STAT_EN (RW)</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment"> *</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment"> * Response Error Status Enable (SD Mode only)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment"> */</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a24684930dbe73d5372398fb5b069b370"> 1542</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_RESP_ERR_STAT_EN_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab7fe1b246a437efb91fed144edccabb5"> 1543</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_RESP_ERR_STAT_EN_SHIFT (27U)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2fe3a93b554a0407eff19c158aa90a1d"> 1544</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_RESP_ERR_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_RESP_ERR_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_RESP_ERR_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a67994efa7512f092b76b6b3c043b6c26"> 1545</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_RESP_ERR_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_RESP_ERR_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_RESP_ERR_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span> </div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment">/*</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment"> * TUNING_ERR_STAT_EN (RW)</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment"> *</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment"> * Tuning Error Status Enable (UHS-I Mode only)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="comment"> */</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a81bbff6e7f042eb30e316ddc84e8db0a"> 1555</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_TUNING_ERR_STAT_EN_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5163866055ebfa0e565eaa1a23cc87a5"> 1556</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_TUNING_ERR_STAT_EN_SHIFT (26U)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1025736513ccfc4c20b7ab6e489e849d"> 1557</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_TUNING_ERR_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_TUNING_ERR_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_TUNING_ERR_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9a8565f37ff38cd5df9ee02c5a1f1ad7"> 1558</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_TUNING_ERR_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_TUNING_ERR_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_TUNING_ERR_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span> </div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment">/*</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment"> * ADMA_ERR_STAT_EN (RW)</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment"> *</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment"> * ADMA Error Status Enable</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="comment"> */</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6350c24cc06586667560dc1b2891fd31"> 1568</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_ADMA_ERR_STAT_EN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acf08f7f8d6ade518ca3874edbc9dc456"> 1569</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_ADMA_ERR_STAT_EN_SHIFT (25U)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7bc1857c1bd0534aad970ec69c929888"> 1570</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_ADMA_ERR_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_ADMA_ERR_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_ADMA_ERR_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab77050dd9bd87ca15fdbb1457b3c0e5c"> 1571</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_ADMA_ERR_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_ADMA_ERR_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_ADMA_ERR_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span> </div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="comment">/*</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment"> * AUTO_CMD_ERR_STAT_EN (RW)</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment"> *</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="comment"> * Auto CMD Error Status Enable (SD/eMMC Mode only).</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment"> */</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4999d864a1f3a2e8ed20e96116db8db9"> 1581</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_AUTO_CMD_ERR_STAT_EN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa0e810aeffbb9907b646fa130c77ac05"> 1582</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_AUTO_CMD_ERR_STAT_EN_SHIFT (24U)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a29de8c995d52042ac5aefb89f4e99463"> 1583</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_AUTO_CMD_ERR_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_AUTO_CMD_ERR_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_AUTO_CMD_ERR_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a67298be6e2a395919a9f5c988ac84e3b"> 1584</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_AUTO_CMD_ERR_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_AUTO_CMD_ERR_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_AUTO_CMD_ERR_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span> </div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="comment">/*</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="comment"> * CUR_LMT_ERR_STAT_EN (RW)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="comment"> *</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment"> * Current Limit Error Status Enable</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment"> */</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa9668057edb19204a890f51015668958"> 1594</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CUR_LMT_ERR_STAT_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad5fe1e73450617907ee80afa3c5f442b"> 1595</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CUR_LMT_ERR_STAT_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa9a5d505dd1fcfe316a6b1476aaeae77"> 1596</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CUR_LMT_ERR_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_CUR_LMT_ERR_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_CUR_LMT_ERR_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af714b6ac575651dbb1b004bcfcaa9bcf"> 1597</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CUR_LMT_ERR_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_CUR_LMT_ERR_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_CUR_LMT_ERR_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span> </div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment">/*</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="comment"> * DATA_END_BIT_ERR_STAT_EN (RW)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="comment"> *</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment"> * Data End Bit Error Status Enable (SD/eMMC Mode only).</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment"> */</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8bd4f341948f4a011d71ed56b4d1d73f"> 1607</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DATA_END_BIT_ERR_STAT_EN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae52cde01bba25821ae425e6b4404e2bf"> 1608</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DATA_END_BIT_ERR_STAT_EN_SHIFT (22U)</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9f8adc3ec7d696d53b470b9d753e1a13"> 1609</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DATA_END_BIT_ERR_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_DATA_END_BIT_ERR_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_DATA_END_BIT_ERR_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad189331c0fa29fc70d8f97cce0cdf719"> 1610</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DATA_END_BIT_ERR_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_DATA_END_BIT_ERR_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_DATA_END_BIT_ERR_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span> </div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="comment">/*</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="comment"> * DATA_CRC_ERR_STAT_EN (RW)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment"> *</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment"> * Data CRC Error Status Enable (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment"> */</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6a741cad21fea59524e8250494c2b789"> 1620</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DATA_CRC_ERR_STAT_EN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9b1f28149a66ee0242abbd0781a7ee62"> 1621</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DATA_CRC_ERR_STAT_EN_SHIFT (21U)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aaed98019b9c2757a6d9b5f6413076d51"> 1622</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DATA_CRC_ERR_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_DATA_CRC_ERR_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_DATA_CRC_ERR_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aac76941358fbed945f18b23c83eaba75"> 1623</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DATA_CRC_ERR_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_DATA_CRC_ERR_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_DATA_CRC_ERR_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span> </div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">/*</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment"> * DATA_TOUT_ERR_STAT_EN (RW)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment"> *</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="comment"> * Data Timeout Error Status Enable (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment"> */</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5d1d5540cc5b1abca850070e96004a47"> 1633</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DATA_TOUT_ERR_STAT_EN_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a60e6d179bf4b81194642f03e358cff05"> 1634</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DATA_TOUT_ERR_STAT_EN_SHIFT (20U)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aae5eeb6761aba5b05992e85ab1942b71"> 1635</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DATA_TOUT_ERR_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_DATA_TOUT_ERR_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_DATA_TOUT_ERR_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a83302e92a9ef4951a90df19f4410ee99"> 1636</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DATA_TOUT_ERR_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_DATA_TOUT_ERR_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_DATA_TOUT_ERR_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span> </div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="comment">/*</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="comment"> * CMD_IDX_ERR_STAT_EN (RW)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment"> *</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment"> * Command Index Error Status Enable (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment"> */</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a990f98af0b5df3753795722eee75f80f"> 1646</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_IDX_ERR_STAT_EN_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abeceb9334f6fe31a3c7bfd82040e83c8"> 1647</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_IDX_ERR_STAT_EN_SHIFT (19U)</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aed820fdb18a411cc6983a6e56473658e"> 1648</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_IDX_ERR_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_CMD_IDX_ERR_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_CMD_IDX_ERR_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad6bbbc146fe8d89355aa31bb002ab170"> 1649</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_IDX_ERR_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_CMD_IDX_ERR_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_CMD_IDX_ERR_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span> </div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="comment">/*</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="comment"> * CMD_END_BIT_ERR_STAT_EN (RW)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment"> *</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment"> * Command End Bit Error Status Enable (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment"> */</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a305b682a2842a24f1cd5ffb8b6904484"> 1659</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_END_BIT_ERR_STAT_EN_MASK (0x40000UL)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9323ebad023d13d0b46361915f9d89b6"> 1660</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_END_BIT_ERR_STAT_EN_SHIFT (18U)</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a755eb626bce9c482564a4af2dbb48fea"> 1661</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_END_BIT_ERR_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_CMD_END_BIT_ERR_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_CMD_END_BIT_ERR_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8fcb4899dcb7e8a4e36eeabedd665c49"> 1662</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_END_BIT_ERR_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_CMD_END_BIT_ERR_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_CMD_END_BIT_ERR_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span> </div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="comment">/*</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="comment"> * CMD_CRC_ERR_STAT_EN (RW)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="comment"> *</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment"> * Command CRC Error Status Enable (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment"> */</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1e5d750e17a5cbfb58e98124c4b3ac51"> 1672</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_CRC_ERR_STAT_EN_MASK (0x20000UL)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae4ced7821006191f207160d35ce5fc9b"> 1673</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_CRC_ERR_STAT_EN_SHIFT (17U)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adf4fa0928e6b0b3be1f5515b61fb6617"> 1674</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_CRC_ERR_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_CMD_CRC_ERR_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_CMD_CRC_ERR_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8e788bc6fcfe887a5d6b7dbccb95442d"> 1675</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_CRC_ERR_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_CMD_CRC_ERR_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_CMD_CRC_ERR_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span> </div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment">/*</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment"> * CMD_TOUT_ERR_STAT_EN (RW)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment"> *</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="comment"> * Command Timeout Error Status Enable (SD/eMMC Mode only).</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="comment"> */</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab343a85ce4e233e5a5a44342e69172f5"> 1685</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_TOUT_ERR_STAT_EN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8088daf709d9e184d14c25e0787d755c"> 1686</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_TOUT_ERR_STAT_EN_SHIFT (16U)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aff0ef7a61b641fc8b70595bbf7cc20e7"> 1687</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_TOUT_ERR_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_CMD_TOUT_ERR_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_CMD_TOUT_ERR_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aba27b224dae4a5b983bb96ee56d290cf"> 1688</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_TOUT_ERR_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_CMD_TOUT_ERR_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_CMD_TOUT_ERR_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span> </div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment">/*</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment"> * CQE_EVENT_STAT_EN (RW)</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment"> *</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="comment"> * CQE Event Status Enable</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="comment"> */</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afb278ddfd25a2eb5c004834919c63877"> 1698</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CQE_EVENT_STAT_EN_MASK (0x4000U)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a56b681fe0cca697e81ec6711d2a69cbd"> 1699</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CQE_EVENT_STAT_EN_SHIFT (14U)</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a11059ce9928c86da8de215e9cdfe5115"> 1700</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CQE_EVENT_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_CQE_EVENT_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_CQE_EVENT_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3eff4fb939a7d2a53e5e036ad2716011"> 1701</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CQE_EVENT_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_CQE_EVENT_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_CQE_EVENT_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span> </div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment">/*</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment"> * FX_EVENT_STAT_EN (RW)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment"> *</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment"> * FX Event Status Enable</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment"> * This bit is added from Version 4.10.</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="comment"> */</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9a80c5d9b86ef557db16334393a8e5ac"> 1712</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_FX_EVENT_STAT_EN_MASK (0x2000U)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9bc97c73ec927df80aa1a68746be7410"> 1713</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_FX_EVENT_STAT_EN_SHIFT (13U)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4c6aa36a30eac1c9ad3ccdb089e612dd"> 1714</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_FX_EVENT_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_FX_EVENT_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_FX_EVENT_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a83f7b30866125951294f1ec110a595df"> 1715</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_FX_EVENT_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_FX_EVENT_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_FX_EVENT_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span> </div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment">/*</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment"> * RE_TUNE_EVENT_STAT_EN (RW)</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="comment"> *</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment"> * Re-Tuning Event (UHS-I only) Status Enable</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment"> */</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0da49a732a4aa629cb0a8c73faaf38c6"> 1725</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_RE_TUNE_EVENT_STAT_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5589bfd6e9b08b943b62fcff04fb5957"> 1726</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_RE_TUNE_EVENT_STAT_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a86cee32d0dedc8d515d7e6abfa0d5007"> 1727</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_RE_TUNE_EVENT_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_RE_TUNE_EVENT_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_RE_TUNE_EVENT_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aef8a90c697ac852987266d1844e8f02c"> 1728</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_RE_TUNE_EVENT_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_RE_TUNE_EVENT_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_RE_TUNE_EVENT_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span> </div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="comment">/*</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="comment"> * CARD_INTERRUPT_STAT_EN (RW)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="comment"> *</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment"> * Card Interrupt Status Enable</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment"> * If this bit is set to 0, the Host Controller clears the interrupt request to the System.</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment"> * The Card Interrupt detection is stopped when this bit is cleared and restarted when this bit is set to 1.</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment"> * The Host Driver may clear the Card Interrupt Status Enable before servicing the Card Interrupt and may set this bit again after all interrupt requests from the card are cleared to prevent inadvertent interrupts.</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment"> * By setting this bit to 0, interrupt input must be masked by implementation so that the interrupt input is not affected by external signal in any state (for example, floating).</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment"> */</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa00a07e5f0a49c40a9684bf6521945e7"> 1742</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CARD_INTERRUPT_STAT_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1660a85faeb85f41e74f87bf7c5f005a"> 1743</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CARD_INTERRUPT_STAT_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a22091c428b16dd77c6a2753479ee5652"> 1744</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CARD_INTERRUPT_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_CARD_INTERRUPT_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_CARD_INTERRUPT_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a83e646fccdf6553b6940bfbc41d0fffd"> 1745</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CARD_INTERRUPT_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_CARD_INTERRUPT_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_CARD_INTERRUPT_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span> </div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="comment">/*</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment"> * CARD_REMOVAL_STAT_EN (RW)</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment"> *</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment"> * Card Removal Status Enable</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="comment"> */</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7b6386315b18725cc1f3737917ee9df1"> 1755</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CARD_REMOVAL_STAT_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a71df45d25db643567247a78ce7cf4662"> 1756</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CARD_REMOVAL_STAT_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a46b4a8bae22ac48b70adf52aca393053"> 1757</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CARD_REMOVAL_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_CARD_REMOVAL_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_CARD_REMOVAL_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a40fe4a3f099b9c5ab97b3ce41fc51795"> 1758</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CARD_REMOVAL_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_CARD_REMOVAL_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_CARD_REMOVAL_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span> </div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="comment">/*</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment"> * CARD_INSERTION_STAT_EN (RW)</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment"> *</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment"> * Card Insertion Status Enable</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="comment"> */</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8e2e45944b6dbdc0b70626163afc3444"> 1768</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CARD_INSERTION_STAT_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a59121b0fd655d3a52b3d28cba119d4bb"> 1769</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CARD_INSERTION_STAT_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae8ddf8f77ea69c85f23c872ef3fbdf27"> 1770</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CARD_INSERTION_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_CARD_INSERTION_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_CARD_INSERTION_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab9e0662ab68fa31d20fe2f2c26f5d66a"> 1771</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CARD_INSERTION_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_CARD_INSERTION_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_CARD_INSERTION_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span> </div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment">/*</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="comment"> * BUF_RD_READY_STAT_EN (RW)</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="comment"> *</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="comment"> * Buffer Read Ready Status Enable</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="comment"> */</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a70df0c5dfc134ea0aca97a1ebee2647e"> 1781</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BUF_RD_READY_STAT_EN_MASK (0x20U)</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afb3d0313f266e8ef813be02f650ff221"> 1782</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BUF_RD_READY_STAT_EN_SHIFT (5U)</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adacea3c0cd25dce3e100ffedad91767d"> 1783</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BUF_RD_READY_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_BUF_RD_READY_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_BUF_RD_READY_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab2e1801b50b6ef0779f2acdbab95691a"> 1784</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BUF_RD_READY_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_BUF_RD_READY_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_BUF_RD_READY_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span> </div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="comment">/*</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment"> * BUF_WR_READY_STAT_EN (RW)</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment"> *</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment"> * Buffer Write Ready Status Enable</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment"> */</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af4c07c072ba90d6c8dbf963e0b3bd1aa"> 1794</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BUF_WR_READY_STAT_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a132911ec3c03f2a362b5fe60a1a00026"> 1795</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BUF_WR_READY_STAT_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac625cd8b6ccd108cdc633240445160f3"> 1796</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BUF_WR_READY_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_BUF_WR_READY_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_BUF_WR_READY_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a309642182d733d354150368df9cf6b47"> 1797</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BUF_WR_READY_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_BUF_WR_READY_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_BUF_WR_READY_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span> </div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment">/*</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment"> * DMA_INTERRUPT_STAT_EN (RW)</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment"> *</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment"> * DMA Interrupt Status Enable</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment"> */</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adc1318f6c618a46bb4011a58ff4546d4"> 1807</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DMA_INTERRUPT_STAT_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa81170d0643cddb7d82bd7e13d2884ee"> 1808</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DMA_INTERRUPT_STAT_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2bf07f7fde72b333731611fd4234d1ff"> 1809</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DMA_INTERRUPT_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_DMA_INTERRUPT_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_DMA_INTERRUPT_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4e482f6cdee0e2039daa2b68cd951369"> 1810</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_DMA_INTERRUPT_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_DMA_INTERRUPT_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_DMA_INTERRUPT_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span> </div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="comment">/*</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="comment"> * BGAP_EVENT_STAT_EN (RW)</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment"> *</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="comment"> * Block Gap Event Status Enable</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="comment"> */</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6794e9b08fac3c793d52a852db3bcdae"> 1820</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BGAP_EVENT_STAT_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a63067ba1441c4a41bbf9380d6c6f41a8"> 1821</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BGAP_EVENT_STAT_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6110fd40b3ff709d8afa4d18bd32b323"> 1822</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BGAP_EVENT_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_BGAP_EVENT_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_BGAP_EVENT_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a93740beb0f97700a59ea70a88f413763"> 1823</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_BGAP_EVENT_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_BGAP_EVENT_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_BGAP_EVENT_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span> </div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment">/*</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment"> * XFER_COMPLETE_STAT_EN (RW)</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment"> *</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="comment"> * Transfer Complete Status Enable</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment"> */</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8f053f66bbbc60d577877c4f4a798842"> 1833</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_XFER_COMPLETE_STAT_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2835c32997506ab4a5661353aa69e0b6"> 1834</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_XFER_COMPLETE_STAT_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae53a96e25e634d393eda0a6f8247ee65"> 1835</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_XFER_COMPLETE_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_XFER_COMPLETE_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_XFER_COMPLETE_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a58ce4321029e0c81640d06feb7980c5d"> 1836</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_XFER_COMPLETE_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_XFER_COMPLETE_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_XFER_COMPLETE_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span> </div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="comment">/*</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment"> * CMD_COMPLETE_STAT_EN (RW)</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="comment"> *</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment"> * Command Complete Status Enable</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="comment"> */</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3de1ce00922847513f01b4a986ce555f"> 1846</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_COMPLETE_STAT_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a036676ed71f849da37b8daf2bc450af6"> 1847</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_COMPLETE_STAT_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0373d84d072fbc2a030a6bd272d62c50"> 1848</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_COMPLETE_STAT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_STAT_EN_CMD_COMPLETE_STAT_EN_SHIFT) &amp; SDXC_INT_STAT_EN_CMD_COMPLETE_STAT_EN_MASK)</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad81831b0847d43fabd3f9cf617b6f254"> 1849</a></span><span class="preprocessor">#define SDXC_INT_STAT_EN_CMD_COMPLETE_STAT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_STAT_EN_CMD_COMPLETE_STAT_EN_MASK) &gt;&gt; SDXC_INT_STAT_EN_CMD_COMPLETE_STAT_EN_SHIFT)</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span> </div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment">/* Bitfield definition for register: INT_SIGNAL_EN */</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment">/*</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment"> * BOOT_ACK_ERR_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="comment"> *</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="comment"> * Boot Acknowledgment Error (eMMC Mode only).</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="comment"> * Setting this bit to 1 enables generating interrupt signal when Boot Acknowledgment Error in Error Interrupt Status register is set.</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment"> */</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa0b230140f744b4ecf75ff255998896d"> 1861</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BOOT_ACK_ERR_SIGNAL_EN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a71a1ce175eacdc36d771d87402589e01"> 1862</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BOOT_ACK_ERR_SIGNAL_EN_SHIFT (28U)</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a368483f07fee80ed0fc1e3fbe34a16a2"> 1863</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BOOT_ACK_ERR_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_BOOT_ACK_ERR_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_BOOT_ACK_ERR_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afddb79abdaf67357d01f6327f6917881"> 1864</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BOOT_ACK_ERR_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_BOOT_ACK_ERR_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_BOOT_ACK_ERR_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span> </div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment">/*</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="comment"> * RESP_ERR_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="comment"> *</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment"> * Response Error Signal Enable (SD Mode only)</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="comment"> */</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a78142278bddb2c68a730920abfea99b5"> 1874</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_RESP_ERR_SIGNAL_EN_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acd20eb379aff33475c98559b27d27baf"> 1875</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_RESP_ERR_SIGNAL_EN_SHIFT (27U)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6b0dcf292b9c27005a10fcdf6b44dcd9"> 1876</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_RESP_ERR_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_RESP_ERR_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_RESP_ERR_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a09883a2222677a14e33ffde308dc5ef8"> 1877</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_RESP_ERR_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_RESP_ERR_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_RESP_ERR_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span> </div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><span class="comment">/*</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="comment"> * TUNING_ERR_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="comment"> *</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment"> * Tuning Error Signal Enable (UHS-I Mode only)</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span><span class="comment"> */</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7e4cebae72948c7b3a22158da4db41cb"> 1887</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_TUNING_ERR_SIGNAL_EN_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abc39a4a36465cdfbe38ae88cef7df605"> 1888</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_TUNING_ERR_SIGNAL_EN_SHIFT (26U)</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a51c849d5492862436f86b387bc8f2eac"> 1889</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_TUNING_ERR_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_TUNING_ERR_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_TUNING_ERR_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a173d1d4a2f5e235022c2d3b2e9186576"> 1890</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_TUNING_ERR_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_TUNING_ERR_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_TUNING_ERR_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span> </div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment">/*</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment"> * ADMA_ERR_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment"> *</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="comment"> * ADMA Error Signal Enable</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="comment"> */</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a545ff3fe28ced6fcd217710ebca4f883"> 1900</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_ADMA_ERR_SIGNAL_EN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3c5a5780158ea6a1ffbe64dda9e896ef"> 1901</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_ADMA_ERR_SIGNAL_EN_SHIFT (25U)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9099aec7357b352b4c2658935cfdb8a4"> 1902</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_ADMA_ERR_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_ADMA_ERR_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_ADMA_ERR_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a94d415949883f29016661cc8996dd49d"> 1903</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_ADMA_ERR_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_ADMA_ERR_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_ADMA_ERR_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span> </div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="comment">/*</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="comment"> * AUTO_CMD_ERR_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="comment"> *</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="comment"> * Auto CMD Error Signal Enable (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="comment"> */</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af0adac8fdffe9ce6914427419e7743e7"> 1913</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_AUTO_CMD_ERR_SIGNAL_EN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a37b7643a2b20d048deb6766a546bbe59"> 1914</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_AUTO_CMD_ERR_SIGNAL_EN_SHIFT (24U)</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2a4fd2fe1d064f839656cf72a802bb3d"> 1915</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_AUTO_CMD_ERR_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_AUTO_CMD_ERR_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_AUTO_CMD_ERR_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a40de3e6fbb42fd6b28b04e38ed152fba"> 1916</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_AUTO_CMD_ERR_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_AUTO_CMD_ERR_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_AUTO_CMD_ERR_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span> </div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="comment">/*</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="comment"> * CUR_LMT_ERR_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="comment"> *</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="comment"> * Current Limit Error Signal Enable</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment"> */</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a622dc074de1a1243b308fd19ee4baf25"> 1926</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CUR_LMT_ERR_SIGNAL_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0fab001b3b7281d83d1f7e4082926852"> 1927</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CUR_LMT_ERR_SIGNAL_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac1c058ed037a123ec6cb5b5b406a2bdb"> 1928</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CUR_LMT_ERR_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_CUR_LMT_ERR_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_CUR_LMT_ERR_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae02183fa705707896ebb987326d8c4eb"> 1929</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CUR_LMT_ERR_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_CUR_LMT_ERR_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_CUR_LMT_ERR_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span> </div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><span class="comment">/*</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="comment"> * DATA_END_BIT_ERR_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment"> *</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="comment"> * Data End Bit Error Signal Enable (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment"> */</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac73d2d685e4029ada1ef90f01f77d0a0"> 1939</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DATA_END_BIT_ERR_SIGNAL_EN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a281813c573f4f53f110f3ec8e0f97f99"> 1940</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DATA_END_BIT_ERR_SIGNAL_EN_SHIFT (22U)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3d036c919c2b8949f5fa6c5854b86546"> 1941</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DATA_END_BIT_ERR_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_DATA_END_BIT_ERR_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_DATA_END_BIT_ERR_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a620c535d9067e8f63036551a5f16ff72"> 1942</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DATA_END_BIT_ERR_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_DATA_END_BIT_ERR_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_DATA_END_BIT_ERR_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span> </div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment">/*</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment"> * DATA_CRC_ERR_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="comment"> *</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment"> * Data CRC Error Signal Enable (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="comment"> */</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a471588cc0e29cd02cfa99a1d09103809"> 1952</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DATA_CRC_ERR_SIGNAL_EN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abcb5e51914cf8bf21149cb0314eb6fae"> 1953</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DATA_CRC_ERR_SIGNAL_EN_SHIFT (21U)</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad80fb7af6f5ae5605a3f77ad4be20564"> 1954</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DATA_CRC_ERR_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_DATA_CRC_ERR_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_DATA_CRC_ERR_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0234dbf588b8956bd710c8a9efc3724e"> 1955</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DATA_CRC_ERR_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_DATA_CRC_ERR_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_DATA_CRC_ERR_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span> </div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment">/*</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="comment"> * DATA_TOUT_ERR_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="comment"> *</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="comment"> * Data Timeout Error Signal Enable (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="comment"> */</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7a89af26ae63e597f75a2b388ea511ed"> 1965</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DATA_TOUT_ERR_SIGNAL_EN_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad4c8ad48ddc8621b8553b45d186bfb0a"> 1966</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DATA_TOUT_ERR_SIGNAL_EN_SHIFT (20U)</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aed8b53168999619845d20252f4483e3f"> 1967</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DATA_TOUT_ERR_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_DATA_TOUT_ERR_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_DATA_TOUT_ERR_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a83ede28fd19c417c7d1d7f66f811668e"> 1968</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DATA_TOUT_ERR_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_DATA_TOUT_ERR_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_DATA_TOUT_ERR_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span> </div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="comment">/*</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="comment"> * CMD_IDX_ERR_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="comment"> *</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="comment"> * Command Index Error Signal Enable (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="comment"> * 0x0 (FALSE): No error</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment"> * 0x1 (TRUE): Error</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment"> */</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5f519075e54c8557bb2ad124e295a4b6"> 1978</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_IDX_ERR_SIGNAL_EN_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab19926126234eef19f37a87b6781bfc2"> 1979</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_IDX_ERR_SIGNAL_EN_SHIFT (19U)</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5dacf501291743c071c2cf5de20f0fd0"> 1980</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_IDX_ERR_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_CMD_IDX_ERR_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_CMD_IDX_ERR_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a33fc7ad7275f699cc29e15652838efd8"> 1981</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_IDX_ERR_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_CMD_IDX_ERR_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_CMD_IDX_ERR_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span> </div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="comment">/*</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span><span class="comment"> * CMD_END_BIT_ERR_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span><span class="comment"> *</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment"> * Command End Bit Error Signal Enable (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="comment"> */</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa39103c6ec9c6f0e8a12126bece27b9c"> 1991</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_END_BIT_ERR_SIGNAL_EN_MASK (0x40000UL)</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab936b53eddf6a9efcb721cd18b1e517a"> 1992</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_END_BIT_ERR_SIGNAL_EN_SHIFT (18U)</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a85c64f9774fbf1b1024a64f20b094e18"> 1993</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_END_BIT_ERR_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_CMD_END_BIT_ERR_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_CMD_END_BIT_ERR_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#add10fffdbec43a6f213bab4da5def85c"> 1994</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_END_BIT_ERR_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_CMD_END_BIT_ERR_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_CMD_END_BIT_ERR_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span> </div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment">/*</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment"> * CMD_CRC_ERR_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment"> *</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment"> * Command CRC Error Signal Enable (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="comment"> */</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1db6047bab75ef8daecbfc709168043f"> 2004</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_CRC_ERR_SIGNAL_EN_MASK (0x20000UL)</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a78665f4a1bd2c227af88dd2cdadd8034"> 2005</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_CRC_ERR_SIGNAL_EN_SHIFT (17U)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7d839bbba1d32e4e5d26c892bb9959bb"> 2006</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_CRC_ERR_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_CMD_CRC_ERR_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_CMD_CRC_ERR_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab3763a19313cb40e1ac12137ac4761d6"> 2007</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_CRC_ERR_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_CMD_CRC_ERR_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_CMD_CRC_ERR_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span> </div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="comment">/*</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="comment"> * CMD_TOUT_ERR_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span><span class="comment"> *</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="comment"> * Command Timeout Error Signal Enable (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="comment"> */</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a183cc63b3e613117897adb236097c0e9"> 2017</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_TOUT_ERR_SIGNAL_EN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad3eb992810b63ca5c1a6197dfedddbb5"> 2018</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_TOUT_ERR_SIGNAL_EN_SHIFT (16U)</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac55d8ff763d08181b1f23cfb718409a8"> 2019</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_TOUT_ERR_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_CMD_TOUT_ERR_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_CMD_TOUT_ERR_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a716c2287abfbe40de50fc52b3ed71385"> 2020</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_TOUT_ERR_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_CMD_TOUT_ERR_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_CMD_TOUT_ERR_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span> </div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment">/*</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment"> * CQE_EVENT_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment"> *</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment"> * Command Queuing Engine Event Signal Enable</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="comment"> */</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7463125a5041a21add10043c85b02bdb"> 2030</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CQE_EVENT_SIGNAL_EN_MASK (0x4000U)</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9b869a5809a66bf479dbab96d60fb9b0"> 2031</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CQE_EVENT_SIGNAL_EN_SHIFT (14U)</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab9a4f9e2cf09967d92a411e1e624ba3b"> 2032</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CQE_EVENT_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_CQE_EVENT_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_CQE_EVENT_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a30be3c36d9d146a8a01a68f82c4a5fde"> 2033</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CQE_EVENT_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_CQE_EVENT_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_CQE_EVENT_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span> </div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="comment">/*</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment"> * FX_EVENT_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment"> *</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="comment"> * FX Event Signal Enable</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment"> */</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac4323fefe13e23a8776e55ef0925a281"> 2043</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_FX_EVENT_SIGNAL_EN_MASK (0x2000U)</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a34df55897cc72d70336ceca43a70a6a9"> 2044</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_FX_EVENT_SIGNAL_EN_SHIFT (13U)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1c9014d4e160dc0bd54fe18c2ad2714e"> 2045</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_FX_EVENT_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_FX_EVENT_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_FX_EVENT_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae41ef2471b96f542b10ade4334018c6d"> 2046</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_FX_EVENT_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_FX_EVENT_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_FX_EVENT_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span> </div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="comment">/*</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="comment"> * RE_TUNE_EVENT_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="comment"> *</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="comment"> * Re-Tuning Event (UHS-I only) Signal Enable.</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment"> */</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afdd50153a22e8632816ca9e82e68b95a"> 2056</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_RE_TUNE_EVENT_SIGNAL_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa341d323fbcc44c7f0e4312eda641c32"> 2057</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_RE_TUNE_EVENT_SIGNAL_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0de5abfa832f78cbc81e1bb75eb08b92"> 2058</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_RE_TUNE_EVENT_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_RE_TUNE_EVENT_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_RE_TUNE_EVENT_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8ad0cc8067f386657077121a4760fb53"> 2059</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_RE_TUNE_EVENT_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_RE_TUNE_EVENT_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_RE_TUNE_EVENT_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span> </div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment">/*</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment"> * CARD_INTERRUPT_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="comment"> *</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment"> * Card Interrupt Signal Enable</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment"> */</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a40f1850071374155ae482ed594b69af5"> 2069</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CARD_INTERRUPT_SIGNAL_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a15fbd9eac6bdae0d58a125598554fcda"> 2070</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CARD_INTERRUPT_SIGNAL_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aaa88ef9f46cdef45489694b9920a2471"> 2071</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CARD_INTERRUPT_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_CARD_INTERRUPT_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_CARD_INTERRUPT_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a34ed53a02af1ae946453d771124cecb2"> 2072</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CARD_INTERRUPT_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_CARD_INTERRUPT_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_CARD_INTERRUPT_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span> </div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="comment">/*</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="comment"> * CARD_REMOVAL_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment"> *</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment"> * Card Removal Signal Enable</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment"> */</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3df7ee02afd1919aba3bcf3d461dca28"> 2082</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CARD_REMOVAL_SIGNAL_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2824daaeef9496bdfead713a5575aba1"> 2083</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CARD_REMOVAL_SIGNAL_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae995d7ae314490ae8928fb64ec64d47d"> 2084</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CARD_REMOVAL_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_CARD_REMOVAL_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_CARD_REMOVAL_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad0632a8cf1c4656ebd84a618aca2b9f0"> 2085</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CARD_REMOVAL_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_CARD_REMOVAL_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_CARD_REMOVAL_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span> </div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">/*</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="comment"> * CARD_INSERTION_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment"> *</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment"> * Card Insertion Signal Enable</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment"> */</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a597c0f27ae85ff903c85cf9528e4b40a"> 2095</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CARD_INSERTION_SIGNAL_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aef560c1a46a63b69389f5403e10ce1fc"> 2096</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CARD_INSERTION_SIGNAL_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a92264147644990f14e53fc968b9e3a48"> 2097</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CARD_INSERTION_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_CARD_INSERTION_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_CARD_INSERTION_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1348cdb39a8d00bf1e99575dca48dcf1"> 2098</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CARD_INSERTION_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_CARD_INSERTION_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_CARD_INSERTION_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span> </div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="comment">/*</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment"> * BUF_RD_READY_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment"> *</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment"> * Buffer Read Ready Signal Enable</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="comment"> */</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a15444b74d0c1b790ac6e0740bfe57e69"> 2108</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BUF_RD_READY_SIGNAL_EN_MASK (0x20U)</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a73687fabf6effaffbdac56be2a159677"> 2109</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BUF_RD_READY_SIGNAL_EN_SHIFT (5U)</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8a73cd70aa08f13f868cc2cb9408502b"> 2110</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BUF_RD_READY_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_BUF_RD_READY_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_BUF_RD_READY_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a20984e966cf49661f1f16fb567cdce96"> 2111</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BUF_RD_READY_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_BUF_RD_READY_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_BUF_RD_READY_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span> </div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="comment">/*</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="comment"> * BUF_WR_READY_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="comment"> *</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="comment"> * Buffer Write Ready Signal Enable</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="comment"> */</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adbeaa294c584751e9794b359bcaef0a3"> 2121</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BUF_WR_READY_SIGNAL_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5374906668a1738c483187701f4232ab"> 2122</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BUF_WR_READY_SIGNAL_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa7572d52416367d8d86821829890a146"> 2123</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BUF_WR_READY_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_BUF_WR_READY_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_BUF_WR_READY_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6a74e7c7af9b45ba07f9f0283ab5cf83"> 2124</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BUF_WR_READY_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_BUF_WR_READY_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_BUF_WR_READY_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span> </div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="comment">/*</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment"> * DMA_INTERRUPT_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="comment"> *</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="comment"> * DMA Interrupt Signal Enable</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="comment"> */</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a37faadd8eb2900901cb8a24a48fe5358"> 2134</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DMA_INTERRUPT_SIGNAL_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af27f82321ab23c6a8e65b614f218f8bb"> 2135</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DMA_INTERRUPT_SIGNAL_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a483c8d4c131dbf216f933e1a7538485e"> 2136</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DMA_INTERRUPT_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_DMA_INTERRUPT_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_DMA_INTERRUPT_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1ac7101b1de73f233b5b4e1197f42201"> 2137</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_DMA_INTERRUPT_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_DMA_INTERRUPT_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_DMA_INTERRUPT_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span> </div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment">/*</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="comment"> * BGAP_EVENT_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="comment"> *</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="comment"> * Block Gap Event Signal Enable</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="comment"> */</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a275247795c93e4a2d708ba8b7aee69c0"> 2147</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BGAP_EVENT_SIGNAL_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1413b71287124fa7dfe9c66cda7c193e"> 2148</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BGAP_EVENT_SIGNAL_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a237ee4c8639373b0081d8e5411e3d18a"> 2149</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BGAP_EVENT_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_BGAP_EVENT_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_BGAP_EVENT_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4b69ba1ef71dd34d1bdc91d89fc6d718"> 2150</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_BGAP_EVENT_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_BGAP_EVENT_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_BGAP_EVENT_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span> </div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="comment">/*</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="comment"> * XFER_COMPLETE_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="comment"> *</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="comment"> * Transfer Complete Signal Enable</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="comment"> */</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a05453a286b65b2119979a85f064b5843"> 2160</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_XFER_COMPLETE_SIGNAL_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0cd925fbe4a6197f2e89da87a4480e53"> 2161</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_XFER_COMPLETE_SIGNAL_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad45aed7e46a596aa224bb02167f1f394"> 2162</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_XFER_COMPLETE_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_XFER_COMPLETE_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_XFER_COMPLETE_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a95583fd90d22a8bfe9de30f1b212a759"> 2163</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_XFER_COMPLETE_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_XFER_COMPLETE_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_XFER_COMPLETE_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span> </div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment">/*</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment"> * CMD_COMPLETE_SIGNAL_EN (RW)</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment"> *</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment"> * Command Complete Signal Enable</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="comment"> * 0x0 (FALSE): Masked</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="comment"> */</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8225ac0713016d9e5f2fdc8f9ae7fb74"> 2173</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_COMPLETE_SIGNAL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5d1d9e44f14fdffda52911363048b582"> 2174</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_COMPLETE_SIGNAL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3b7ee58054cebad63c6050b620a15e7d"> 2175</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_COMPLETE_SIGNAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_INT_SIGNAL_EN_CMD_COMPLETE_SIGNAL_EN_SHIFT) &amp; SDXC_INT_SIGNAL_EN_CMD_COMPLETE_SIGNAL_EN_MASK)</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1c891a642edc48bffc0a11ba66b7283b"> 2176</a></span><span class="preprocessor">#define SDXC_INT_SIGNAL_EN_CMD_COMPLETE_SIGNAL_EN_GET(x) (((uint32_t)(x) &amp; SDXC_INT_SIGNAL_EN_CMD_COMPLETE_SIGNAL_EN_MASK) &gt;&gt; SDXC_INT_SIGNAL_EN_CMD_COMPLETE_SIGNAL_EN_SHIFT)</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span> </div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="comment">/* Bitfield definition for register: AC_HOST_CTRL */</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="comment">/*</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><span class="comment"> * PRESET_VAL_ENABLE (RW)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><span class="comment"> *</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><span class="comment"> * Preset Value Enable</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="comment"> * This bit enables automatic selection of SDCLK frequency and Driver strength Preset Value registers.</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="comment"> * When Preset Value Enable is set, SDCLK frequency generation (Frequency Select and Clock Generator Select) and the driver strength selection are performed by the controller.</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment"> * These values are selected from set of Preset Value registers based on selected speed mode.</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment"> * 0x0 (FALSE): SDCLK and Driver Strength are controlled by Host Driver</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="comment"> * 0x1 (TRUE): Automatic Selection by Preset Value are Enabled</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><span class="comment"> */</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0f63a88be0519624bfa6ad8d5e960fef"> 2190</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_PRESET_VAL_ENABLE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa8ce08c987c20a9bd9cb2b3b3bfa4407"> 2191</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_PRESET_VAL_ENABLE_SHIFT (31U)</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0f2c95e9a52ec4719361304b4e85c2fd"> 2192</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_PRESET_VAL_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AC_HOST_CTRL_PRESET_VAL_ENABLE_SHIFT) &amp; SDXC_AC_HOST_CTRL_PRESET_VAL_ENABLE_MASK)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab9c3ab19c168df84961db86cf32517a9"> 2193</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_PRESET_VAL_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_PRESET_VAL_ENABLE_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_PRESET_VAL_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span> </div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment">/*</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="comment"> * ASYNC_INT_ENABLE (RW)</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment"> *</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment"> * Asynchronous Interrupt Enable</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="comment"> * This bit can be set if a card supports asynchronous interrupts and Asynchronous Interrupt Support is set to 1 in the Capabilities register.</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="comment"> * 0x0 (FALSE): Disabled</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="comment"> * 0x1 (TRUE): Enabled</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="comment"> */</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a86618147eae9dd0e5d431314abae4c37"> 2204</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_ASYNC_INT_ENABLE_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a63c049c903c9f23fd033e8838ea39527"> 2205</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_ASYNC_INT_ENABLE_SHIFT (30U)</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a45fee4f64d469e4362271815619083a9"> 2206</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_ASYNC_INT_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AC_HOST_CTRL_ASYNC_INT_ENABLE_SHIFT) &amp; SDXC_AC_HOST_CTRL_ASYNC_INT_ENABLE_MASK)</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9c6691762bfd971917d5da599081c2a6"> 2207</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_ASYNC_INT_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_ASYNC_INT_ENABLE_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_ASYNC_INT_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span> </div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="comment">/*</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="comment"> * HOST_VER4_ENABLE (RW)</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span><span class="comment"> *</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span><span class="comment"> * Host Version 4 Enable</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><span class="comment"> * This bit selects either Version 3.00 compatible mode or Version 4 mode.</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="comment"> * Functions of following fields are modified for Host Version 4 mode:</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="comment"> * SDMA Address: SDMA uses ADMA System Address (05Fh-058h) instead of SDMA System Address register (003h-000h)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="comment"> * ADMA2/ADMA3 selection: ADMA3 is selected by DMA select in Host Control 1 register</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment"> * 64-bit ADMA Descriptor Size: 128-bit descriptor is used instead of 96-bit descriptor when 64-bit Addressing is set to 1</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment"> * Selection of 32-bit/64-bit System Addressing: Either 32-bit or 64-bit system addressing is selected by 64-bit Addressing bit in this register</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment"> * 32-bit Block Count: SDMA System Address register (003h-000h) is modified to 32-bit Block Count register</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment"> * Note: It is recommended not to program ADMA3 Integrated Descriptor Address registers,</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="comment"> * UHS-II registers and Command Queuing registers (if applicable) while operating in Host version less than 4 mode (Host Version 4 Enable = 0).</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="comment"> * 0x0 (FALSE): Version 3.00 compatible mode</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="comment"> * 0x1 (TRUE): Version 4 mode</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="comment"> */</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a899522a33ec1e71bc4c71a6e68e69fb0"> 2226</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_HOST_VER4_ENABLE_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad8df12724328e73f0b920dd13119785e"> 2227</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_HOST_VER4_ENABLE_SHIFT (28U)</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a57905a24a436047f53b9bcfddb5dfb37"> 2228</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_HOST_VER4_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AC_HOST_CTRL_HOST_VER4_ENABLE_SHIFT) &amp; SDXC_AC_HOST_CTRL_HOST_VER4_ENABLE_MASK)</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1fce13a2a376dbbbdba59e18d93be1fc"> 2229</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_HOST_VER4_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_HOST_VER4_ENABLE_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_HOST_VER4_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span> </div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="comment">/*</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="comment"> * CMD23_ENABLE (RW)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="comment"> *</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="comment"> * CMD23 Enable</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="comment"> * If the card supports CMD23, this bit is set to 1. This bit is used to select Auto CMD23 or Auto CMD12 for ADMA3 data transfer.</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="comment"> * 0x0 (FALSE): Auto CMD23 is disabled</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="comment"> * 0x1 (TRUE): Auto CMD23 is enabled</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="comment"> */</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acc12a1c7a5911f92ed1e3c2edb6e91f0"> 2240</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_CMD23_ENABLE_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a995140e1db189655723da50e91f4b81a"> 2241</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_CMD23_ENABLE_SHIFT (27U)</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aac2caf9b93d1ba775ed60216d705803f"> 2242</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_CMD23_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AC_HOST_CTRL_CMD23_ENABLE_SHIFT) &amp; SDXC_AC_HOST_CTRL_CMD23_ENABLE_MASK)</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a58d4ecc8eaf287c9555d79efa11c0769"> 2243</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_CMD23_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_CMD23_ENABLE_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_CMD23_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span> </div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="comment">/*</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="comment"> * ADMA2_LEN_MODE (RW)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="comment"> *</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="comment"> * ADMA2 Length Mode</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="comment"> * This bit selects ADMA2 Length mode to be either 16-bit or 26-bit.</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="comment"> * 0x0 (FALSE): 16-bit Data Length Mode</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment"> * 0x1 (TRUE): 26-bit Data Length Mode</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="comment"> */</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6dde61bad2e27336446d3fadc97a5fe6"> 2254</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_ADMA2_LEN_MODE_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a629ac666bbc40064428309841ed7820b"> 2255</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_ADMA2_LEN_MODE_SHIFT (26U)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af8041552c8dbacb89b4c925ce7bb4da5"> 2256</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_ADMA2_LEN_MODE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AC_HOST_CTRL_ADMA2_LEN_MODE_SHIFT) &amp; SDXC_AC_HOST_CTRL_ADMA2_LEN_MODE_MASK)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a962c8fd097e466f8af07e4d2ec54633b"> 2257</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_ADMA2_LEN_MODE_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_ADMA2_LEN_MODE_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_ADMA2_LEN_MODE_SHIFT)</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span> </div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="comment">/*</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment"> * SAMPLE_CLK_SEL (RW)</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment"> *</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="comment"> * Sampling Clock Select</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="comment"> * This bit is used by the Host Controller to select the sampling clock in SD/eMMC mode to receive CMD and DAT.</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="comment"> * This bit is set by the tuning procedure and is valid after the completion of tuning (when Execute Tuning is cleared).</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="comment"> * Setting this bit to 1 means that tuning is completed successfully and setting this bit to 0 means that tuning has failed.</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span><span class="comment"> * The value is reflected on the sample_cclk_sel pin.</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="comment"> * 0x0 (FALSE): Fixed clock is used to sample data</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="comment"> * 0x1 (TRUE): Tuned clock is used to sample data</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="comment"> */</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae9c7df3a4de02e8a2051aeabd34c3b0d"> 2271</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_SAMPLE_CLK_SEL_MASK (0x800000UL)</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa1850b6cf17ce3218926f02293e9805e"> 2272</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_SAMPLE_CLK_SEL_SHIFT (23U)</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab151bad36b7e6294957b37bd285aeeb2"> 2273</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_SAMPLE_CLK_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AC_HOST_CTRL_SAMPLE_CLK_SEL_SHIFT) &amp; SDXC_AC_HOST_CTRL_SAMPLE_CLK_SEL_MASK)</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5c190ee6fd5cecb79edc17c40bf35773"> 2274</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_SAMPLE_CLK_SEL_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_SAMPLE_CLK_SEL_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_SAMPLE_CLK_SEL_SHIFT)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span> </div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span><span class="comment">/*</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="comment"> * EXEC_TUNING (RW)</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="comment"> *</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="comment"> * Execute Tuning</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span><span class="comment"> * This bit is set to 1 to start the tuning procedure in UHS-I/eMMC speed modes and this bit is automatically cleared when tuning procedure is completed.</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="comment"> * 0x0 (FALSE): Not Tuned or Tuning completed</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="comment"> * 0x1 (TRUE): Execute Tuning</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="comment"> */</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5a03e32c5416c0c5d27086d12ae68f68"> 2285</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_EXEC_TUNING_MASK (0x400000UL)</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6813e68afc7cd12d42b6be39b87bf2f4"> 2286</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_EXEC_TUNING_SHIFT (22U)</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ade5e55666cd9ceeab5dd4e642db24c6d"> 2287</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_EXEC_TUNING_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AC_HOST_CTRL_EXEC_TUNING_SHIFT) &amp; SDXC_AC_HOST_CTRL_EXEC_TUNING_MASK)</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7133a42fe4ecf536747d71edc69ae6f1"> 2288</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_EXEC_TUNING_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_EXEC_TUNING_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_EXEC_TUNING_SHIFT)</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span> </div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="comment">/*</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="comment"> * SIGNALING_EN (RW)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="comment"> *</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="comment"> * 1.8V Signaling Enable</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="comment"> * This bit controls voltage regulator for I/O cell in UHS-I/eMMC speed modes.</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="comment"> * Setting this bit from 0 to 1 starts changing the signal voltage from 3.3V to 1.8V.</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="comment"> * Host Controller clears this bit if switching to 1.8 signaling fails. The value is reflected on the uhs1_swvolt_en pin.</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="comment"> * Note: This bit must be set for all UHS-I speed modes (SDR12/SDR25/SDR50/SDR104/DDR50).</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="comment"> * 0x0 (V_3_3): 3.3V Signalling</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="comment"> * 0x1 (V_1_8): 1.8V Signalling</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="comment"> */</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a95a22eadb70eb9380a1bb07b7bd7d921"> 2302</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_SIGNALING_EN_MASK (0x80000UL)</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a93be068a9cbf6ce8a998a7b2e1d65d12"> 2303</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_SIGNALING_EN_SHIFT (19U)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af9edc10d47bff0f70170b0e474995b49"> 2304</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_SIGNALING_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AC_HOST_CTRL_SIGNALING_EN_SHIFT) &amp; SDXC_AC_HOST_CTRL_SIGNALING_EN_MASK)</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab39f507a49100889535d65df59831e6b"> 2305</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_SIGNALING_EN_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_SIGNALING_EN_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_SIGNALING_EN_SHIFT)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span> </div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="comment">/*</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="comment"> * UHS_MODE_SEL (RW)</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="comment"> *</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="comment"> * UHS Mode/eMMC Speed Mode Select</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="comment"> * These bits are used to select UHS mode in the SD mode of operation. In eMMC mode, these bits are used to select eMMC Speed mode.</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="comment"> * UHS Mode (SD/UHS-II mode only):</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="comment"> * 0x0 (SDR12): SDR12/Legacy</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="comment"> * 0x1 (SDR25): SDR25/High Speed SDR</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="comment"> * 0x2 (SDR50): SDR50</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="comment"> * 0x3 (SDR104): SDR104/HS200</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment"> * 0x4 (DDR50): DDR50/High Speed DDR</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment"> * 0x5 (RSVD5): Reserved</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="comment"> * 0x6 (RSVD6): Reserved</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="comment"> * 0x7 (UHS2): UHS-II/HS400</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="comment"> * eMMC Speed Mode (eMMC mode only):</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="comment"> * 0x0: Legacy</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="comment"> * 0x1: High Speed SDR</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="comment"> * 0x2: Reserved</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="comment"> * 0x3: HS200</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment"> * 0x4: High Speed DDR</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="comment"> * 0x5: Reserved</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="comment"> * 0x6: Reserved</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="comment"> * 0x7: HS400</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="comment"> */</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a53ed716e524c392de0b64f94b433ff41"> 2331</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_UHS_MODE_SEL_MASK (0x70000UL)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6a2d958700898cdfb6f3a644d8abbfd5"> 2332</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_UHS_MODE_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa150971cbe975971fa0770fd99536506"> 2333</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_UHS_MODE_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AC_HOST_CTRL_UHS_MODE_SEL_SHIFT) &amp; SDXC_AC_HOST_CTRL_UHS_MODE_SEL_MASK)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4f4171ad7515e532c4a0e346d45f9cdc"> 2334</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_UHS_MODE_SEL_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_UHS_MODE_SEL_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_UHS_MODE_SEL_SHIFT)</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span> </div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="comment">/*</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span><span class="comment"> * CMD_NOT_ISSUED_AUTO_CMD12 (RO)</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span><span class="comment"> *</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="comment"> * Command Not Issued By Auto CMD12 Error</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span><span class="comment"> * If this bit is set to 1, CMD_wo_DAT is not executed due to an Auto CMD12 Error (D04-D01) in this register.</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="comment"> * This bit is set to 0 when Auto CMD Error is generated by Auto CMD23.</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="comment"> * 0x1 (TRUE): Not Issued</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="comment"> * 0x0 (FALSE): No Error</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="comment"> */</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a94235148223f91765094fc8c26c70454"> 2346</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_CMD_NOT_ISSUED_AUTO_CMD12_MASK (0x80U)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a59c971d4cc5f9caf27b50692086cbc1d"> 2347</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_CMD_NOT_ISSUED_AUTO_CMD12_SHIFT (7U)</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7b43772b7414733f64f43a7b3e39b884"> 2348</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_CMD_NOT_ISSUED_AUTO_CMD12_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_CMD_NOT_ISSUED_AUTO_CMD12_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_CMD_NOT_ISSUED_AUTO_CMD12_SHIFT)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span> </div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="comment">/*</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="comment"> * AUTO_CMD_RESP_ERR (RO)</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment"> *</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment"> * Auto CMD Response Error</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="comment"> * This bit is set when Response Error Check Enable in the Transfer Mode register is set to 1 and an error is detected in R1 response of either Auto CMD12 or CMD13.</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="comment"> * This status is ignored if any bit between D00 to D04 is set to 1.</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="comment"> * 0x1 (TRUE): Error</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><span class="comment"> * 0x0 (FALSE): No Error</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="comment"> */</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aeba2eac61e28028cb71e3dc541bcb780"> 2360</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_RESP_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acbac492d250778fb15ed97d62456f4e5"> 2361</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_RESP_ERR_SHIFT (5U)</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8a6fd483820f230ea859adf96d32436e"> 2362</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_RESP_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_AUTO_CMD_RESP_ERR_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_AUTO_CMD_RESP_ERR_SHIFT)</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span> </div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="comment">/*</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span><span class="comment"> * AUTO_CMD_IDX_ERR (RO)</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="comment"> *</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span><span class="comment"> * Auto CMD Index Error</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="comment"> * This bit is set if the command index error occurs in response to a command.</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="comment"> * 0x1 (TRUE): Error</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="comment"> * 0x0 (FALSE): No Error</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="comment"> */</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7962394181abf84a0fa343f49ba8533d"> 2373</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_IDX_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac8d352502448575e8705d26d748c19df"> 2374</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_IDX_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9a4551a197b26067642f71d252cb80d8"> 2375</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_IDX_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_AUTO_CMD_IDX_ERR_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_AUTO_CMD_IDX_ERR_SHIFT)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span> </div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="comment">/*</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="comment"> * AUTO_CMD_EBIT_ERR (RO)</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="comment"> *</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span><span class="comment"> * Auto CMD End Bit Error</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><span class="comment"> * This bit is set when detecting that the end bit of command response is 0.</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="comment"> * 0x1 (TRUE): End Bit Error Generated</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="comment"> * 0x0 (FALSE): No Error</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span><span class="comment"> */</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a99c8c1a04c274dbe3704b711a06d9dd4"> 2386</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_EBIT_ERR_MASK (0x8U)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7ece1ca6798f259289c730bd1c93db57"> 2387</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_EBIT_ERR_SHIFT (3U)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad5bfe9baeb8628ae05dd22076727539a"> 2388</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_EBIT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_AUTO_CMD_EBIT_ERR_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_AUTO_CMD_EBIT_ERR_SHIFT)</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span> </div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="comment">/*</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="comment"> * AUTO_CMD_CRC_ERR (RO)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="comment"> *</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="comment"> * Auto CMD CRC Error</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="comment"> * This bit is set when detecting a CRC error in the command response.</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment"> * 0x1 (TRUE): CRC Error Generated</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment"> * 0x0 (FALSE): No Error</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="comment"> */</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2dfc935f8f7ca38396a761fe513e49e3"> 2399</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_CRC_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae19a168bab2e5614d17884b768387ef3"> 2400</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_CRC_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9a38001450347ce8a177939b92ffd25e"> 2401</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_CRC_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_AUTO_CMD_CRC_ERR_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_AUTO_CMD_CRC_ERR_SHIFT)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span> </div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="comment">/*</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="comment"> * AUTO_CMD_TOUT_ERR (RO)</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="comment"> *</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="comment"> * Auto CMD Timeout Error</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="comment"> * This bit is set if no response is returned with 64 SDCLK cycles from the end bit of the command.</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><span class="comment"> * If this bit is set to 1, error status bits (D04-D01) are meaningless.</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="comment"> * 0x1 (TRUE): Time out</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="comment"> * 0x0 (FALSE): No Error</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="comment"> */</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aee0760b64c96c2e91d750793607bd25f"> 2413</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_TOUT_ERR_MASK (0x2U)</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afafc01dca8501e9e4b915b8d94e5e56e"> 2414</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_TOUT_ERR_SHIFT (1U)</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a98845e27f91e6aca578975516c44c703"> 2415</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD_TOUT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_AUTO_CMD_TOUT_ERR_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_AUTO_CMD_TOUT_ERR_SHIFT)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span> </div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span><span class="comment">/*</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><span class="comment"> * AUTO_CMD12_NOT_EXEC (RO)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><span class="comment"> *</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="comment"> * Auto CMD12 Not Executed</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="comment"> * If multiple memory block data transfer is not started due to a command error, this bit is not set because it is not necessary to issue an Auto CMD12.</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="comment"> * Setting this bit to 1 means that the Host Controller cannot issue Auto CMD12 to stop multiple memory block data transfer, due to some error.</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="comment"> *  If this bit is set to 1, error status bits (D04-D01) is meaningless.</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="comment"> * This bit is set to 0 when Auto CMD Error is generated by Auto CMD23.</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span><span class="comment"> * 0x1 (TRUE): Not Executed</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span><span class="comment"> * 0x0 (FALSE): Executed</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="comment"> */</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1b870b34bbd0bc05095e6688d9626510"> 2429</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD12_NOT_EXEC_MASK (0x1U)</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1a9837c1fefbda34cc7d50264b6c75da"> 2430</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD12_NOT_EXEC_SHIFT (0U)</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a007e999956a3d406c1cea27ed48781b9"> 2431</a></span><span class="preprocessor">#define SDXC_AC_HOST_CTRL_AUTO_CMD12_NOT_EXEC_GET(x) (((uint32_t)(x) &amp; SDXC_AC_HOST_CTRL_AUTO_CMD12_NOT_EXEC_MASK) &gt;&gt; SDXC_AC_HOST_CTRL_AUTO_CMD12_NOT_EXEC_SHIFT)</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span> </div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="comment">/* Bitfield definition for register: CAPABILITIES1 */</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="comment">/*</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span><span class="comment"> * SLOT_TYPE_R (RO)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span><span class="comment"> *</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="comment"> * Slot Type</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="comment"> * These bits indicate usage of a slot by a specific Host System.</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="comment"> * 0x0 (REMOVABLE_SLOT): Removable Card Slot</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment"> * 0x1 (EMBEDDED_SLOT): Embedded Slot for one Device</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="comment"> * 0x2 (SHARED_SLOT): Shared Bus Slot (SD mode)</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="comment"> * 0x3 (UHS2_EMBEDDED_SLOT): UHS-II Multiple Embedded Devices</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span><span class="comment"> */</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a93982ada52657c6933562816c9be2e00"> 2445</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_SLOT_TYPE_R_MASK (0xC0000000UL)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a70984fb5813af18a7a4599143a677900"> 2446</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_SLOT_TYPE_R_SHIFT (30U)</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae0dcd5ac62ed7749d08de4e4458da76a"> 2447</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_SLOT_TYPE_R_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_SLOT_TYPE_R_MASK) &gt;&gt; SDXC_CAPABILITIES1_SLOT_TYPE_R_SHIFT)</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span> </div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="comment">/*</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><span class="comment"> * ASYNC_INT_SUPPORT (RO)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment"> *</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="comment"> * Asynchronous Interrupt Support (SD Mode only)</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="comment"> * 0x0 (FALSE): Asynchronous Interrupt Not Supported</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="comment"> * 0x1 (TRUE): Asynchronous Interrupt Supported</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment"> */</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a61dc599b778da5f9c459a1f276375833"> 2457</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_ASYNC_INT_SUPPORT_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa8db1cef92dde61a6deb0637568b1938"> 2458</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_ASYNC_INT_SUPPORT_SHIFT (29U)</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac84636282d0f2456eaa604a3f91e9ff5"> 2459</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_ASYNC_INT_SUPPORT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_ASYNC_INT_SUPPORT_MASK) &gt;&gt; SDXC_CAPABILITIES1_ASYNC_INT_SUPPORT_SHIFT)</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span> </div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="comment">/*</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment"> * VOLT_18 (RO)</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="comment"> *</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="comment"> * Voltage Support for 1.8V</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="comment"> * 0x0 (FALSE): 1.8V Not Supported</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment"> * 0x1 (TRUE): 1.8V Supported</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="comment"> */</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a547d9f53a028fc0ac4a5dfe18da6f6b5"> 2469</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_VOLT_18_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab3cc7908a715525e69ba940b58725c6f"> 2470</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_VOLT_18_SHIFT (26U)</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae10c913c9948b4d198ff98ca18925c1b"> 2471</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_VOLT_18_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_VOLT_18_MASK) &gt;&gt; SDXC_CAPABILITIES1_VOLT_18_SHIFT)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span> </div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="comment">/*</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span><span class="comment"> * VOLT_30 (RO)</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="comment"> *</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="comment"> * Voltage Support for SD 3.0V or Embedded 1.2V</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span><span class="comment"> * 0x0 (FALSE): SD 3.0V or Embedded 1.2V Not Supported</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="comment"> * 0x1 (TRUE): SD 3.0V or Embedded Supported</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span><span class="comment"> */</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aae3266e30a392fce9f08da8f21392660"> 2481</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_VOLT_30_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8eecf05e84743ed6d88cfb53e25cc0a9"> 2482</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_VOLT_30_SHIFT (25U)</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9f3bdf298770f8b1d1c074d25b450b47"> 2483</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_VOLT_30_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_VOLT_30_MASK) &gt;&gt; SDXC_CAPABILITIES1_VOLT_30_SHIFT)</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span> </div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="comment">/*</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="comment"> * VOLT_33 (RO)</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="comment"> *</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="comment"> * Voltage Support for 3.3V</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="comment"> * 0x0 (FALSE): 3.3V Not Supported</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="comment"> * 0x1 (TRUE): 3.3V Supported</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span><span class="comment"> */</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aad59f8d13ebb455efc2273547049cfca"> 2493</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_VOLT_33_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab8a3656a8ba5ae4840091d2ad4b38659"> 2494</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_VOLT_33_SHIFT (24U)</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a580ebebd2fbbad12d4b08680ebcb4fe3"> 2495</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_VOLT_33_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_VOLT_33_MASK) &gt;&gt; SDXC_CAPABILITIES1_VOLT_33_SHIFT)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span> </div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="comment">/*</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span><span class="comment"> * SUS_RES_SUPPORT (RO)</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span><span class="comment"> *</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="comment"> * Suspense/Resume Support</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="comment"> * This bit indicates whether the Host Controller supports Suspend/Resume functionality.</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="comment"> * If this bit is 0, the Host Driver does not issue either Suspend or Resume commands because the Suspend and Resume mechanism is not supported.</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span><span class="comment"> * 0x0 (FALSE): Not Supported</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span><span class="comment"> * 0x1 (TRUE): Supported</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span><span class="comment"> */</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a790baa3b859af028593aba0aefb9e7e2"> 2507</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_SUS_RES_SUPPORT_MASK (0x800000UL)</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad5e2870f149919906f6d486f203f30a6"> 2508</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_SUS_RES_SUPPORT_SHIFT (23U)</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa0438a9b650e26d0cdbf6487d1f875b4"> 2509</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_SUS_RES_SUPPORT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_SUS_RES_SUPPORT_MASK) &gt;&gt; SDXC_CAPABILITIES1_SUS_RES_SUPPORT_SHIFT)</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span> </div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="comment">/*</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="comment"> * SDMA_SUPPORT (RO)</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="comment"> *</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span><span class="comment"> * SDMA Support</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span><span class="comment"> * This bit indicates whether the Host Controller is capable of using SDMA to transfer data between the system memory and the Host Controller directly.</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span><span class="comment"> * 0x0 (FALSE): SDMA not Supported</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span><span class="comment"> * 0x1 (TRUE): SDMA Supported</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span><span class="comment"> */</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a12ea3ed9f6370112746e191446d30828"> 2520</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_SDMA_SUPPORT_MASK (0x400000UL)</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a41600878b1a1600325b1531fc2bc88f1"> 2521</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_SDMA_SUPPORT_SHIFT (22U)</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5f2f3c56cc91e3dff88e1d24f3e19883"> 2522</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_SDMA_SUPPORT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_SDMA_SUPPORT_MASK) &gt;&gt; SDXC_CAPABILITIES1_SDMA_SUPPORT_SHIFT)</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span> </div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span><span class="comment">/*</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="comment"> * HIGH_SPEED_SUPPORT (RO)</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span><span class="comment"> *</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span><span class="comment"> * High Speed Support</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span><span class="comment"> * This bit indicates whether the Host Controller and the Host System supports High Speed mode and they can supply the SD Clock frequency from 25 MHz to 50 MHz.</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span><span class="comment"> * 0x0 (FALSE): High Speed not Supported</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="comment"> * 0x1 (TRUE): High Speed Supported</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="comment"> */</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a589993226465ee32b79df4726768dc0c"> 2533</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_HIGH_SPEED_SUPPORT_MASK (0x200000UL)</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a603adf8acd3a841c4fe61e08d52bd38a"> 2534</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_HIGH_SPEED_SUPPORT_SHIFT (21U)</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0f1dcc0cdb3cd18f79830c6de8107acc"> 2535</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_HIGH_SPEED_SUPPORT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_HIGH_SPEED_SUPPORT_MASK) &gt;&gt; SDXC_CAPABILITIES1_HIGH_SPEED_SUPPORT_SHIFT)</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span> </div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="comment">/*</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span><span class="comment"> * ADMA2_SUPPORT (RO)</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="comment"> *</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><span class="comment"> * ADMA2 Support</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="comment"> * This bit indicates whether the Host Controller is capable of using ADMA2.</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="comment"> * 0x0 (FALSE): ADMA2 not Supported</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span><span class="comment"> * 0x1 (TRUE): ADMA2 Supported</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span><span class="comment"> */</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a879982d0b308e39d0d5e5dd253556026"> 2546</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_ADMA2_SUPPORT_MASK (0x80000UL)</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad38b74d1cea11cf176360c84cae45890"> 2547</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_ADMA2_SUPPORT_SHIFT (19U)</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a063e479561e9fc06d4bdbc0fd4fa55d9"> 2548</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_ADMA2_SUPPORT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_ADMA2_SUPPORT_MASK) &gt;&gt; SDXC_CAPABILITIES1_ADMA2_SUPPORT_SHIFT)</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span> </div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="comment">/*</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="comment"> * EMBEDDED_8_BIT (RO)</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="comment"> *</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="comment"> * 8-bit Support for Embedded Device</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="comment"> * This bit indicates whether the Host Controller is capable of using an 8-bit bus width mode. This bit is not effective when the Slot Type is set to 10b.</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="comment"> * 0x0 (FALSE): 8-bit Bus Width not Supported</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span><span class="comment"> * 0x1 (TRUE): 8-bit Bus Width Supported</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span><span class="comment"> */</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a774cb9455d994a65df4b0f8ffd38d5a2"> 2559</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_EMBEDDED_8_BIT_MASK (0x40000UL)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3d01dd35ea0e90385d1dbb138b984262"> 2560</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_EMBEDDED_8_BIT_SHIFT (18U)</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aba64a322a9917343a376cdd0f263d3d3"> 2561</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_EMBEDDED_8_BIT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_EMBEDDED_8_BIT_MASK) &gt;&gt; SDXC_CAPABILITIES1_EMBEDDED_8_BIT_SHIFT)</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span> </div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="comment">/*</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="comment"> * MAX_BLK_LEN (RO)</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="comment"> *</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="comment"> * Maximum Block Length</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="comment"> * This bit indicates the maximum block size that the Host driver can read and write to the buffer in the Host Controller.</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span><span class="comment"> * The buffer transfers this block size without wait cycles. The transfer block length is always 512 bytes for the SD Memory irrespective of this bit</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span><span class="comment"> * 0x0 (ZERO): 512 Byte</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span><span class="comment"> * 0x1 (ONE): 1024 Byte</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span><span class="comment"> * 0x2 (TWO): 2048 Byte</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="comment"> * 0x3 (THREE): Reserved</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment"> */</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a029df0fc8d5b06e5a8039dc7cdf8d1b0"> 2575</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_MAX_BLK_LEN_MASK (0x30000UL)</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9ea347748cc3842ed26b7b16eb530d12"> 2576</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_MAX_BLK_LEN_SHIFT (16U)</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aad8664e6f783cef64f323202eed32e0f"> 2577</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_MAX_BLK_LEN_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_MAX_BLK_LEN_MASK) &gt;&gt; SDXC_CAPABILITIES1_MAX_BLK_LEN_SHIFT)</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span> </div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="comment">/*</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span><span class="comment"> * BASE_CLK_FREQ (RO)</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span><span class="comment"> *</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span><span class="comment"> * Base Clock Frequency for SD clock</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span><span class="comment"> * These bits indicate the base (maximum) clock frequency for the SD Clock. The definition of these bits depend on the Host Controller Version.</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span><span class="comment"> * 6-Bit Base Clock Frequency: This mode is supported by the Host Controller version 1.00 and 2.00.</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span><span class="comment"> * The upper 2 bits are not effective and are always 0. The unit values are 1 MHz. The supported clock range is 10 MHz to 63 MHz.</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span><span class="comment"> * -0x00 : Get information through another method</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span><span class="comment"> * -0x01 : 1 MHz</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span><span class="comment"> * -0x02 : 2 MHz</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span><span class="comment"> * -.............</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span><span class="comment"> * -0x3F : 63 MHz</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment"> * -0x40-0xFF : Not Supported</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="comment"> * 8-Bit Base Clock Frequency: This mode is supported by the Host Controller version 3.00. The unit values are 1 MHz. The supported clock range is 10 MHz to 255 MHz.</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="comment"> * -0x00 : Get information through another method</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="comment"> * -0x01 : 1 MHz</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span><span class="comment"> * -0x02 : 2 MHz</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span><span class="comment"> * -............</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="comment"> * -0xFF : 255 MHz</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span><span class="comment"> * If the frequency is 16.5 MHz, the larger value is set to 0001001b (17 MHz) because the Host Driver uses this value to calculate the clock divider value and it does not exceed the upper limit of the SD Clock frequency.</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="comment"> * If these bits are all 0, the Host system has to get information using a different method.</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment"> */</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac3e051f3e5e5deffee76974fee0b02a3"> 2601</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_BASE_CLK_FREQ_MASK (0xFF00U)</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa8c83c36f3eb9ed5d7de71513e68af94"> 2602</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_BASE_CLK_FREQ_SHIFT (8U)</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a37cceb724b56f202e75f34c15514ff67"> 2603</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_BASE_CLK_FREQ_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_BASE_CLK_FREQ_MASK) &gt;&gt; SDXC_CAPABILITIES1_BASE_CLK_FREQ_SHIFT)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span> </div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span><span class="comment">/*</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><span class="comment"> * TOUT_CLK_UNIT (RO)</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span><span class="comment"> *</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span><span class="comment"> * Timeout Clock Unit</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="comment"> * This bit shows the unit of base clock frequency used to detect Data TImeout Error.</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="comment"> * 0x0 (KHZ): KHz</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="comment"> * 0x1 (MHZ): MHz</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span><span class="comment"> */</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a05d9134fa87bf7f1bdab8d7968ed4936"> 2614</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_TOUT_CLK_UNIT_MASK (0x80U)</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad6d462aa2a33c077ed509bb2c7d2cc39"> 2615</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_TOUT_CLK_UNIT_SHIFT (7U)</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a776a0fb9438e7247a9d584bc053399b1"> 2616</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_TOUT_CLK_UNIT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_TOUT_CLK_UNIT_MASK) &gt;&gt; SDXC_CAPABILITIES1_TOUT_CLK_UNIT_SHIFT)</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span> </div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="comment">/*</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span><span class="comment"> * TOUT_CLK_FREQ (RO)</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="comment"> *</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="comment"> * Timeout Clock Frequency</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span><span class="comment"> * This bit shows the base clock frequency used to detect Data Timeout Error. The Timeout Clock unit defines the unit of timeout clock frequency. It can be KHz or MHz.</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span><span class="comment"> * 0x00 : Get information through another method</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span><span class="comment"> * 0x01 : 1KHz / 1MHz</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span><span class="comment"> * 0x02 : 2KHz / 2MHz</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span><span class="comment"> * 0x03 : 3KHz / 3MHz</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span><span class="comment"> *  ...........</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span><span class="comment"> * 0x3F : 63KHz / 63MHz</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><span class="comment"> */</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3d0e6a03e2d82613cfc78dddb76601b6"> 2630</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_TOUT_CLK_FREQ_MASK (0x3FU)</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad02ca2c5abddfd277ececeae63ee38d7"> 2631</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_TOUT_CLK_FREQ_SHIFT (0U)</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae3cb218ac7d8b7c89a7247265bf6e1a5"> 2632</a></span><span class="preprocessor">#define SDXC_CAPABILITIES1_TOUT_CLK_FREQ_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES1_TOUT_CLK_FREQ_MASK) &gt;&gt; SDXC_CAPABILITIES1_TOUT_CLK_FREQ_SHIFT)</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span> </div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span><span class="comment">/* Bitfield definition for register: CAPABILITIES2 */</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><span class="comment">/*</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="comment"> * VDD2_18V_SUPPORT (RO)</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="comment"> *</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span><span class="comment"> * 1.8V VDD2 Support</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span><span class="comment"> * This bit indicates support of VDD2 for the Host System.</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span><span class="comment"> * 0x0 (FALSE): 1.8V VDD2 is not Supported</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span><span class="comment"> * 0x1 (TRUE): 1.8V VDD2 is Supported</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><span class="comment"> */</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae571b9eeed157e640d70aaba4953f9fc"> 2643</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_VDD2_18V_SUPPORT_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a88d3d66f3e72dbadbd653eccc7973dfe"> 2644</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_VDD2_18V_SUPPORT_SHIFT (28U)</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aef5741c217368c7986b04b6e5e86e43b"> 2645</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_VDD2_18V_SUPPORT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES2_VDD2_18V_SUPPORT_MASK) &gt;&gt; SDXC_CAPABILITIES2_VDD2_18V_SUPPORT_SHIFT)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span> </div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="comment">/*</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="comment"> * ADMA3_SUPPORT (RO)</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="comment"> *</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span><span class="comment"> * ADMA3 Support</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="comment"> * This bit indicates whether the Host Controller is capable of using ADMA3.</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span><span class="comment"> * 0x0 (FALSE): ADMA3 not Supported</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="comment"> * 0x1 (TRUE): ADMA3 Supported</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="comment"> */</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aac7399bc25a378953c557f6d7ccccef3"> 2656</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_ADMA3_SUPPORT_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9c6ade49af0ac69fa6d69f178ee75940"> 2657</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_ADMA3_SUPPORT_SHIFT (27U)</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a394d253569547edcd6bbc6903bfce49c"> 2658</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_ADMA3_SUPPORT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES2_ADMA3_SUPPORT_MASK) &gt;&gt; SDXC_CAPABILITIES2_ADMA3_SUPPORT_SHIFT)</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span> </div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span><span class="comment">/*</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="comment"> * CLK_MUL (RO)</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="comment"> *</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="comment"> * Clock Multiplier</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="comment"> * These bits indicate the clock multiplier of the programmable clock generator. Setting these bits to 0 means that the Host Controller does not support a programmable clock generator.</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span><span class="comment"> * 0x0: Clock Multiplier is not Supported</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span><span class="comment"> * 0x1: Clock Multiplier M = 2</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span><span class="comment"> * 0x2: Clock Multiplier M = 3</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="comment"> *  .........</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span><span class="comment"> * 0xFF: Clock Multiplier M = 256</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span><span class="comment"> */</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad0ea970def58896d8983876e75a4adb7"> 2671</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_CLK_MUL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab580764890951e264ba625746d6f295c"> 2672</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_CLK_MUL_SHIFT (16U)</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4ee4ad67685c95a487292cd40233501e"> 2673</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_CLK_MUL_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES2_CLK_MUL_MASK) &gt;&gt; SDXC_CAPABILITIES2_CLK_MUL_SHIFT)</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span> </div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span><span class="comment">/*</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span><span class="comment"> * RE_TUNING_MODES (RO)</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span><span class="comment"> *</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span><span class="comment"> * Re-Tuning Modes (UHS-I only)</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span><span class="comment"> * These bits select the re-tuning method and limit the maximum data length.</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="comment"> * 0x0 (MODE1): Timer</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="comment"> * 0x1 (MODE2): Timer and Re-Tuning Request (Not supported)</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="comment"> * 0x2 (MODE3): Auto Re-Tuning (for transfer)</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span><span class="comment"> * 0x3 (RSVD_MODE): Reserved</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="comment"> */</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2a571f8e3bfae519567ea2f9f0b15936"> 2686</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_RE_TUNING_MODES_MASK (0xC000U)</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad8452daf5f65d09f273fdff3dc43a74d"> 2687</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_RE_TUNING_MODES_SHIFT (14U)</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad2ae34a0b9737f59f1f6dd34ada3c838"> 2688</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_RE_TUNING_MODES_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES2_RE_TUNING_MODES_MASK) &gt;&gt; SDXC_CAPABILITIES2_RE_TUNING_MODES_SHIFT)</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span> </div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span><span class="comment">/*</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span><span class="comment"> * USE_TUNING_SDR50 (RO)</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="comment"> *</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span><span class="comment"> * Use Tuning for SDR50 (UHS-I only)</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span><span class="comment"> * 0x0 (ZERO): SDR50 does not require tuning</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><span class="comment"> * 0x1 (ONE): SDR50 requires tuning</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="comment"> */</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a77b540e3d3cdc3dfd436d2acfcf167d9"> 2698</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_USE_TUNING_SDR50_MASK (0x2000U)</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa8fd1dec2c3393069c218145a0b6e5ca"> 2699</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_USE_TUNING_SDR50_SHIFT (13U)</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a41ce29a6b18513cae166a71f148f6a62"> 2700</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_USE_TUNING_SDR50_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES2_USE_TUNING_SDR50_MASK) &gt;&gt; SDXC_CAPABILITIES2_USE_TUNING_SDR50_SHIFT)</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span> </div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span><span class="comment">/*</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span><span class="comment"> * RETUNE_CNT (RO)</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="comment"> *</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="comment"> * Timer Count for Re-Tuning (UHS-I only)</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="comment"> * 0x0: Re-Tuning Timer disabled</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="comment"> * 0x1: 1 seconds</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span><span class="comment"> * 0x2: 2 seconds</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span><span class="comment"> * 0x3: 4 seconds</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span><span class="comment"> *  ........</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span><span class="comment"> * 0xB: 1024 seconds</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span><span class="comment"> * 0xC: Reserved</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span><span class="comment"> * 0xD: Reserved</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="comment"> * 0xE: Reserved</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span><span class="comment"> * 0xF: Get information from other source</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span><span class="comment"> */</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a37ab01abb6178a50ae0d847e7f9a75da"> 2717</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_RETUNE_CNT_MASK (0xF00U)</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5865510d7644a0e7aa2f04dd645f7f7f"> 2718</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_RETUNE_CNT_SHIFT (8U)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abaf7ba23d56438469acb99d14d314fd2"> 2719</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_RETUNE_CNT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES2_RETUNE_CNT_MASK) &gt;&gt; SDXC_CAPABILITIES2_RETUNE_CNT_SHIFT)</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span> </div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="comment">/*</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span><span class="comment"> * DRV_TYPED (RO)</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span><span class="comment"> *</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="comment"> * Driver Type D Support (UHS-I only)</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span><span class="comment"> * This bit indicates support of Driver Type D for 1.8 Signaling.</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="comment"> * 0x0 (FALSE): Driver Type D is not supported</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span><span class="comment"> * 0x1 (TRUE): Driver Type D is supported</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="comment"> */</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab2e581517247a3f107461b0ec6dd2fe0"> 2730</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_DRV_TYPED_MASK (0x40U)</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0bb156f813c1b020a6da7d373e231279"> 2731</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_DRV_TYPED_SHIFT (6U)</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1d20e619d9848a1a13ab1741407475f4"> 2732</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_DRV_TYPED_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES2_DRV_TYPED_MASK) &gt;&gt; SDXC_CAPABILITIES2_DRV_TYPED_SHIFT)</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span> </div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span><span class="comment">/*</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><span class="comment"> * DRV_TYPEC (RO)</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="comment"> *</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="comment"> * Driver Type C Support (UHS-I only)</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span><span class="comment"> * This bit indicates support of Driver Type C for 1.8 Signaling.</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="comment"> * 0x0 (FALSE): Driver Type C is not supported</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span><span class="comment"> * 0x1 (TRUE): Driver Type C is supported</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="comment"> */</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae9e212cb140911bffef27f48c60cee7f"> 2743</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_DRV_TYPEC_MASK (0x20U)</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af5444f2cd33a49cd1f7e729d47a19707"> 2744</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_DRV_TYPEC_SHIFT (5U)</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae63524374ae32b2eb37a869e208167f7"> 2745</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_DRV_TYPEC_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES2_DRV_TYPEC_MASK) &gt;&gt; SDXC_CAPABILITIES2_DRV_TYPEC_SHIFT)</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span> </div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="comment">/*</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="comment"> * DRV_TYPEA (RO)</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="comment"> *</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="comment"> * Driver Type A Support (UHS-I only)</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="comment"> * This bit indicates support of Driver Type A for 1.8 Signaling.</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span><span class="comment"> * 0x0 (FALSE): Driver Type A is not supported</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="comment"> * 0x1 (TRUE): Driver Type A is supported</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="comment"> */</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a77c17566d95a6f8a3dc9657d37f93da2"> 2756</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_DRV_TYPEA_MASK (0x10U)</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad3a9f329f592bfc2c9f3541cb5781198"> 2757</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_DRV_TYPEA_SHIFT (4U)</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af19fceb585bf5287681d6a08cf32f275"> 2758</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_DRV_TYPEA_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES2_DRV_TYPEA_MASK) &gt;&gt; SDXC_CAPABILITIES2_DRV_TYPEA_SHIFT)</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span> </div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><span class="comment">/*</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span><span class="comment"> * UHS2_SUPPORT (RO)</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span><span class="comment"> *</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="comment"> * UHS-II Support (UHS-II only)</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="comment"> * This bit indicates whether Host Controller supports UHS-II.</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="comment"> * 0x0 (FALSE): UHS-II is not supported</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="comment"> * 0x1 (TRUE): UHS-II is supported</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="comment"> */</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7d295cbaffa8d27b42462cea7f1691e5"> 2769</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_UHS2_SUPPORT_MASK (0x8U)</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac40cb42d3ada206bf7a7be597431de90"> 2770</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_UHS2_SUPPORT_SHIFT (3U)</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a55f603126fc2f2a9680d8dcf10cce6b5"> 2771</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_UHS2_SUPPORT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES2_UHS2_SUPPORT_MASK) &gt;&gt; SDXC_CAPABILITIES2_UHS2_SUPPORT_SHIFT)</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span> </div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="comment">/*</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span><span class="comment"> * DDR50_SUPPORT (RO)</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment"> *</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment"> * DDR50 Support (UHS-I only)</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="comment"> * 0x0 (FALSE): DDR50 is not supported</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span><span class="comment"> * 0x1 (TRUE): DDR50 is supported</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span><span class="comment"> */</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a06aef8c1fa137248b59f84394daeb859"> 2781</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_DDR50_SUPPORT_MASK (0x4U)</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ace19cc86c2349e563c925ca5610c7bd1"> 2782</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_DDR50_SUPPORT_SHIFT (2U)</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aac36124028f87d31ca643d267349075b"> 2783</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_DDR50_SUPPORT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES2_DDR50_SUPPORT_MASK) &gt;&gt; SDXC_CAPABILITIES2_DDR50_SUPPORT_SHIFT)</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span> </div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span><span class="comment">/*</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span><span class="comment"> * SDR104_SUPPORT (RO)</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span><span class="comment"> *</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span><span class="comment"> * SDR104 Support (UHS-I only)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span><span class="comment"> * This bit mentions that SDR104 requires tuning.</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span><span class="comment"> * 0x0 (FALSE): SDR104 is not supported</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span><span class="comment"> * 0x1 (TRUE): SDR104 is supported</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="comment"> */</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad9cb37318a0e5b7cf344058586020f39"> 2794</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_SDR104_SUPPORT_MASK (0x2U)</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a37fd467b8477a8fdb40224e433282ef0"> 2795</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_SDR104_SUPPORT_SHIFT (1U)</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad1f2fb0e933a9bd151a17b074e1540e1"> 2796</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_SDR104_SUPPORT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES2_SDR104_SUPPORT_MASK) &gt;&gt; SDXC_CAPABILITIES2_SDR104_SUPPORT_SHIFT)</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span> </div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="comment">/*</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span><span class="comment"> * SDR50_SUPPORT (RO)</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span><span class="comment"> *</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="comment"> * SDR50 Support (UHS-I only)</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><span class="comment"> * This bit indicates that SDR50 is supported. The bit 13 (USE_TUNING_SDR50) indicates whether SDR50 requires tuning or not.</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="comment"> * 0x0 (FALSE): SDR50 is not supported</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="comment"> * 0x1 (TRUE): SDR50 is supported</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span><span class="comment"> */</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adca9f67eeb54bc78dd05eda369b9c0d7"> 2807</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_SDR50_SUPPORT_MASK (0x1U)</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac94920cb3170ff7bb2eec75ed983e9bf"> 2808</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_SDR50_SUPPORT_SHIFT (0U)</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5737d75d491c88d6a290c3d7ed7f1046"> 2809</a></span><span class="preprocessor">#define SDXC_CAPABILITIES2_SDR50_SUPPORT_GET(x) (((uint32_t)(x) &amp; SDXC_CAPABILITIES2_SDR50_SUPPORT_MASK) &gt;&gt; SDXC_CAPABILITIES2_SDR50_SUPPORT_SHIFT)</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span> </div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span><span class="comment">/* Bitfield definition for register: CURR_CAPABILITIES1 */</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span><span class="comment">/*</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="comment"> * MAX_CUR_18V (RO)</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span><span class="comment"> *</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="comment"> * Maximum Current for 1.8V</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span><span class="comment"> * This bit specifies the Maximum Current for 1.8V VDD1 power supply for the card.</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="comment"> * 0: Get information through another method</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="comment"> * 1: 4mA</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span><span class="comment"> * 2: 8mA</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span><span class="comment"> * 3: 13mA</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="comment"> * .......</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span><span class="comment"> * 255: 1020mA</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="comment"> */</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a51d5f477bfa4e290dccee49184f8a618"> 2824</a></span><span class="preprocessor">#define SDXC_CURR_CAPABILITIES1_MAX_CUR_18V_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aeb531ac3029cb2e9999d9ae060926487"> 2825</a></span><span class="preprocessor">#define SDXC_CURR_CAPABILITIES1_MAX_CUR_18V_SHIFT (16U)</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a507ef7ae1a4a86470e210b13fb37167f"> 2826</a></span><span class="preprocessor">#define SDXC_CURR_CAPABILITIES1_MAX_CUR_18V_GET(x) (((uint32_t)(x) &amp; SDXC_CURR_CAPABILITIES1_MAX_CUR_18V_MASK) &gt;&gt; SDXC_CURR_CAPABILITIES1_MAX_CUR_18V_SHIFT)</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span> </div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="comment">/*</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="comment"> * MAX_CUR_30V (RO)</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="comment"> *</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="comment"> * Maximum Current for 3.0V</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="comment"> * This bit specifies the Maximum Current for 3.0V VDD1 power supply for the card.</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span><span class="comment"> * 0: Get information through another method</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span><span class="comment"> * 1: 4mA</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span><span class="comment"> * 2: 8mA</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span><span class="comment"> * 3: 13mA</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="comment"> * .......</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment"> * 255: 1020mA</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="comment"> */</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a40d75d1b8171fddc569ece54da908da3"> 2840</a></span><span class="preprocessor">#define SDXC_CURR_CAPABILITIES1_MAX_CUR_30V_MASK (0xFF00U)</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8869527031db2b57cfb77bf1e104c22d"> 2841</a></span><span class="preprocessor">#define SDXC_CURR_CAPABILITIES1_MAX_CUR_30V_SHIFT (8U)</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae462ba13567fbcba63b9140d88bc1d4e"> 2842</a></span><span class="preprocessor">#define SDXC_CURR_CAPABILITIES1_MAX_CUR_30V_GET(x) (((uint32_t)(x) &amp; SDXC_CURR_CAPABILITIES1_MAX_CUR_30V_MASK) &gt;&gt; SDXC_CURR_CAPABILITIES1_MAX_CUR_30V_SHIFT)</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span> </div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span><span class="comment">/*</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span><span class="comment"> * MAX_CUR_33V (RO)</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span><span class="comment"> *</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span><span class="comment"> * Maximum Current for 3.3V</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span><span class="comment"> * This bit specifies the Maximum Current for 3.3V VDD1 power supply for the card.</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="comment"> * 0: Get information through another method</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span><span class="comment"> * 1: 4mA</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="comment"> * 2: 8mA</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="comment"> * 3: 13mA</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="comment"> * .......</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="comment"> * 255: 1020mA</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="comment"> */</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac176f2910f4266162ae0757497d36494"> 2856</a></span><span class="preprocessor">#define SDXC_CURR_CAPABILITIES1_MAX_CUR_33V_MASK (0xFFU)</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af1ad79d1d18df1dc20502629657726b0"> 2857</a></span><span class="preprocessor">#define SDXC_CURR_CAPABILITIES1_MAX_CUR_33V_SHIFT (0U)</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8f25b6fe69c202ab928b48e4de30593b"> 2858</a></span><span class="preprocessor">#define SDXC_CURR_CAPABILITIES1_MAX_CUR_33V_GET(x) (((uint32_t)(x) &amp; SDXC_CURR_CAPABILITIES1_MAX_CUR_33V_MASK) &gt;&gt; SDXC_CURR_CAPABILITIES1_MAX_CUR_33V_SHIFT)</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span> </div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><span class="comment">/* Bitfield definition for register: CURR_CAPABILITIES2 */</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="comment">/*</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span><span class="comment"> * MAX_CUR_VDD2_18V (RO)</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="comment"> *</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="comment"> * Maximum Current for 1.8V VDD2</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span><span class="comment"> * This bit specifies the Maximum Current for 1.8V VDD2 power supply for the UHS-II card.</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="comment"> * 0: Get information through another method</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="comment"> * 1: 4mA</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span><span class="comment"> * 2: 8mA</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span><span class="comment"> * 3: 13mA</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="comment"> * .......</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span><span class="comment"> * 255: 1020mA</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span><span class="comment"> */</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5905a02ed018812fd0b5de903962807b"> 2873</a></span><span class="preprocessor">#define SDXC_CURR_CAPABILITIES2_MAX_CUR_VDD2_18V_MASK (0xFFU)</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abc3909fcd760b31ed3c1c1941c442359"> 2874</a></span><span class="preprocessor">#define SDXC_CURR_CAPABILITIES2_MAX_CUR_VDD2_18V_SHIFT (0U)</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af964c70ea8f3ced70c40350ec5c25ec5"> 2875</a></span><span class="preprocessor">#define SDXC_CURR_CAPABILITIES2_MAX_CUR_VDD2_18V_GET(x) (((uint32_t)(x) &amp; SDXC_CURR_CAPABILITIES2_MAX_CUR_VDD2_18V_MASK) &gt;&gt; SDXC_CURR_CAPABILITIES2_MAX_CUR_VDD2_18V_SHIFT)</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span> </div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span><span class="comment">/* Bitfield definition for register: FORCE_EVENT */</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><span class="comment">/*</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span><span class="comment"> * FORCE_BOOT_ACK_ERR (WO)</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span><span class="comment"> *</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="comment"> * Force Event for Boot Ack error</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span><span class="comment"> * 0x1 (TRUE): Boot ack Error Status is set</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span><span class="comment"> */</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a755358023c08010b225d273f322eb945"> 2886</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_BOOT_ACK_ERR_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a13f08b9024ec5db9db21180f37c7a46b"> 2887</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_BOOT_ACK_ERR_SHIFT (28U)</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af4d37941293f56884cec0ce9c7f91536"> 2888</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_BOOT_ACK_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_BOOT_ACK_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_BOOT_ACK_ERR_MASK)</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a67939ce1b29f9f4626066d4d0b2c0eb1"> 2889</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_BOOT_ACK_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_BOOT_ACK_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_BOOT_ACK_ERR_SHIFT)</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span> </div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="comment">/*</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span><span class="comment"> * FORCE_RESP_ERR (WO)</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span><span class="comment"> *</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="comment"> * Force Event for Response Error (SD Mode only)</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span><span class="comment"> * 0x1 (TRUE): Response Error Status is set</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span><span class="comment"> */</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a99c8dc0bcf2427dc0100873df1b0aa24"> 2899</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_RESP_ERR_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5d3dbb573c2c2aa2e3b6765bdd793d9d"> 2900</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_RESP_ERR_SHIFT (27U)</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7674b756621bb125c56ffee920407829"> 2901</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_RESP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_RESP_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_RESP_ERR_MASK)</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a826f84a47dfc6533146bbafa0bfdbaf1"> 2902</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_RESP_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_RESP_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_RESP_ERR_SHIFT)</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span> </div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span><span class="comment">/*</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span><span class="comment"> * FORCE_TUNING_ERR (WO)</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span><span class="comment"> *</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="comment"> * Force Event for Tuning Error (UHS-I Mode only)</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span><span class="comment"> * 0x1 (TRUE): Tuning Error Status is set</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span><span class="comment"> */</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aadc8bea066e9e39a6ad58ae9edb3b39b"> 2912</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_TUNING_ERR_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae157f13aca5ee56667d42a9a3381fd95"> 2913</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_TUNING_ERR_SHIFT (26U)</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abeef02b94b90b2f08c2f3c0f10c7848e"> 2914</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_TUNING_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_TUNING_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_TUNING_ERR_MASK)</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac50ce248c0b336a6368dd2dd533989fc"> 2915</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_TUNING_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_TUNING_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_TUNING_ERR_SHIFT)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span> </div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span><span class="comment">/*</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="comment"> * FORCE_ADMA_ERR (WO)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="comment"> *</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="comment"> * Force Event for ADMA Error</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="comment"> * 0x1 (TRUE): ADMA Error Status is set</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span><span class="comment"> */</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a16db80ed9f9de216e8953af8b99a8df0"> 2925</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_ADMA_ERR_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adf73d7ac7edc72bc25fc665a9b3c5fa4"> 2926</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_ADMA_ERR_SHIFT (25U)</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a92f1ff10154fc9f06fe6e23d12f6c167"> 2927</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_ADMA_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_ADMA_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_ADMA_ERR_MASK)</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aae35263c8a101f14f7710c79b853a051"> 2928</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_ADMA_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_ADMA_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_ADMA_ERR_SHIFT)</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span> </div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="comment">/*</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span><span class="comment"> * FORCE_AUTO_CMD_ERR (WO)</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span><span class="comment"> *</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span><span class="comment"> * Force Event for Auto CMD Error (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span><span class="comment"> * 0x1 (TRUE): Auto CMD Error Status is set</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span><span class="comment"> */</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a40affb11c4d96f0b396fe324bf1f3d37"> 2938</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_ERR_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a101253e8f0d84577646466ed6ee432c3"> 2939</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_ERR_SHIFT (24U)</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a11a96f01e2c3ad0b3050ce8270b9180a"> 2940</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_ERR_MASK)</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7927aede0cfe43d94b17208fe4a2dbdb"> 2941</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_ERR_SHIFT)</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span> </div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span><span class="comment">/*</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span><span class="comment"> * FORCE_CUR_LMT_ERR (WO)</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span><span class="comment"> *</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span><span class="comment"> * Force Event for Current Limit Error</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span><span class="comment"> * 0x1 (TRUE): Current Limit Error Status is set</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="comment"> */</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a72da8d3160a9cd1773c0f1965f687790"> 2951</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CUR_LMT_ERR_MASK (0x800000UL)</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ade776fec72f62a759147be26be842da2"> 2952</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CUR_LMT_ERR_SHIFT (23U)</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8d47640d2b8bb2e0f0884f304360e765"> 2953</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CUR_LMT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_CUR_LMT_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_CUR_LMT_ERR_MASK)</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a94fb2f41aeb1493b668849fbdd323376"> 2954</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CUR_LMT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_CUR_LMT_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_CUR_LMT_ERR_SHIFT)</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span> </div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span><span class="comment">/*</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span><span class="comment"> * FORCE_DATA_END_BIT_ERR (WO)</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span><span class="comment"> *</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span><span class="comment"> * Force Event for Data End Bit Error (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="comment"> * 0x1 (TRUE): Data End Bit Error Status is set</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span><span class="comment"> */</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afacd226a081509b840fb0862707cb387"> 2964</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_DATA_END_BIT_ERR_MASK (0x400000UL)</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac6e5e0b70939567a3d156f0a41431d2c"> 2965</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_DATA_END_BIT_ERR_SHIFT (22U)</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adbde52d72748f0419422a393a36018eb"> 2966</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_DATA_END_BIT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_DATA_END_BIT_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_DATA_END_BIT_ERR_MASK)</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0d96068bd8662c3379df318a541292bb"> 2967</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_DATA_END_BIT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_DATA_END_BIT_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_DATA_END_BIT_ERR_SHIFT)</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span> </div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span><span class="comment">/*</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span><span class="comment"> * FORCE_DATA_CRC_ERR (WO)</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span><span class="comment"> *</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span><span class="comment"> * Force Event for Data CRC Error (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span><span class="comment"> * 0x1 (TRUE): Data CRC Error Status is set</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span><span class="comment"> */</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1152cd2104824831f86af8bbc88fe3fb"> 2977</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_DATA_CRC_ERR_MASK (0x200000UL)</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4c990c22478e5cb8666b936cd4135dc9"> 2978</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_DATA_CRC_ERR_SHIFT (21U)</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a48744b49400768264a2aba365d0902be"> 2979</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_DATA_CRC_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_DATA_CRC_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_DATA_CRC_ERR_MASK)</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a286148b4ca8e1add916e4f5e5cb0a673"> 2980</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_DATA_CRC_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_DATA_CRC_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_DATA_CRC_ERR_SHIFT)</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span> </div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="comment">/*</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="comment"> * FORCE_DATA_TOUT_ERR (WO)</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><span class="comment"> *</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="comment"> * Force Event for Data Timeout Error (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span><span class="comment"> * 0x1 (TRUE): Data Timeout Error Status is set</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span><span class="comment"> */</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aec6f823ff96227e6d4071a2b15202fe8"> 2990</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_DATA_TOUT_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab84cc48d4ad49078b89eb69554111305"> 2991</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_DATA_TOUT_ERR_SHIFT (20U)</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a09c195094c0dcf3d851baa8d49e3a1d8"> 2992</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_DATA_TOUT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_DATA_TOUT_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_DATA_TOUT_ERR_MASK)</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac2c120e8b98647f8c6b5df568d24b67a"> 2993</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_DATA_TOUT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_DATA_TOUT_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_DATA_TOUT_ERR_SHIFT)</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span> </div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span><span class="comment">/*</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span><span class="comment"> * FORCE_CMD_IDX_ERR (WO)</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="comment"> *</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span><span class="comment"> * Force Event for Command Index Error (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span><span class="comment"> * 0x1 (TRUE): Command Index Error Status is set</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span><span class="comment"> */</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afad7d6e6bc8043ad7a841a144d6b4ace"> 3003</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_IDX_ERR_MASK (0x80000UL)</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa6132240cce8b883859f6bff5f597a94"> 3004</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_IDX_ERR_SHIFT (19U)</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4ffd460796df787cd3021606c39a6cff"> 3005</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_IDX_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_CMD_IDX_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_CMD_IDX_ERR_MASK)</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a226026dab4d8ae41bced27f2f57f81ac"> 3006</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_IDX_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_CMD_IDX_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_CMD_IDX_ERR_SHIFT)</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span> </div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="comment">/*</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="comment"> * FORCE_CMD_END_BIT_ERR (WO)</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span><span class="comment"> *</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span><span class="comment"> * Force Event for Command End Bit Error (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span><span class="comment"> * 0x1 (TRUE): Command End Bit Error Status is set</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="comment"> */</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acb0baa26337e9140d12aaf9fdc8a0c08"> 3016</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_END_BIT_ERR_MASK (0x40000UL)</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aaf42d3ea93d89b6a8efd443028d7b477"> 3017</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_END_BIT_ERR_SHIFT (18U)</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a826c19519ba7393d82d1cebc378b5691"> 3018</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_END_BIT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_CMD_END_BIT_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_CMD_END_BIT_ERR_MASK)</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a307ce54bce1865f117f3467b221f5a0e"> 3019</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_END_BIT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_CMD_END_BIT_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_CMD_END_BIT_ERR_SHIFT)</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span> </div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="comment">/*</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span><span class="comment"> * FORCE_CMD_CRC_ERR (WO)</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span><span class="comment"> *</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="comment"> * Force Event for Command CRC Error (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span><span class="comment"> * 0x1 (TRUE): Command CRC Error Status is set</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span><span class="comment"> */</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7366a8c3c17dfbab3371745d04a9bc6b"> 3029</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_CRC_ERR_MASK (0x20000UL)</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adf4c8263ebe28299c1ffac585ece1078"> 3030</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_CRC_ERR_SHIFT (17U)</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0d225bab86edd5aaeb36a092897b0426"> 3031</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_CRC_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_CMD_CRC_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_CMD_CRC_ERR_MASK)</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ace10b94b2852a52fadbdcb8cbf9465fa"> 3032</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_CRC_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_CMD_CRC_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_CMD_CRC_ERR_SHIFT)</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span> </div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span><span class="comment">/*</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span><span class="comment"> * FORCE_CMD_TOUT_ERR (WO)</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span><span class="comment"> *</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span><span class="comment"> * Force Event for Command Timeout Error (SD/eMMC Mode only)</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="comment"> * 0x1 (TRUE): Command Timeout Error Status is set</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="comment"> */</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a85d93e98b5055e6edaa8ea36168ec5f4"> 3042</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_TOUT_ERR_MASK (0x10000UL)</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab3f50181e2de02054c6d198e62c0a46b"> 3043</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_TOUT_ERR_SHIFT (16U)</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8a138c427d35eb4daec10d6e70be05f7"> 3044</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_TOUT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_CMD_TOUT_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_CMD_TOUT_ERR_MASK)</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a18b24cc60cebd69a691666b9fbbc305d"> 3045</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_TOUT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_CMD_TOUT_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_CMD_TOUT_ERR_SHIFT)</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span> </div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span><span class="comment">/*</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="comment"> * FORCE_CMD_NOT_ISSUED_AUTO_CMD12 (WO)</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="comment"> *</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="comment"> * Force Event for Command Not Issued By Auto CMD12 Error</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><span class="comment"> * 0x1 (TRUE): Command Not Issued By Auto CMD12 Error Status is set</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span><span class="comment"> */</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a92d12681030e62222d2e7dbc21ae0cd6"> 3055</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_MASK (0x80U)</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aee241770ac1f82cd12779d8395c4b19e"> 3056</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_SHIFT (7U)</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae14537b12fd94cc7af81f1c43d45d36e"> 3057</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_MASK)</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aadb0cd322999a88a428179ed7e799499"> 3058</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_SHIFT)</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span> </div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="comment">/*</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span><span class="comment"> * FORCE_AUTO_CMD_RESP_ERR (WO)</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="comment"> *</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span><span class="comment"> * Force Event for Auto CMD Response Error</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span><span class="comment"> * 0x1 (TRUE): Auto CMD Response Error Status is set</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span><span class="comment"> */</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a076bd5602c781428d73be742121a79cc"> 3068</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_RESP_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a536ed942504172b3f6a718922e663231"> 3069</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_RESP_ERR_SHIFT (5U)</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1e26ad58d1e62e56ab3dd66c6fad6ee2"> 3070</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_RESP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_RESP_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_RESP_ERR_MASK)</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a605d6662ec9b605b34a9ccd8055cfc36"> 3071</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_RESP_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_RESP_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_RESP_ERR_SHIFT)</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span> </div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="comment">/*</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="comment"> * FORCE_AUTO_CMD_IDX_ERR (WO)</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span><span class="comment"> *</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span><span class="comment"> * Force Event for Auto CMD Index Error</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span><span class="comment"> * 0x1 (TRUE): Auto CMD Index Error Status is set</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="comment"> */</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3629ed765dc0697c3b39b9aba625805b"> 3081</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_IDX_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aed16bc74cf8d1a9ed17ba706c5463297"> 3082</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_IDX_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afc7e7143cf072552f8b4f573248c9ec3"> 3083</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_IDX_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_IDX_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_IDX_ERR_MASK)</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a820dca78109ece4e80e59a4e9373a06a"> 3084</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_IDX_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_IDX_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_IDX_ERR_SHIFT)</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span> </div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span><span class="comment">/*</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><span class="comment"> * FORCE_AUTO_CMD_EBIT_ERR (WO)</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span><span class="comment"> *</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span><span class="comment"> * Force Event for Auto CMD End Bit Error</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="comment"> * 0x1 (TRUE): Auto CMD End Bit Error Status is set</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="comment"> */</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4f38ce87427f876db984f10fc576b32c"> 3094</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_EBIT_ERR_MASK (0x8U)</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4ef0895167bccd761c093b61db840d45"> 3095</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_EBIT_ERR_SHIFT (3U)</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac2b67870943d4d022a647eb03fc3e2d9"> 3096</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_EBIT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_EBIT_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_EBIT_ERR_MASK)</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6b70926e68ec9dbcae5fce3ca4bfd310"> 3097</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_EBIT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_EBIT_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_EBIT_ERR_SHIFT)</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span> </div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span><span class="comment">/*</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="comment"> * FORCE_AUTO_CMD_CRC_ERR (WO)</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="comment"> *</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment"> * Force Event for Auto CMD CRC Error</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment"> * 0x1 (TRUE): Auto CMD CRC Error Status is set</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span><span class="comment"> */</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3b1e9b86ad76dfbb3b95ddff1a8a1ae4"> 3107</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_CRC_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a25d98bac42baa6937b3e709ebd098b8c"> 3108</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_CRC_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac3fac8aeb5d0548d066490da33f6ad3c"> 3109</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_CRC_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_CRC_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_CRC_ERR_MASK)</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adad51453a8c12be1d50dc4106d55d0a6"> 3110</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_CRC_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_CRC_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_CRC_ERR_SHIFT)</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span> </div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span><span class="comment">/*</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span><span class="comment"> * FORCE_AUTO_CMD_TOUT_ERR (WO)</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span><span class="comment"> *</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><span class="comment"> * Force Event for Auto CMD Timeout Error</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span><span class="comment"> * 0x1 (TRUE): Auto CMD Timeout Error Status is set</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span><span class="comment"> */</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0c71eaa1fa78fecac8781232ec5cd7a3"> 3120</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_TOUT_ERR_MASK (0x2U)</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab3c887c01bfa21ae7f9af332c66d51b5"> 3121</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_TOUT_ERR_SHIFT (1U)</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac20edfcffe75485384be72e23e94aca4"> 3122</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_TOUT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_TOUT_ERR_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_TOUT_ERR_MASK)</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abf8797dd0f606d60e9e97b2b851823f4"> 3123</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD_TOUT_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_TOUT_ERR_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD_TOUT_ERR_SHIFT)</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span> </div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span><span class="comment">/*</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span><span class="comment"> * FORCE_AUTO_CMD12_NOT_EXEC (WO)</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span><span class="comment"> *</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span><span class="comment"> * Force Event for Auto CMD12 Not Executed</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span><span class="comment"> * 0x1 (TRUE): Auto CMD12 Not Executed Status is set</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span><span class="comment"> * 0x0 (FALSE): Not Affected</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="comment"> */</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac8e0220c6124224d3f4f6607c908320d"> 3133</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD12_NOT_EXEC_MASK (0x1U)</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1ca717edf366fed321d76211e2721168"> 3134</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD12_NOT_EXEC_SHIFT (0U)</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2805b609895e1c6e2b02214d09debcc5"> 3135</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD12_NOT_EXEC_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD12_NOT_EXEC_SHIFT) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD12_NOT_EXEC_MASK)</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2c8b95cdcc117ce3e90ce6266c9aff32"> 3136</a></span><span class="preprocessor">#define SDXC_FORCE_EVENT_FORCE_AUTO_CMD12_NOT_EXEC_GET(x) (((uint32_t)(x) &amp; SDXC_FORCE_EVENT_FORCE_AUTO_CMD12_NOT_EXEC_MASK) &gt;&gt; SDXC_FORCE_EVENT_FORCE_AUTO_CMD12_NOT_EXEC_SHIFT)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span> </div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><span class="comment">/* Bitfield definition for register: ADMA_ERR_STAT */</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span><span class="comment">/*</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span><span class="comment"> * ADMA_LEN_ERR (RO)</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span><span class="comment"> *</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span><span class="comment"> * ADMA Length Mismatch Error States</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span><span class="comment"> * This error occurs in the following instances:</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span><span class="comment"> * While the Block Count Enable is being set, the total data length specified by the Descriptor table is different from that specified by the Block Count and Block Length</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span><span class="comment"> * When the total data length cannot be divided by the block length</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span><span class="comment"> * 0x0 (NO_ERR): No Error</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span><span class="comment"> * 0x1 (ERROR): Error</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span><span class="comment"> */</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af75cb559de9d81a7fa3652388287a0bc"> 3150</a></span><span class="preprocessor">#define SDXC_ADMA_ERR_STAT_ADMA_LEN_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae6d668271080919c73590b5466fc75f6"> 3151</a></span><span class="preprocessor">#define SDXC_ADMA_ERR_STAT_ADMA_LEN_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#add0012e339d79f6df4b78ca984061dea"> 3152</a></span><span class="preprocessor">#define SDXC_ADMA_ERR_STAT_ADMA_LEN_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_ADMA_ERR_STAT_ADMA_LEN_ERR_MASK) &gt;&gt; SDXC_ADMA_ERR_STAT_ADMA_LEN_ERR_SHIFT)</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span> </div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span><span class="comment">/*</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span><span class="comment"> * ADMA_ERR_STATES (RO)</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span><span class="comment"> *</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span><span class="comment"> * ADMA Error States</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span><span class="comment"> * These bits indicate the state of ADMA when an error occurs during ADMA data transfer.</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="comment"> * 0x0 (ST_STOP): Stop DMA - SYS_ADR register points to a location next to the error descriptor</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span><span class="comment"> * 0x1 (ST_FDS): Fetch Descriptor - SYS_ADR register points to the error descriptor</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span><span class="comment"> * 0x2 (UNUSED): Never set this state</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span><span class="comment"> * 0x3 (ST_TFR): Transfer Data - SYS_ADR register points to a location next to the error descriptor</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span><span class="comment"> */</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a971b29a0b05cc680c91c2ce1a2993ef5"> 3165</a></span><span class="preprocessor">#define SDXC_ADMA_ERR_STAT_ADMA_ERR_STATES_MASK (0x3U)</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a02eee8568202d56874ddebad62b9d69e"> 3166</a></span><span class="preprocessor">#define SDXC_ADMA_ERR_STAT_ADMA_ERR_STATES_SHIFT (0U)</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae1f880f50ef2890a0b64c4c8eb4a9f59"> 3167</a></span><span class="preprocessor">#define SDXC_ADMA_ERR_STAT_ADMA_ERR_STATES_GET(x) (((uint32_t)(x) &amp; SDXC_ADMA_ERR_STAT_ADMA_ERR_STATES_MASK) &gt;&gt; SDXC_ADMA_ERR_STAT_ADMA_ERR_STATES_SHIFT)</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span> </div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span><span class="comment">/* Bitfield definition for register: ADMA_SYS_ADDR */</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span><span class="comment">/*</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><span class="comment"> * ADMA_SA (RW)</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="comment"> *</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="comment"> * ADMA System Address</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="comment"> * These bits indicate the lower 32 bits of the ADMA system address.</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span><span class="comment"> * SDMA: If Host Version 4 Enable is set to 1, this register stores the system address of the data location</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span><span class="comment"> * ADMA2: This register stores the byte address of the executing command of the descriptor table</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span><span class="comment"> * ADMA3: This register is set by ADMA3. ADMA2 increments the address of this register that points to the next line, every time a Descriptor line is fetched.</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span><span class="comment"> */</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a56fc58f44c8ba852fd93b1078996ee18"> 3179</a></span><span class="preprocessor">#define SDXC_ADMA_SYS_ADDR_ADMA_SA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#add9bcc6f9a68af7e7060cd74a9167056"> 3180</a></span><span class="preprocessor">#define SDXC_ADMA_SYS_ADDR_ADMA_SA_SHIFT (0U)</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a05c98accd3d273a51a334440443f5164"> 3181</a></span><span class="preprocessor">#define SDXC_ADMA_SYS_ADDR_ADMA_SA_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_ADMA_SYS_ADDR_ADMA_SA_SHIFT) &amp; SDXC_ADMA_SYS_ADDR_ADMA_SA_MASK)</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8613dcf10b8d6ae372bbab766ed452a7"> 3182</a></span><span class="preprocessor">#define SDXC_ADMA_SYS_ADDR_ADMA_SA_GET(x) (((uint32_t)(x) &amp; SDXC_ADMA_SYS_ADDR_ADMA_SA_MASK) &gt;&gt; SDXC_ADMA_SYS_ADDR_ADMA_SA_SHIFT)</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span> </div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span><span class="comment">/* Bitfield definition for register array: PRESET */</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span><span class="comment">/*</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span><span class="comment"> * CLK_GEN_SEL_VAL (RO)</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span><span class="comment"> *</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span><span class="comment"> * Clock Generator Select Value</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span><span class="comment"> * This bit is effective when the Host Controller supports a programmable clock generator.</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span><span class="comment"> * 0x0 (FALSE): Host Controller Ver2.0 Compatible Clock Generator</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="comment"> * 0x1 (PROG): Programmable Clock Generator</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span><span class="comment"> */</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad2d5baecb206b8dfb4b31b5c789c168c"> 3194</a></span><span class="preprocessor">#define SDXC_PRESET_CLK_GEN_SEL_VAL_MASK (0x400U)</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aef66e66ddd0e8ce976dc9f6fb99c9650"> 3195</a></span><span class="preprocessor">#define SDXC_PRESET_CLK_GEN_SEL_VAL_SHIFT (10U)</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af17f7189d01f8e87a5178cd199692f32"> 3196</a></span><span class="preprocessor">#define SDXC_PRESET_CLK_GEN_SEL_VAL_GET(x) (((uint16_t)(x) &amp; SDXC_PRESET_CLK_GEN_SEL_VAL_MASK) &gt;&gt; SDXC_PRESET_CLK_GEN_SEL_VAL_SHIFT)</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span> </div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span><span class="comment">/*</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span><span class="comment"> * FREQ_SEL_VAL (RO)</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span><span class="comment"> *</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span><span class="comment"> * SDCLK/RCLK Frequency Select Value</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span><span class="comment"> * 10-bit preset value to be set in SDCLK/RCLK Frequency Select field of the Clock Control register described by a Host System.</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="comment"> */</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af231b8998d67b6fefb86fb3956bb19a7"> 3204</a></span><span class="preprocessor">#define SDXC_PRESET_FREQ_SEL_VAL_MASK (0x3FFU)</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac9c3478bb4a29b3bd257bca3a40bdaab"> 3205</a></span><span class="preprocessor">#define SDXC_PRESET_FREQ_SEL_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a69fb898c61be4cf45fa211c580c02a45"> 3206</a></span><span class="preprocessor">#define SDXC_PRESET_FREQ_SEL_VAL_GET(x) (((uint16_t)(x) &amp; SDXC_PRESET_FREQ_SEL_VAL_MASK) &gt;&gt; SDXC_PRESET_FREQ_SEL_VAL_SHIFT)</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span> </div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span><span class="comment">/* Bitfield definition for register: ADMA_ID_ADDR */</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span><span class="comment">/*</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span><span class="comment"> * ADMA_ID_ADDR (RW)</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span><span class="comment"> *</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span><span class="comment"> * ADMA Integrated Descriptor Address</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span><span class="comment"> * These bits indicate the lower 32-bit of the ADMA Integrated Descriptor address.</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="comment"> * The start address of Integrated Descriptor is set to these register bits.</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><span class="comment"> * The ADMA3 fetches one Descriptor Address and increments these bits to indicate the next Descriptor address.</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span><span class="comment"> */</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4c249f5a06f1ba1859b4af608398c992"> 3217</a></span><span class="preprocessor">#define SDXC_ADMA_ID_ADDR_ADMA_ID_ADDR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae545aebe1dc3b13b10926b6ac61d7a40"> 3218</a></span><span class="preprocessor">#define SDXC_ADMA_ID_ADDR_ADMA_ID_ADDR_SHIFT (0U)</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adc25a8ef39ab40239a4cd9f2b52cb247"> 3219</a></span><span class="preprocessor">#define SDXC_ADMA_ID_ADDR_ADMA_ID_ADDR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_ADMA_ID_ADDR_ADMA_ID_ADDR_SHIFT) &amp; SDXC_ADMA_ID_ADDR_ADMA_ID_ADDR_MASK)</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aacca316bb4573234614c0127b612be41"> 3220</a></span><span class="preprocessor">#define SDXC_ADMA_ID_ADDR_ADMA_ID_ADDR_GET(x) (((uint32_t)(x) &amp; SDXC_ADMA_ID_ADDR_ADMA_ID_ADDR_MASK) &gt;&gt; SDXC_ADMA_ID_ADDR_ADMA_ID_ADDR_SHIFT)</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span> </div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span><span class="comment">/* Bitfield definition for register: P_EMBEDDED_CNTRL */</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="comment">/*</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span><span class="comment"> * REG_OFFSET_ADDR (RO)</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span><span class="comment"> *</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="comment"> * Offset Address of Embedded Control register.</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="comment"> */</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a18943c1479b44715803f01c03fcce87c"> 3228</a></span><span class="preprocessor">#define SDXC_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_MASK (0xFFFU)</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a66c63bb5e415bcfd9e948232b842e771"> 3229</a></span><span class="preprocessor">#define SDXC_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_SHIFT (0U)</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a62824794eae7a82a5135db674a6e441b"> 3230</a></span><span class="preprocessor">#define SDXC_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_GET(x) (((uint16_t)(x) &amp; SDXC_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_MASK) &gt;&gt; SDXC_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_SHIFT)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span> </div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span><span class="comment">/* Bitfield definition for register: P_VENDOR_SPECIFIC_AREA */</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span><span class="comment">/*</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span><span class="comment"> * REG_OFFSET_ADDR (RO)</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="comment"> *</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="comment"> * Base offset Address for Vendor-Specific registers.</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span><span class="comment"> */</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a98796f1f23db7e34562eac0bc226da5c"> 3238</a></span><span class="preprocessor">#define SDXC_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_MASK (0xFFFU)</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac13b9b661857724e1c1bd35606887b0e"> 3239</a></span><span class="preprocessor">#define SDXC_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_SHIFT (0U)</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af84885c230c990ace622d8204975d1ef"> 3240</a></span><span class="preprocessor">#define SDXC_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_GET(x) (((uint16_t)(x) &amp; SDXC_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_MASK) &gt;&gt; SDXC_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_SHIFT)</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span> </div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span><span class="comment">/* Bitfield definition for register: P_VENDOR2_SPECIFIC_AREA */</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span><span class="comment">/*</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span><span class="comment"> * REG_OFFSET_ADDR (RO)</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><span class="comment"> *</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span><span class="comment"> * Base offset Address for Command Queuing registers.</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span><span class="comment"> */</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a59639bc71c4d36abbd83af2bc042fa67"> 3248</a></span><span class="preprocessor">#define SDXC_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aba089b1dd1738d5def9005fa06c19e0a"> 3249</a></span><span class="preprocessor">#define SDXC_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR_SHIFT (0U)</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab4cafb4a5304f899d7aef0847fbc4508"> 3250</a></span><span class="preprocessor">#define SDXC_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR_GET(x) (((uint16_t)(x) &amp; SDXC_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR_MASK) &gt;&gt; SDXC_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR_SHIFT)</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span> </div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span><span class="comment">/* Bitfield definition for register: SLOT_INTR_STATUS */</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span><span class="comment">/*</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span><span class="comment"> * INTR_SLOT (RO)</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span><span class="comment"> *</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><span class="comment"> * Interrupt signal for each Slot</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="comment"> * These status bits indicate the logical OR of Interrupt signal and Wakeup signal for each slot.</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="comment"> * A maximum of 8 slots can be defined. If one interrupt signal is associated with multiple slots, the Host Driver can identify the interrupt that is generated by reading these bits.</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="comment"> *  By a power on reset or by setting Software Reset For All bit, the interrupt signals are de-asserted and this status reads 00h.</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="comment"> * Bit 00: Slot 1</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="comment"> * Bit 01: Slot 2</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span><span class="comment"> * Bit 02: Slot 3</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span><span class="comment"> * ..........</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span><span class="comment"> * ..........</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span><span class="comment"> * Bit 07: Slot 8</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span><span class="comment"> * Note: MSHC Host Controller support single card slot. This register shall always return 0.</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="comment"> */</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a859cff254fcdd00f82f0eca816095274"> 3268</a></span><span class="preprocessor">#define SDXC_SLOT_INTR_STATUS_INTR_SLOT_MASK (0xFFU)</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4e9b41e9e141b33a830e292ff171b742"> 3269</a></span><span class="preprocessor">#define SDXC_SLOT_INTR_STATUS_INTR_SLOT_SHIFT (0U)</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af493a10bb97792dbc163fac64560cb96"> 3270</a></span><span class="preprocessor">#define SDXC_SLOT_INTR_STATUS_INTR_SLOT_GET(x) (((uint16_t)(x) &amp; SDXC_SLOT_INTR_STATUS_INTR_SLOT_MASK) &gt;&gt; SDXC_SLOT_INTR_STATUS_INTR_SLOT_SHIFT)</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span> </div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="comment">/* Bitfield definition for register: CQVER */</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span><span class="comment">/*</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span><span class="comment"> * EMMC_VER_MAHOR (RO)</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span><span class="comment"> *</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span><span class="comment"> * This bit indicates the eMMC major version (1st digit left of decimal point) in BCD format.</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span><span class="comment"> */</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae62c8be19b3436690a44f020330bf187"> 3278</a></span><span class="preprocessor">#define SDXC_CQVER_EMMC_VER_MAHOR_MASK (0xF00U)</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3bb7a69ef2fb16fc1f60f7703d4cda2e"> 3279</a></span><span class="preprocessor">#define SDXC_CQVER_EMMC_VER_MAHOR_SHIFT (8U)</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2a477b0354184c848d997a1d54438b17"> 3280</a></span><span class="preprocessor">#define SDXC_CQVER_EMMC_VER_MAHOR_GET(x) (((uint32_t)(x) &amp; SDXC_CQVER_EMMC_VER_MAHOR_MASK) &gt;&gt; SDXC_CQVER_EMMC_VER_MAHOR_SHIFT)</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span> </div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span><span class="comment">/*</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span><span class="comment"> * EMMC_VER_MINOR (RO)</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span><span class="comment"> *</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><span class="comment"> * This bit indicates the eMMC minor version (1st digit right of decimal point) in BCD format.</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span><span class="comment"> */</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a527538fb07051d9a0d8226a6021c49d5"> 3287</a></span><span class="preprocessor">#define SDXC_CQVER_EMMC_VER_MINOR_MASK (0xF0U)</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae6c3c772d4aa5743d08c1c34e97ba04b"> 3288</a></span><span class="preprocessor">#define SDXC_CQVER_EMMC_VER_MINOR_SHIFT (4U)</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0755ee6c5be137e5f98382a5ae3bf47b"> 3289</a></span><span class="preprocessor">#define SDXC_CQVER_EMMC_VER_MINOR_GET(x) (((uint32_t)(x) &amp; SDXC_CQVER_EMMC_VER_MINOR_MASK) &gt;&gt; SDXC_CQVER_EMMC_VER_MINOR_SHIFT)</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span> </div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="comment">/*</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="comment"> * EMMC_VER_SUFFIX (RO)</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="comment"> *</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment"> * This bit indicates the eMMC version suffix (2nd digit right of decimal point) in BCD format.</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="comment"> */</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a65f0dfffc02d9dc1d91bb63aedcd2cfe"> 3296</a></span><span class="preprocessor">#define SDXC_CQVER_EMMC_VER_SUFFIX_MASK (0xFU)</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aee4400a32a2b7a129bc3779a30c536b3"> 3297</a></span><span class="preprocessor">#define SDXC_CQVER_EMMC_VER_SUFFIX_SHIFT (0U)</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af8b31b1397d33a81f1c49fda4d658fb4"> 3298</a></span><span class="preprocessor">#define SDXC_CQVER_EMMC_VER_SUFFIX_GET(x) (((uint32_t)(x) &amp; SDXC_CQVER_EMMC_VER_SUFFIX_MASK) &gt;&gt; SDXC_CQVER_EMMC_VER_SUFFIX_SHIFT)</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span> </div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span><span class="comment">/* Bitfield definition for register: CQCAP */</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span><span class="comment">/*</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span><span class="comment"> * CRYPTO_SUPPORT (RO)</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span><span class="comment"> *</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span><span class="comment"> * Crypto Support</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="comment"> * This bit indicates whether the Host Controller supports cryptographic operations.</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span><span class="comment"> * 0x0 (FALSE): Crypto not Supported</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span><span class="comment"> * 0x1 (TRUE): Crypto Supported</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span><span class="comment"> */</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0093c999f77f74741318ec640e752a4c"> 3310</a></span><span class="preprocessor">#define SDXC_CQCAP_CRYPTO_SUPPORT_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1edebe2db6e5317a2c804d95d2f0ef0d"> 3311</a></span><span class="preprocessor">#define SDXC_CQCAP_CRYPTO_SUPPORT_SHIFT (28U)</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a79cec23c5a988396ca4547a05baf570d"> 3312</a></span><span class="preprocessor">#define SDXC_CQCAP_CRYPTO_SUPPORT_GET(x) (((uint32_t)(x) &amp; SDXC_CQCAP_CRYPTO_SUPPORT_MASK) &gt;&gt; SDXC_CQCAP_CRYPTO_SUPPORT_SHIFT)</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span> </div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span><span class="comment">/*</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span><span class="comment"> * ITCFMUL (RO)</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span><span class="comment"> *</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span><span class="comment"> * Internal Timer Clock Frequency Multiplier (ITCFMUL)</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span><span class="comment"> * This field indicates the frequency of the clock used for interrupt coalescing timer and for determining the SQS</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span><span class="comment"> * polling period. See ITCFVAL definition for details. Values 0x5 to 0xF are reserved.</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span><span class="comment"> * 0x0 (CLK_1KHz): 1KHz clock</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span><span class="comment"> * 0x1 (CLK_10KHz): 10KHz clock</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span><span class="comment"> * 0x2 (CLK_100KHz): 100KHz clock</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span><span class="comment"> * 0x3 (CLK_1MHz): 1MHz clock</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span><span class="comment"> * 0x4 (CLK_10MHz): 10MHz clock</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="comment"> */</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1b7e53f18d67e256efbaba0b6e1ce702"> 3327</a></span><span class="preprocessor">#define SDXC_CQCAP_ITCFMUL_MASK (0xF000U)</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a41269de71d887d607b26503ac7c6f72f"> 3328</a></span><span class="preprocessor">#define SDXC_CQCAP_ITCFMUL_SHIFT (12U)</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1861eb7fee760633c41943c7f239ea20"> 3329</a></span><span class="preprocessor">#define SDXC_CQCAP_ITCFMUL_GET(x) (((uint32_t)(x) &amp; SDXC_CQCAP_ITCFMUL_MASK) &gt;&gt; SDXC_CQCAP_ITCFMUL_SHIFT)</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span> </div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span><span class="comment">/*</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span><span class="comment"> * ITCFVAL (RO)</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span><span class="comment"> *</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><span class="comment"> * Internal Timer Clock Frequency Value (ITCFVAL)</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><span class="comment"> * This field scales the frequency of the timer clock provided by ITCFMUL. The Final clock frequency of actual timer clock is calculated as ITCFVAL* ITCFMUL.</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="comment"> */</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a26dfc74ce2dee2a5e311c4e3f609ebd2"> 3337</a></span><span class="preprocessor">#define SDXC_CQCAP_ITCFVAL_MASK (0x3FFU)</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2faf3468436cc53038cc9fc4557af6f4"> 3338</a></span><span class="preprocessor">#define SDXC_CQCAP_ITCFVAL_SHIFT (0U)</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad3bfe7625cfcf46140ef1b00ed60e962"> 3339</a></span><span class="preprocessor">#define SDXC_CQCAP_ITCFVAL_GET(x) (((uint32_t)(x) &amp; SDXC_CQCAP_ITCFVAL_MASK) &gt;&gt; SDXC_CQCAP_ITCFVAL_SHIFT)</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span> </div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span><span class="comment">/* Bitfield definition for register: CQCFG */</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span><span class="comment">/*</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span><span class="comment"> * DCMD_EN (RW)</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span><span class="comment"> *</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span><span class="comment"> * This bit indicates to the hardware whether the Task</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><span class="comment"> * Descriptor in slot #31 of the TDL is a data transfer descriptor or a direct-command descriptor. CQE uses this bit when a task is issued in slot #31, to determine how to decode the Task Descriptor.</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="comment"> * 0x1 (SLOT31_DCMD_ENABLE): Task descriptor in slot #31 is a DCMD Task Descriptor</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span><span class="comment"> * 0x0 (SLOT31_DCMD_DISABLE): Task descriptor in slot #31 is a data Transfer Task Descriptor</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span><span class="comment"> */</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a448bc639dc59d53fe40042763326918f"> 3351</a></span><span class="preprocessor">#define SDXC_CQCFG_DCMD_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aedb3f770caae92f84f8628897b9eb2eb"> 3352</a></span><span class="preprocessor">#define SDXC_CQCFG_DCMD_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a66d07b49b420b9c7a9419f7aaaf3dda8"> 3353</a></span><span class="preprocessor">#define SDXC_CQCFG_DCMD_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQCFG_DCMD_EN_SHIFT) &amp; SDXC_CQCFG_DCMD_EN_MASK)</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a87bbd7e9959a676ecf73cf6f69b9e9e7"> 3354</a></span><span class="preprocessor">#define SDXC_CQCFG_DCMD_EN_GET(x) (((uint32_t)(x) &amp; SDXC_CQCFG_DCMD_EN_MASK) &gt;&gt; SDXC_CQCFG_DCMD_EN_SHIFT)</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span> </div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><span class="comment">/*</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><span class="comment"> * TASK_DESC_SIZE (RW)</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span><span class="comment"> *</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="comment"> * Bit Value Description</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span><span class="comment"> * This bit indicates the size of task descriptor used in host memory. This bit can only be configured when Command Queuing Enable bit is 0 (command queuing is disabled).</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span><span class="comment"> * 0x1 (TASK_DESC_128b): Task descriptor size is 128 bits</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span><span class="comment"> * 0x0 (TASK_DESC_64b): Task descriptor size is 64 bit</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span><span class="comment"> */</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6b3fb76e81e334074fcff68877363837"> 3365</a></span><span class="preprocessor">#define SDXC_CQCFG_TASK_DESC_SIZE_MASK (0x100U)</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abbeac0b75f35f05b4b8643dfabecb3d1"> 3366</a></span><span class="preprocessor">#define SDXC_CQCFG_TASK_DESC_SIZE_SHIFT (8U)</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a27d81855762e93515ede4ff1e93cd1ba"> 3367</a></span><span class="preprocessor">#define SDXC_CQCFG_TASK_DESC_SIZE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQCFG_TASK_DESC_SIZE_SHIFT) &amp; SDXC_CQCFG_TASK_DESC_SIZE_MASK)</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac24f872af4c273010948c5f2ca3e9673"> 3368</a></span><span class="preprocessor">#define SDXC_CQCFG_TASK_DESC_SIZE_GET(x) (((uint32_t)(x) &amp; SDXC_CQCFG_TASK_DESC_SIZE_MASK) &gt;&gt; SDXC_CQCFG_TASK_DESC_SIZE_SHIFT)</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span> </div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span><span class="comment">/*</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span><span class="comment"> * CQ_EN (RW)</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span><span class="comment"> *</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span><span class="comment"> */</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a090b02dc7912ae43fc0bbdd403fc2371"> 3374</a></span><span class="preprocessor">#define SDXC_CQCFG_CQ_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a242dac3fa2b3c8e04813c8341cd02e3f"> 3375</a></span><span class="preprocessor">#define SDXC_CQCFG_CQ_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acc288574caa06e9339bfc453b5699405"> 3376</a></span><span class="preprocessor">#define SDXC_CQCFG_CQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQCFG_CQ_EN_SHIFT) &amp; SDXC_CQCFG_CQ_EN_MASK)</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae56b742f1a90ee5f9e682be18876aea2"> 3377</a></span><span class="preprocessor">#define SDXC_CQCFG_CQ_EN_GET(x) (((uint32_t)(x) &amp; SDXC_CQCFG_CQ_EN_MASK) &gt;&gt; SDXC_CQCFG_CQ_EN_SHIFT)</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span> </div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span><span class="comment">/* Bitfield definition for register: CQCTL */</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span><span class="comment">/*</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="comment"> * CLR_ALL_TASKS (RW)</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><span class="comment"> *</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="comment"> * Clear all tasks</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><span class="comment"> * This bit can only be written when the controller is halted. This bit does not clear tasks in the device. The software has to use the CMDQ_TASK_MGMT command to clear device&#39;s queue.</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span><span class="comment"> * 0x1 (CLEAR_ALL_TASKS): Clears all the tasks in the controller</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span><span class="comment"> * 0x0 (NO_EFFECT): Programming 0 has no effect</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span><span class="comment"> */</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3a76acfec4cb5e9e1c28de400f08c653"> 3389</a></span><span class="preprocessor">#define SDXC_CQCTL_CLR_ALL_TASKS_MASK (0x100U)</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a86ed29558bc8a890fa7ac52512d367be"> 3390</a></span><span class="preprocessor">#define SDXC_CQCTL_CLR_ALL_TASKS_SHIFT (8U)</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa30392e0978cd9dadd1d4133b937072e"> 3391</a></span><span class="preprocessor">#define SDXC_CQCTL_CLR_ALL_TASKS_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQCTL_CLR_ALL_TASKS_SHIFT) &amp; SDXC_CQCTL_CLR_ALL_TASKS_MASK)</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afb0128dd3419b46db493cc81a9355b74"> 3392</a></span><span class="preprocessor">#define SDXC_CQCTL_CLR_ALL_TASKS_GET(x) (((uint32_t)(x) &amp; SDXC_CQCTL_CLR_ALL_TASKS_MASK) &gt;&gt; SDXC_CQCTL_CLR_ALL_TASKS_SHIFT)</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span> </div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span><span class="comment">/*</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span><span class="comment"> * HALT (RW)</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="comment"> *</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="comment"> * Halt request and resume</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span><span class="comment"> * 0x1 (HALT_CQE): Software writes 1 to this bit when it wants to acquire software control over the eMMC bus and to disable CQE from issuing command on the bus.</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="comment"> * For example, issuing a Discard Task command (CMDQ_TASK_MGMT).</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span><span class="comment"> * When the software writes 1, CQE completes the ongoing task (if any in progress).</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span><span class="comment"> * After the task is completed and the CQE is in idle state, CQE does not issue new commands and indicates to the software by setting this bit to 1.</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="comment"> * The software can poll on this bit until it is set to 1 and only then send  commands on the eMMC bus.</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><span class="comment"> * 0x0 (RESUME_CQE): Software writes 0 to this bit to exit from the halt state and resume CQE activity</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span><span class="comment"> */</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab94bba96668e598b94862201863bda35"> 3406</a></span><span class="preprocessor">#define SDXC_CQCTL_HALT_MASK (0x1U)</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6ddd3e7d512a241fa209f70f5179b424"> 3407</a></span><span class="preprocessor">#define SDXC_CQCTL_HALT_SHIFT (0U)</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a19743c44a983d0be3ecc166358efd880"> 3408</a></span><span class="preprocessor">#define SDXC_CQCTL_HALT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQCTL_HALT_SHIFT) &amp; SDXC_CQCTL_HALT_MASK)</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0718d0cfad6f3aa0338ddd9b8a10db6b"> 3409</a></span><span class="preprocessor">#define SDXC_CQCTL_HALT_GET(x) (((uint32_t)(x) &amp; SDXC_CQCTL_HALT_MASK) &gt;&gt; SDXC_CQCTL_HALT_SHIFT)</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span> </div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="comment">/* Bitfield definition for register: CQIS */</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span><span class="comment">/*</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span><span class="comment"> * TCL (RW)</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span><span class="comment"> *</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span><span class="comment"> * Task cleared interrupt</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span><span class="comment"> * This status bit is asserted (if CQISE.TCL_STE=1) when a task clear operation is completed by CQE.</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="comment"> * The completed task clear operation is either an individual task clear (by writing CQTCLR) or clearing of all tasks (by writing CQCTL).</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="comment"> * A value of 1 clears this status bit.</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span><span class="comment"> * 0x1 (SET): TCL Interrupt is set</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span><span class="comment"> * 0x0 (NOTSET): TCL Interrupt is not set</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span><span class="comment"> */</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a73d5e9f340f5c14ff7d38f12ca91c4f8"> 3423</a></span><span class="preprocessor">#define SDXC_CQIS_TCL_MASK (0x8U)</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9c115e52251e1d726d01c3d0c8a9d622"> 3424</a></span><span class="preprocessor">#define SDXC_CQIS_TCL_SHIFT (3U)</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acb6ea8274522af6cc3cff9a87714f32b"> 3425</a></span><span class="preprocessor">#define SDXC_CQIS_TCL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQIS_TCL_SHIFT) &amp; SDXC_CQIS_TCL_MASK)</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae4866cdccc182f45d554df43779369d9"> 3426</a></span><span class="preprocessor">#define SDXC_CQIS_TCL_GET(x) (((uint32_t)(x) &amp; SDXC_CQIS_TCL_MASK) &gt;&gt; SDXC_CQIS_TCL_SHIFT)</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span> </div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span><span class="comment">/*</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span><span class="comment"> * RED (RW)</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span><span class="comment"> *</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span><span class="comment"> * Response error detected interrupt</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span><span class="comment"> * This status bit is asserted (if CQISE.RED_STE=1) when a response is received with an error bit set in the device status</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span><span class="comment"> * field. Configure the CQRMEM register to identify device status bit fields that may trigger an interrupt and that are masked.</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span><span class="comment"> * A value of 1 clears this status bit.</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="comment"> * 0x1 (SET): RED Interrupt is set</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><span class="comment"> * 0x0 (NOTSET): RED Interrupt is not set</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><span class="comment"> */</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a520fbeb71ec0d82807f0c14aa8498433"> 3439</a></span><span class="preprocessor">#define SDXC_CQIS_RED_MASK (0x4U)</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a40cd37c00917e388ac06f1352eac0907"> 3440</a></span><span class="preprocessor">#define SDXC_CQIS_RED_SHIFT (2U)</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa162c6a762560339573acdcfda55cc8e"> 3441</a></span><span class="preprocessor">#define SDXC_CQIS_RED_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQIS_RED_SHIFT) &amp; SDXC_CQIS_RED_MASK)</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae6c2b5ea0f423d1abc3f87a062450cda"> 3442</a></span><span class="preprocessor">#define SDXC_CQIS_RED_GET(x) (((uint32_t)(x) &amp; SDXC_CQIS_RED_MASK) &gt;&gt; SDXC_CQIS_RED_SHIFT)</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span> </div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span><span class="comment">/*</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="comment"> * TCC (RW)</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span><span class="comment"> *</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span><span class="comment"> * Task complete interrupt</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span><span class="comment"> * This status bit is asserted (if CQISE.TCC_STE=1) when at least one of the following conditions are met:</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span><span class="comment"> * A task is completed and the INT bit is set in its Task Descriptor</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span><span class="comment"> * Interrupt caused by Interrupt Coalescing logic due to timeout</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span><span class="comment"> * Interrupt Coalescing logic reached the configured threshold</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><span class="comment"> * A value of 1 clears this status bit</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span><span class="comment"> */</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aec92bc03652e4d2bb000783ca9c3fcc2"> 3454</a></span><span class="preprocessor">#define SDXC_CQIS_TCC_MASK (0x2U)</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a419cfd326d302f530c537fe094a53968"> 3455</a></span><span class="preprocessor">#define SDXC_CQIS_TCC_SHIFT (1U)</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7579e8e0165c01d8928ec343c20e63d0"> 3456</a></span><span class="preprocessor">#define SDXC_CQIS_TCC_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQIS_TCC_SHIFT) &amp; SDXC_CQIS_TCC_MASK)</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a303e5a20537d1ff364cc224584646ef7"> 3457</a></span><span class="preprocessor">#define SDXC_CQIS_TCC_GET(x) (((uint32_t)(x) &amp; SDXC_CQIS_TCC_MASK) &gt;&gt; SDXC_CQIS_TCC_SHIFT)</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span> </div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="comment">/*</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span><span class="comment"> * HAC (RW)</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span><span class="comment"> *</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span><span class="comment"> * Halt complete interrupt</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span><span class="comment"> * This status bit is asserted (only if CQISE.HAC_STE=1) when halt bit in the CQCTL register transitions from 0 to 1 indicating that  the host controller has completed its current ongoing task and has entered halt state.</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span><span class="comment"> * A value of 1 clears this status bit.</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span><span class="comment"> * 0x1 (SET): HAC Interrupt is set</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span><span class="comment"> * 0x0 (NOTSET): HAC Interrupt is not set</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span><span class="comment"> */</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9934c82cc7c3eee58572943add189083"> 3469</a></span><span class="preprocessor">#define SDXC_CQIS_HAC_MASK (0x1U)</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a38d8f517cd9a216dcd9066315654829d"> 3470</a></span><span class="preprocessor">#define SDXC_CQIS_HAC_SHIFT (0U)</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abf65b3448ca8a862f57900cc90a7aadd"> 3471</a></span><span class="preprocessor">#define SDXC_CQIS_HAC_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQIS_HAC_SHIFT) &amp; SDXC_CQIS_HAC_MASK)</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8aa3a29761f9747422e6f5569b4cfc79"> 3472</a></span><span class="preprocessor">#define SDXC_CQIS_HAC_GET(x) (((uint32_t)(x) &amp; SDXC_CQIS_HAC_MASK) &gt;&gt; SDXC_CQIS_HAC_SHIFT)</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span> </div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span><span class="comment">/* Bitfield definition for register: CQISE */</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span><span class="comment">/*</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span><span class="comment"> * TCL_STE (RW)</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span><span class="comment"> *</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span><span class="comment"> * Task cleared interrupt status enable</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="comment"> * 0x1 (INT_STS_ENABLE): CQIS.TCL is set when its interrupt condition is active</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span><span class="comment"> * 0x0 (INT_STS_DISABLE): CQIS.TCL is disabled</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span><span class="comment"> */</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4a55d517e117ec8e580f232ed10fcfd0"> 3483</a></span><span class="preprocessor">#define SDXC_CQISE_TCL_STE_MASK (0x8U)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9f9befb2d826c181c049fd3fe8b3117a"> 3484</a></span><span class="preprocessor">#define SDXC_CQISE_TCL_STE_SHIFT (3U)</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a13c065b52b4e0ba40dbef61b60884100"> 3485</a></span><span class="preprocessor">#define SDXC_CQISE_TCL_STE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQISE_TCL_STE_SHIFT) &amp; SDXC_CQISE_TCL_STE_MASK)</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa5df2e3b78ffc07f97068500c40100b5"> 3486</a></span><span class="preprocessor">#define SDXC_CQISE_TCL_STE_GET(x) (((uint32_t)(x) &amp; SDXC_CQISE_TCL_STE_MASK) &gt;&gt; SDXC_CQISE_TCL_STE_SHIFT)</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span> </div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span><span class="comment">/*</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span><span class="comment"> * RED_STE (RW)</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span><span class="comment"> *</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span><span class="comment"> * Response error detected interrupt status enable</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span><span class="comment"> * 0x1 (INT_STS_ENABLE): CQIS.RED is set when its interrupt condition is active</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span><span class="comment"> * 0x0 (INT_STS_DISABLE): CQIS.RED is disabled</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span><span class="comment"> */</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2b16b1f3b0bd29ad6efc6f9b6f29bdd7"> 3496</a></span><span class="preprocessor">#define SDXC_CQISE_RED_STE_MASK (0x4U)</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abe5e108e5b966b70479ed430d76348e3"> 3497</a></span><span class="preprocessor">#define SDXC_CQISE_RED_STE_SHIFT (2U)</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad4461cebf21d8401ec37359b197b3d0f"> 3498</a></span><span class="preprocessor">#define SDXC_CQISE_RED_STE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQISE_RED_STE_SHIFT) &amp; SDXC_CQISE_RED_STE_MASK)</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad1ed0df530e48ffd73839495e26eb4e6"> 3499</a></span><span class="preprocessor">#define SDXC_CQISE_RED_STE_GET(x) (((uint32_t)(x) &amp; SDXC_CQISE_RED_STE_MASK) &gt;&gt; SDXC_CQISE_RED_STE_SHIFT)</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span> </div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="comment">/*</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span><span class="comment"> * TCC_STE (RW)</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span><span class="comment"> *</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span><span class="comment"> * Task complete interrupt status enable</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span><span class="comment"> * 0x1 (INT_STS_ENABLE): CQIS.TCC is set when its interrupt condition is active</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span><span class="comment"> * 0x0 (INT_STS_DISABLE): CQIS.TCC is disabled</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span><span class="comment"> */</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a37472084454022b506c3d8785c3c279c"> 3509</a></span><span class="preprocessor">#define SDXC_CQISE_TCC_STE_MASK (0x2U)</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a58116a08ac223b2ef40377625c76b0c2"> 3510</a></span><span class="preprocessor">#define SDXC_CQISE_TCC_STE_SHIFT (1U)</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6591f5ec7cdd56c97433052019281c0b"> 3511</a></span><span class="preprocessor">#define SDXC_CQISE_TCC_STE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQISE_TCC_STE_SHIFT) &amp; SDXC_CQISE_TCC_STE_MASK)</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a451f8149d4fa58c2663a5d4fbb8c26ba"> 3512</a></span><span class="preprocessor">#define SDXC_CQISE_TCC_STE_GET(x) (((uint32_t)(x) &amp; SDXC_CQISE_TCC_STE_MASK) &gt;&gt; SDXC_CQISE_TCC_STE_SHIFT)</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span> </div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span><span class="comment">/*</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="comment"> * HAC_STE (RW)</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span><span class="comment"> *</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span><span class="comment"> * Halt complete interrupt status enable</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span><span class="comment"> * 0x1 (INT_STS_ENABLE): CQIS.HAC is set when its interrupt condition is active</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span><span class="comment"> * 0x0 (INT_STS_DISABLE): CQIS.HAC is disabled</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span><span class="comment"> */</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4f65f75df3b19c15763303e453614655"> 3522</a></span><span class="preprocessor">#define SDXC_CQISE_HAC_STE_MASK (0x1U)</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9290878d82078c88aaffbea79670d5e2"> 3523</a></span><span class="preprocessor">#define SDXC_CQISE_HAC_STE_SHIFT (0U)</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adaa0e26a349b1ebcd9a3333b3c083f3e"> 3524</a></span><span class="preprocessor">#define SDXC_CQISE_HAC_STE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQISE_HAC_STE_SHIFT) &amp; SDXC_CQISE_HAC_STE_MASK)</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3f69d8d32175c48a2a7e87dacc461324"> 3525</a></span><span class="preprocessor">#define SDXC_CQISE_HAC_STE_GET(x) (((uint32_t)(x) &amp; SDXC_CQISE_HAC_STE_MASK) &gt;&gt; SDXC_CQISE_HAC_STE_SHIFT)</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span> </div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span><span class="comment">/* Bitfield definition for register: CQISGE */</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span><span class="comment">/*</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span><span class="comment"> * TCL_SGE (RW)</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span><span class="comment"> *</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span><span class="comment"> * Task cleared interrupt signal enable</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span><span class="comment"> * 0x1 (INT_SIG_ENABLE): CQIS.TCL interrupt signal generation is active</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span><span class="comment"> * 0x0 (INT_SIG_DISABLE): CQIS.TCL interrupt signal generation is disabled</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span><span class="comment"> */</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af40054df8d0aa39c5043069d1416377f"> 3536</a></span><span class="preprocessor">#define SDXC_CQISGE_TCL_SGE_MASK (0x8U)</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa430ffe19c979c9030475e5de3d72ffd"> 3537</a></span><span class="preprocessor">#define SDXC_CQISGE_TCL_SGE_SHIFT (3U)</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a82a3c370f6157ae325880a3f528ed3cd"> 3538</a></span><span class="preprocessor">#define SDXC_CQISGE_TCL_SGE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQISGE_TCL_SGE_SHIFT) &amp; SDXC_CQISGE_TCL_SGE_MASK)</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad51475c83870dffcbf0b95649d4ed53f"> 3539</a></span><span class="preprocessor">#define SDXC_CQISGE_TCL_SGE_GET(x) (((uint32_t)(x) &amp; SDXC_CQISGE_TCL_SGE_MASK) &gt;&gt; SDXC_CQISGE_TCL_SGE_SHIFT)</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span> </div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span><span class="comment">/*</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span><span class="comment"> * RED_SGE (RW)</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span><span class="comment"> *</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span><span class="comment"> * Response error detected interrupt signal enable</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span><span class="comment"> * 0x1 (INT_SIG_ENABLE): CQIS.RED interrupt signal generation is active</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span><span class="comment"> * 0x0 (INT_SIG_DISABLE): CQIS.RED interrupt signal generation is disabled</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span><span class="comment"> */</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa265de3bfe44b3d45b9e0b0e07ea37de"> 3549</a></span><span class="preprocessor">#define SDXC_CQISGE_RED_SGE_MASK (0x4U)</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a06840a0b227cb5cb1b1dd2c6e1cb8af5"> 3550</a></span><span class="preprocessor">#define SDXC_CQISGE_RED_SGE_SHIFT (2U)</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aca7df0e2557e49f24b9534a0d5fa75b6"> 3551</a></span><span class="preprocessor">#define SDXC_CQISGE_RED_SGE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQISGE_RED_SGE_SHIFT) &amp; SDXC_CQISGE_RED_SGE_MASK)</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1885d603825743efd4206589c3a09389"> 3552</a></span><span class="preprocessor">#define SDXC_CQISGE_RED_SGE_GET(x) (((uint32_t)(x) &amp; SDXC_CQISGE_RED_SGE_MASK) &gt;&gt; SDXC_CQISGE_RED_SGE_SHIFT)</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span> </div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span><span class="comment">/*</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span><span class="comment"> * TCC_SGE (RW)</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span><span class="comment"> *</span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span><span class="comment"> * Task complete interrupt signal enable</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span><span class="comment"> * 0x1 (INT_SIG_ENABLE): CQIS.TCC interrupt signal generation is active</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><span class="comment"> * 0x0 (INT_SIG_DISABLE): CQIS.TCC interrupt signal generation is disabled</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span><span class="comment"> */</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5f438c0a21470c7843c29f9b318a6c5e"> 3562</a></span><span class="preprocessor">#define SDXC_CQISGE_TCC_SGE_MASK (0x2U)</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3302dd3d49e077b058fb779bac5dbb42"> 3563</a></span><span class="preprocessor">#define SDXC_CQISGE_TCC_SGE_SHIFT (1U)</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3b3dfc4a7962b29890855cb14d2858c1"> 3564</a></span><span class="preprocessor">#define SDXC_CQISGE_TCC_SGE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQISGE_TCC_SGE_SHIFT) &amp; SDXC_CQISGE_TCC_SGE_MASK)</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a635fc8ab249951a3d6078a31100e3360"> 3565</a></span><span class="preprocessor">#define SDXC_CQISGE_TCC_SGE_GET(x) (((uint32_t)(x) &amp; SDXC_CQISGE_TCC_SGE_MASK) &gt;&gt; SDXC_CQISGE_TCC_SGE_SHIFT)</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span> </div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span><span class="comment">/*</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span><span class="comment"> * HAC_SGE (RW)</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span><span class="comment"> *</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="comment"> * Halt complete interrupt signal enable</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span><span class="comment"> * 0x1 (INT_SIG_ENABLE): CQIS.HAC interrupt signal generation is active</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span><span class="comment"> * 0x0 (INT_SIG_DISABLE): CQIS.HAC interrupt signal generation is disabled</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span><span class="comment"> */</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3c0e29d487a07433c70a9bd64f63627c"> 3575</a></span><span class="preprocessor">#define SDXC_CQISGE_HAC_SGE_MASK (0x1U)</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a072628379127d40e8c15b1ca501ee6d7"> 3576</a></span><span class="preprocessor">#define SDXC_CQISGE_HAC_SGE_SHIFT (0U)</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac1ff2bb3059818655e8bdb821b2d8ff2"> 3577</a></span><span class="preprocessor">#define SDXC_CQISGE_HAC_SGE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQISGE_HAC_SGE_SHIFT) &amp; SDXC_CQISGE_HAC_SGE_MASK)</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a05c70df6a01e0a055c3365e2efced136"> 3578</a></span><span class="preprocessor">#define SDXC_CQISGE_HAC_SGE_GET(x) (((uint32_t)(x) &amp; SDXC_CQISGE_HAC_SGE_MASK) &gt;&gt; SDXC_CQISGE_HAC_SGE_SHIFT)</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span> </div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span><span class="comment">/* Bitfield definition for register: CQIC */</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span><span class="comment">/*</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span><span class="comment"> * INTC_EN (RW)</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span><span class="comment"> *</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span><span class="comment"> * Interrupt Coalescing Enable Bit</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span><span class="comment"> * 0x1 (ENABLE_INT_COALESCING): Interrupt coalescing mechanism is active. Interrupts are counted and timed, and coalesced interrupts are generated</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span><span class="comment"> * 0x0 (DISABLE_INT_COALESCING): Interrupt coalescing mechanism is disabled (Default)</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span><span class="comment"> */</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5fe7a9b7363398962103bebb9956b7f1"> 3589</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1bc6c1b20dfaa23705cff20e3e015563"> 3590</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7483505fdbc0fa73354dc00ab6a38d90"> 3591</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQIC_INTC_EN_SHIFT) &amp; SDXC_CQIC_INTC_EN_MASK)</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a899adcd19fb4a9017394a28ff2d81846"> 3592</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_EN_GET(x) (((uint32_t)(x) &amp; SDXC_CQIC_INTC_EN_MASK) &gt;&gt; SDXC_CQIC_INTC_EN_SHIFT)</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span> </div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span><span class="comment">/*</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span><span class="comment"> * INTC_STAT (RO)</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span><span class="comment"> *</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span><span class="comment"> * Interrupt Coalescing Status Bit</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span><span class="comment"> * This bit indicates to the software whether any tasks (with INT=0) have completed and counted towards interrupt</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span><span class="comment"> * coalescing (that is, this is set if and only if INTC counter &gt; 0).</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span><span class="comment"> * 0x1 (INTC_ATLEAST1_COMP): At least one INT0 task completion has been counted (INTC counter &gt; 0)</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span><span class="comment"> * 0x0 (INTC_NO_TASK_COMP): INT0 Task completions have not occurred since last counter reset (INTC counter == 0)</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span><span class="comment"> */</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0f0551dbcfdc2c6e3fa117f0d5076701"> 3604</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_STAT_MASK (0x100000UL)</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae11a526d3ddb02ff3ea73b5949c4bf00"> 3605</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_STAT_SHIFT (20U)</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0f43738b7999308ecfae215a619e808a"> 3606</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_STAT_GET(x) (((uint32_t)(x) &amp; SDXC_CQIC_INTC_STAT_MASK) &gt;&gt; SDXC_CQIC_INTC_STAT_SHIFT)</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span> </div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span><span class="comment">/*</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span><span class="comment"> * INTC_RST (WO)</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span><span class="comment"> *</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span><span class="comment"> * Counter and Timer Reset</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span><span class="comment"> * When host driver writes 1, the interrupt coalescing timer and counter are reset.</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span><span class="comment"> * 0x1 (ASSERT_INTC_RESET): Interrupt coalescing timer and counter are reset</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span><span class="comment"> * 0x0 (NO_EFFECT): No Effect</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span><span class="comment"> */</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8f88d5ebad5d8477161b0c4f7dda90c0"> 3617</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_RST_MASK (0x10000UL)</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad96f2d42fcdec8ec693f502500ac2076"> 3618</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_RST_SHIFT (16U)</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a69b0874dcd5512f977730149611f2783"> 3619</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_RST_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQIC_INTC_RST_SHIFT) &amp; SDXC_CQIC_INTC_RST_MASK)</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a16aba6efffb98f94ee29906cd28dc5dd"> 3620</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_RST_GET(x) (((uint32_t)(x) &amp; SDXC_CQIC_INTC_RST_MASK) &gt;&gt; SDXC_CQIC_INTC_RST_SHIFT)</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span> </div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span><span class="comment">/*</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span><span class="comment"> * INTC_TH_WEN (WO)</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span><span class="comment"> *</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span><span class="comment"> * Interrupt Coalescing Counter Threshold Write Enable</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span><span class="comment"> * When software writes 1 to this bit, the value INTC_TH is updated with the contents written on the same cycle.</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span><span class="comment"> * 0x1 (WEN_SET): Sets INTC_TH_WEN</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span><span class="comment"> * 0x0 (WEN_CLR): Clears INTC_TH_WEN</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span><span class="comment"> */</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3542f81892d19b2335410f2acb88d820"> 3631</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_TH_WEN_MASK (0x8000U)</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a24909c96fb18fe5ea8a1fed872a654d0"> 3632</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_TH_WEN_SHIFT (15U)</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a227b44a3745c7183b1710c577e498366"> 3633</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_TH_WEN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQIC_INTC_TH_WEN_SHIFT) &amp; SDXC_CQIC_INTC_TH_WEN_MASK)</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9830b700ac1fc66802f647b39356e00a"> 3634</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_TH_WEN_GET(x) (((uint32_t)(x) &amp; SDXC_CQIC_INTC_TH_WEN_MASK) &gt;&gt; SDXC_CQIC_INTC_TH_WEN_SHIFT)</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span> </div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span><span class="comment">/*</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span><span class="comment"> * INTC_TH (WO)</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span><span class="comment"> *</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span><span class="comment"> * Interrupt Coalescing Counter Threshold filed</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span><span class="comment"> * Software uses this field to configure the number of task completions (only tasks with INT=0 in the Task Descriptor), which are required in order to generate an interrupt.</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span><span class="comment"> * Counter Operation: As data transfer tasks with INT=0 complete, they are counted by CQE.</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span><span class="comment"> * The counter is reset by software during the interrupt service routine.</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span><span class="comment"> * The counter stops counting when it reaches the value configured in INTC_TH, and generates interrupt.</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span><span class="comment"> * 0x0: Interrupt coalescing feature disabled</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span><span class="comment"> * 0x1: Interrupt coalescing interrupt generated after 1 task when INT=0 completes</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><span class="comment"> * 0x2: Interrupt coalescing interrupt generated after 2 tasks when INT=0 completes</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span><span class="comment"> * ........</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span><span class="comment"> * 0x1f: Interrupt coalescing interrupt generated after 31 tasks when INT=0 completes</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span><span class="comment"> * To write to this field, the INTC_TH_WEN bit must be set during the same write operation.</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span><span class="comment"> */</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7659bc367cb557ea5c5c02cc680020d0"> 3651</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_TH_MASK (0x1F00U)</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a76ffb6a804b5ca28d6adee258e0389ec"> 3652</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_TH_SHIFT (8U)</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac2b2f72236149e4d05c701c396546fb7"> 3653</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_TH_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQIC_INTC_TH_SHIFT) &amp; SDXC_CQIC_INTC_TH_MASK)</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a86b7dc25dc5a47c24e31b0890955c721"> 3654</a></span><span class="preprocessor">#define SDXC_CQIC_INTC_TH_GET(x) (((uint32_t)(x) &amp; SDXC_CQIC_INTC_TH_MASK) &gt;&gt; SDXC_CQIC_INTC_TH_SHIFT)</span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span> </div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span><span class="comment">/*</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span><span class="comment"> * TOUT_VAL_WEN (WO)</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span><span class="comment"> *</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span><span class="comment"> * When software writes 1 to this bit, the value TOUT_VAL is updated with the contents written on the same cycle.</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span><span class="comment"> * 0x1 (WEN_SET): Sets TOUT_VAL_WEN</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span><span class="comment"> * 0x0 (WEN_CLR): clears TOUT_VAL_WEN</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span><span class="comment"> */</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0b207c1ca3d65e759ac7f8296c4feab4"> 3664</a></span><span class="preprocessor">#define SDXC_CQIC_TOUT_VAL_WEN_MASK (0x80U)</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a659c4e7584f42c67e4b1b41fe8110d51"> 3665</a></span><span class="preprocessor">#define SDXC_CQIC_TOUT_VAL_WEN_SHIFT (7U)</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab5ac65acaf21a33bc3f4eb0845d3e7ea"> 3666</a></span><span class="preprocessor">#define SDXC_CQIC_TOUT_VAL_WEN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQIC_TOUT_VAL_WEN_SHIFT) &amp; SDXC_CQIC_TOUT_VAL_WEN_MASK)</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6f190fa538b685d9646acde3daa9c9fb"> 3667</a></span><span class="preprocessor">#define SDXC_CQIC_TOUT_VAL_WEN_GET(x) (((uint32_t)(x) &amp; SDXC_CQIC_TOUT_VAL_WEN_MASK) &gt;&gt; SDXC_CQIC_TOUT_VAL_WEN_SHIFT)</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span> </div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span><span class="comment">/*</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span><span class="comment"> * TOUT_VAL (RW)</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span><span class="comment"> *</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span><span class="comment"> * Interrupt Coalescing Timeout Value</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span><span class="comment"> * Software uses this field to configure the maximum time allowed between the completion of a task on the bus and the generation of an interrupt.</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span><span class="comment"> * Timer Operation: The timer is reset by software during the interrupt service routine.</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span><span class="comment"> * It starts running when the first data transfer task with INT=0 is completed, after the timer was reset.</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span><span class="comment"> * When the timer reaches the value configured in ICTOVAL field, it  generates an interrupt and stops.</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span><span class="comment"> * The timer&#39;s unit is equal to 1024 clock periods of the clock whose frequency is specified in the Internal Timer Clock Frequency field CQCAP register.</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span><span class="comment"> * 0x0: Timer is disabled. Timeout-based interrupt is not generated</span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span><span class="comment"> * 0x1: Timeout on 01x1024 cycles of timer clock frequency</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span><span class="comment"> * 0x2: Timeout on 02x1024 cycles of timer clock frequency</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span><span class="comment"> * ........</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span><span class="comment"> * 0x7f: Timeout on 127x1024 cycles of timer clock frequency</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span><span class="comment"> * In order to write to this field, the TOUT_VAL_WEN bit must</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span><span class="comment"> * be set at the same write operation.</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span><span class="comment"> */</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9616df9817a16d27a1ce90519add5184"> 3686</a></span><span class="preprocessor">#define SDXC_CQIC_TOUT_VAL_MASK (0x7FU)</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af99fe8d3c021e50df6c248e72b6123a2"> 3687</a></span><span class="preprocessor">#define SDXC_CQIC_TOUT_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a35b8ca1d5daf01f7a43760c4962db095"> 3688</a></span><span class="preprocessor">#define SDXC_CQIC_TOUT_VAL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQIC_TOUT_VAL_SHIFT) &amp; SDXC_CQIC_TOUT_VAL_MASK)</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a952451b1bee92806aa598d528179b20d"> 3689</a></span><span class="preprocessor">#define SDXC_CQIC_TOUT_VAL_GET(x) (((uint32_t)(x) &amp; SDXC_CQIC_TOUT_VAL_MASK) &gt;&gt; SDXC_CQIC_TOUT_VAL_SHIFT)</span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span> </div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span><span class="comment">/* Bitfield definition for register: CQTDLBA */</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span><span class="comment">/*</span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span><span class="comment"> * TDLBA (RW)</span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span><span class="comment"> *</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span><span class="comment"> * This register stores the LSB bits (31:0) of the byte address of the head of the Task Descriptor List in system memory.</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span><span class="comment"> * The size of the task descriptor list is 32 * (Task Descriptor size + Transfer Descriptor size) as configured by the host driver.</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span><span class="comment"> * This address is set on 1 KB boundary. The lower 10 bits of this register are set to 0 by the software and are ignored by CQE</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span><span class="comment"> */</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6f5abab305d552b3782f227e9fab3fac"> 3699</a></span><span class="preprocessor">#define SDXC_CQTDLBA_TDLBA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8eec85378d59051a2aaaa47f4ae3195e"> 3700</a></span><span class="preprocessor">#define SDXC_CQTDLBA_TDLBA_SHIFT (0U)</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9f21f43f6feab81f2fda82677e44a39f"> 3701</a></span><span class="preprocessor">#define SDXC_CQTDLBA_TDLBA_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQTDLBA_TDLBA_SHIFT) &amp; SDXC_CQTDLBA_TDLBA_MASK)</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a34efd160dc82228880ad015675e5c284"> 3702</a></span><span class="preprocessor">#define SDXC_CQTDLBA_TDLBA_GET(x) (((uint32_t)(x) &amp; SDXC_CQTDLBA_TDLBA_MASK) &gt;&gt; SDXC_CQTDLBA_TDLBA_SHIFT)</span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span> </div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span><span class="comment">/* Bitfield definition for register: CQTDBR */</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span><span class="comment">/*</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span><span class="comment"> * DBR (RW)</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span><span class="comment"> *</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span><span class="comment"> * The software configures TDLBA and TDLBAU, and enable</span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"> 3709</span><span class="comment"> * CQE in CQCFG before using this register.</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span><span class="comment"> * Writing 1 to bit n of this register triggers CQE to start processing the task encoded in slot n of the TDL.</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span><span class="comment"> * Writing 0 by the software does not have any impact on the hardware, and does not change the value of the register bit.</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span><span class="comment"> * CQE always processes tasks according to the order submitted to the list by CQTDBR write transactions.</span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span><span class="comment"> * CQE processes Data Transfer tasks by reading the Task Descriptor and sending QUEUED_TASK_PARAMS (CMD44) and QUEUED_TASK_ADDRESS (CMD45) commands to</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span><span class="comment"> * the device. CQE processes DCMD tasks (in slot #31, when enabled) by reading the Task Descriptor, and generating the command encoded by its index and argument.</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span><span class="comment"> * The corresponding bit is cleared to 0 by CQE in one of the following events:</span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span><span class="comment"> * A task execution is completed (with success or error).</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span><span class="comment"> * The task is cleared using CQTCLR register.</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span><span class="comment"> * All tasks are cleared using CQCTL register.</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span><span class="comment"> * CQE is disabled using CQCFG register.</span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span><span class="comment"> * Software may initiate multiple tasks at the same time (batch submission) by writing 1 to multiple bits of this register in the same transaction.</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span><span class="comment"> * In the case of batch submission, CQE processes the tasks in order of the task index, starting with the lowest index.</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span><span class="comment"> * If one or more tasks in the batch are marked with QBR, the ordering of execution is based on said processing order.</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span><span class="comment"> */</span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a37fbef5f2c2374babec1dd197a4f03a3"> 3724</a></span><span class="preprocessor">#define SDXC_CQTDBR_DBR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a61a6e7fcdf80a0d0bf860ebdad5bdc28"> 3725</a></span><span class="preprocessor">#define SDXC_CQTDBR_DBR_SHIFT (0U)</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8e477310365c65f2a9565855071db2b3"> 3726</a></span><span class="preprocessor">#define SDXC_CQTDBR_DBR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQTDBR_DBR_SHIFT) &amp; SDXC_CQTDBR_DBR_MASK)</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4bcee7aa7614336a08ea20532e8a1330"> 3727</a></span><span class="preprocessor">#define SDXC_CQTDBR_DBR_GET(x) (((uint32_t)(x) &amp; SDXC_CQTDBR_DBR_MASK) &gt;&gt; SDXC_CQTDBR_DBR_SHIFT)</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span> </div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span><span class="comment">/* Bitfield definition for register: CQTCN */</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span><span class="comment">/*</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span><span class="comment"> * TCN (RW)</span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span><span class="comment"> *</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span><span class="comment"> * Task Completion Notification</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"> 3734</span><span class="comment"> * Each of the 32 bits are bit mapped to the 32 tasks.</span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span><span class="comment"> * Bit-N(1): Task-N has completed execution (with success or errors)</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span><span class="comment"> * Bit-N(0): Task-N has not completed, could be pending or not submitted.</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span><span class="comment"> * On task completion, software may read this register to know tasks that have completed. After reading this register,</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span><span class="comment"> * software may clear the relevant bit fields by writing 1 to the corresponding bits.</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span><span class="comment"> */</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9918cfbcd571c2da760823e8fd715d9c"> 3740</a></span><span class="preprocessor">#define SDXC_CQTCN_TCN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aac9bc9649eb80c2f7aebed6100220819"> 3741</a></span><span class="preprocessor">#define SDXC_CQTCN_TCN_SHIFT (0U)</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab6da073a52fa7eeeb4236f5aeb298f62"> 3742</a></span><span class="preprocessor">#define SDXC_CQTCN_TCN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQTCN_TCN_SHIFT) &amp; SDXC_CQTCN_TCN_MASK)</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a98a6b71ef5d49429b1121c75e4548188"> 3743</a></span><span class="preprocessor">#define SDXC_CQTCN_TCN_GET(x) (((uint32_t)(x) &amp; SDXC_CQTCN_TCN_MASK) &gt;&gt; SDXC_CQTCN_TCN_SHIFT)</span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span> </div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span><span class="comment">/* Bitfield definition for register: CQDQS */</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span><span class="comment">/*</span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span><span class="comment"> * DQS (RW)</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span><span class="comment"> *</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span><span class="comment"> * Device Queue Status</span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span><span class="comment"> * Each of the 32 bits are bit mapped to the 32 tasks.</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span><span class="comment"> * Bit-N(1): Device has marked task N as ready for execution</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span><span class="comment"> * Bit-N(0): Task-N is not ready for execution. This task could be pending in device or not submitted.</span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span><span class="comment"> * Host controller updates this register with response of the Device Queue Status command.</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span><span class="comment"> */</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac76bdb3016f37407e8389f60725cc311"> 3755</a></span><span class="preprocessor">#define SDXC_CQDQS_DQS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5495bf2e7d98a641c47fabb904586115"> 3756</a></span><span class="preprocessor">#define SDXC_CQDQS_DQS_SHIFT (0U)</span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7ef3d6eda625b102d6477addfc853970"> 3757</a></span><span class="preprocessor">#define SDXC_CQDQS_DQS_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQDQS_DQS_SHIFT) &amp; SDXC_CQDQS_DQS_MASK)</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a048f9dc1c8592f603d2b460e85bf8403"> 3758</a></span><span class="preprocessor">#define SDXC_CQDQS_DQS_GET(x) (((uint32_t)(x) &amp; SDXC_CQDQS_DQS_MASK) &gt;&gt; SDXC_CQDQS_DQS_SHIFT)</span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span> </div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span><span class="comment">/* Bitfield definition for register: CQDPT */</span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span><span class="comment">/*</span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span><span class="comment"> * DPT (RW)</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span><span class="comment"> *</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"> 3764</span><span class="comment"> * Device-Pending Tasks</span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span><span class="comment"> * Each of the 32 bits are bit mapped to the 32 tasks.</span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span><span class="comment"> * Bit-N(1): Task-N has been successfully queued into the device and is awaiting execution</span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span><span class="comment"> * Bit-N(0): Task-N is not yet queued.</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span><span class="comment"> * Bit n of this register is set if and only if QUEUED_TASK_PARAMS (CMD44) and QUEUED_TASK_ADDRESS (CMD45) were sent for this specific task and if this task has not been executed.</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span><span class="comment"> * The controller sets this bit after receiving a successful response for CMD45. CQE clears this bit after the task has completed execution.</span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span><span class="comment"> * Software reads this register in the task-discard procedure to determine if the task is queued in the device</span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span><span class="comment"> */</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abfd99b2089bd779e89d12307282e3849"> 3772</a></span><span class="preprocessor">#define SDXC_CQDPT_DPT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a01b5fe99e4b27c19c0695fa26e760924"> 3773</a></span><span class="preprocessor">#define SDXC_CQDPT_DPT_SHIFT (0U)</span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a34e435489248a4eca447648cd07f04c2"> 3774</a></span><span class="preprocessor">#define SDXC_CQDPT_DPT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQDPT_DPT_SHIFT) &amp; SDXC_CQDPT_DPT_MASK)</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a083c6a5e99162b375e05b1468f2697de"> 3775</a></span><span class="preprocessor">#define SDXC_CQDPT_DPT_GET(x) (((uint32_t)(x) &amp; SDXC_CQDPT_DPT_MASK) &gt;&gt; SDXC_CQDPT_DPT_SHIFT)</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span> </div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span><span class="comment">/* Bitfield definition for register: CQTCLR */</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span><span class="comment">/*</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span><span class="comment"> * TCLR (RW)</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span><span class="comment"> *</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span><span class="comment"> * Writing 1 to bit n of this register orders CQE to clear a task that the software has previously issued.</span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span><span class="comment"> * This bit can only be written when CQE is in Halt state as indicated in CQCFG register Halt bit.</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span><span class="comment"> * When software writes 1 to a bit in this register, CQE updates the value to 1, and starts clearing the data structures related to the task.</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span><span class="comment"> * CQE clears the bit fields (sets a value of 0) in CQTCLR and in CQTDBR once the clear operation is complete.</span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span><span class="comment"> * Software must poll on the CQTCLR until it is  leared to verify that a clear operation was done.</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span><span class="comment"> */</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8f15662054df76ca4b6eba3ac1d7f6ac"> 3787</a></span><span class="preprocessor">#define SDXC_CQTCLR_TCLR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a14e8e3ce0c46b1df3ff3636204970bc0"> 3788</a></span><span class="preprocessor">#define SDXC_CQTCLR_TCLR_SHIFT (0U)</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8b8955e9db4c552570a775b32f3ed304"> 3789</a></span><span class="preprocessor">#define SDXC_CQTCLR_TCLR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQTCLR_TCLR_SHIFT) &amp; SDXC_CQTCLR_TCLR_MASK)</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ade5b9c101578246445d060df23064098"> 3790</a></span><span class="preprocessor">#define SDXC_CQTCLR_TCLR_GET(x) (((uint32_t)(x) &amp; SDXC_CQTCLR_TCLR_MASK) &gt;&gt; SDXC_CQTCLR_TCLR_SHIFT)</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span> </div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span><span class="comment">/* Bitfield definition for register: CQSSC1 */</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span><span class="comment">/*</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span><span class="comment"> * SQSCMD_BLK_CNT (RW)</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span><span class="comment"> *</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span><span class="comment"> * This field indicates when SQS CMD is sent while data transfer is in progress.</span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span><span class="comment"> * A value of &#39;n&#39; indicates that CQE sends status command on the CMD line, during the transfer of data block BLOCK_CNTn, on the data lines, where BLOCK_CNT is the number of blocks in the current transaction.</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span><span class="comment"> * 0x0: SEND_QUEUE_STATUS (CMD13) command is not sent during the transaction. Instead, it is sent only when the data lines are idle.</span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span><span class="comment"> * 0x1: SEND_QUEUE_STATUS command is to be sent during the last block of the transaction.</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span><span class="comment"> * 0x2: SEND_QUEUE_STATUS command when last 2 blocks are pending.</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span><span class="comment"> * 0x3: SEND_QUEUE_STATUS command when last 3 blocks are pending.</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span><span class="comment"> * ........</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span><span class="comment"> * 0xf: SEND_QUEUE_STATUS command when last 15 blocks are pending.</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span><span class="comment"> * Should be programmed only when CQCFG.CQ_EN is 0</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span><span class="comment"> */</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7a34d8c84a33fc825054e4c7c9d6a0d0"> 3806</a></span><span class="preprocessor">#define SDXC_CQSSC1_SQSCMD_BLK_CNT_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a33759ee4503672f68efa64179c750414"> 3807</a></span><span class="preprocessor">#define SDXC_CQSSC1_SQSCMD_BLK_CNT_SHIFT (16U)</span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5fc57a84fd1c0fc388df41b14629ca08"> 3808</a></span><span class="preprocessor">#define SDXC_CQSSC1_SQSCMD_BLK_CNT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQSSC1_SQSCMD_BLK_CNT_SHIFT) &amp; SDXC_CQSSC1_SQSCMD_BLK_CNT_MASK)</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4d1ec009c98c5ec9a1d383269fad4ee6"> 3809</a></span><span class="preprocessor">#define SDXC_CQSSC1_SQSCMD_BLK_CNT_GET(x) (((uint32_t)(x) &amp; SDXC_CQSSC1_SQSCMD_BLK_CNT_MASK) &gt;&gt; SDXC_CQSSC1_SQSCMD_BLK_CNT_SHIFT)</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span> </div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span><span class="comment">/*</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span><span class="comment"> * SQSCMD_IDLE_TMR (RW)</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span><span class="comment"> *</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span><span class="comment"> * This field configures the polling period to be used when using periodic SEND_QUEUE_STATUS (CMD13) polling.</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span><span class="comment"> * Periodic polling is used when tasks are pending in the device, but no data transfer is in progress.</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span><span class="comment"> * When a SEND_QUEUE_STATUS response indicates that no task is ready for execution, CQE counts the configured time until it issues the next SEND_QUEUE_STATUS.</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span><span class="comment"> * Timer units are clock periods of the clock whose frequency is specified in the Internal Timer Clock Frequency field CQCAP register.</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span><span class="comment"> * The minimum value is 0001h (1 clock period) and the maximum value is FFFFh (65535 clock periods).</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span><span class="comment"> * For example, a CQCAP field value of 0 indicates a 19.2 MHz clock frequency (period = 52.08 ns).</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span><span class="comment"> * If the setting in CQSSC1.CIT is 1000h, the calculated polling period is 4096*52.08 ns= 213.33 us.</span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span><span class="comment"> * Should be programmed only when CQCFG.CQ_EN is &#39;0&#39;</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span><span class="comment"> */</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad578e047f27bf56d89ebda5b282d17a2"> 3823</a></span><span class="preprocessor">#define SDXC_CQSSC1_SQSCMD_IDLE_TMR_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4ceb19a967326de9501c25b9de356cd4"> 3824</a></span><span class="preprocessor">#define SDXC_CQSSC1_SQSCMD_IDLE_TMR_SHIFT (0U)</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a784ce894ad58d59086fb391a3faf8e1a"> 3825</a></span><span class="preprocessor">#define SDXC_CQSSC1_SQSCMD_IDLE_TMR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQSSC1_SQSCMD_IDLE_TMR_SHIFT) &amp; SDXC_CQSSC1_SQSCMD_IDLE_TMR_MASK)</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9e84dd189e5d31354694194def77d94c"> 3826</a></span><span class="preprocessor">#define SDXC_CQSSC1_SQSCMD_IDLE_TMR_GET(x) (((uint32_t)(x) &amp; SDXC_CQSSC1_SQSCMD_IDLE_TMR_MASK) &gt;&gt; SDXC_CQSSC1_SQSCMD_IDLE_TMR_SHIFT)</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span> </div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span><span class="comment">/* Bitfield definition for register: CQSSC2 */</span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span><span class="comment">/*</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span><span class="comment"> * SQSCMD_RCA (RW)</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span><span class="comment"> *</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span><span class="comment"> * This field provides CQE with the contents of the 16-bit RCA field in SEND_QUEUE_STATUS (CMD13) command argument.</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span><span class="comment"> * CQE copies this field to bits 31:16 of the argument when transmitting SEND_ QUEUE_STATUS (CMD13) command.</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span><span class="comment"> */</span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab81d1d4866c7e851953761a723b69ebf"> 3835</a></span><span class="preprocessor">#define SDXC_CQSSC2_SQSCMD_RCA_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a16c666902aadf15ccda869a0ad0ff028"> 3836</a></span><span class="preprocessor">#define SDXC_CQSSC2_SQSCMD_RCA_SHIFT (0U)</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a82baf11e91ec07c8be852025e8eea2bf"> 3837</a></span><span class="preprocessor">#define SDXC_CQSSC2_SQSCMD_RCA_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQSSC2_SQSCMD_RCA_SHIFT) &amp; SDXC_CQSSC2_SQSCMD_RCA_MASK)</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4514371f155135f045206c6eb749bf6e"> 3838</a></span><span class="preprocessor">#define SDXC_CQSSC2_SQSCMD_RCA_GET(x) (((uint32_t)(x) &amp; SDXC_CQSSC2_SQSCMD_RCA_MASK) &gt;&gt; SDXC_CQSSC2_SQSCMD_RCA_SHIFT)</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span> </div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span><span class="comment">/* Bitfield definition for register: CQCRDCT */</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span><span class="comment">/*</span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span><span class="comment"> * DCMD_RESP (RO)</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span><span class="comment"> *</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"> 3844</span><span class="comment"> * This register contains the response of the command generated by the last direct command (DCMD) task that was sent.</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"> 3845</span><span class="comment"> * Contents of this register are valid only after bit 31 of CQTDBR register is cleared by the controller.</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"> 3846</span><span class="comment"> */</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af2630e495a8cfa3f36aebafe01e5b518"> 3847</a></span><span class="preprocessor">#define SDXC_CQCRDCT_DCMD_RESP_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af41a0462d8cc95689337054485a171c2"> 3848</a></span><span class="preprocessor">#define SDXC_CQCRDCT_DCMD_RESP_SHIFT (0U)</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a63603279e41ec6933c1b9250720fff22"> 3849</a></span><span class="preprocessor">#define SDXC_CQCRDCT_DCMD_RESP_GET(x) (((uint32_t)(x) &amp; SDXC_CQCRDCT_DCMD_RESP_MASK) &gt;&gt; SDXC_CQCRDCT_DCMD_RESP_SHIFT)</span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span> </div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span><span class="comment">/* Bitfield definition for register: CQRMEM */</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span><span class="comment">/*</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span><span class="comment"> * RESP_ERR_MASK (RW)</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span><span class="comment"> *</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span><span class="comment"> * The bits of this field are bit mapped to the device response.</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span><span class="comment"> * This bit is used as an interrupt mask on the device status filed that is received in R1/R1b responses.</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span><span class="comment"> * 1: When a R1/R1b response is received, with a bit i in the device status set, a RED interrupt is generated.</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span><span class="comment"> * 0: When a R1/R1b response is received, bit i in the device status is ignored.</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span><span class="comment"> * The reset value of this register is set to trigger an interrupt on all &quot;Error&quot; type bits in the device status.</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span><span class="comment"> * Note: Responses to CMD13 (SQS) encode the QSR so that they are ignored by this logic.</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span><span class="comment"> */</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8e1c25725aec2937607bd6938e30a122"> 3862</a></span><span class="preprocessor">#define SDXC_CQRMEM_RESP_ERR_MASK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6ee5e2969721edf13cb03a32990bfe55"> 3863</a></span><span class="preprocessor">#define SDXC_CQRMEM_RESP_ERR_MASK_SHIFT (0U)</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5817afa98d88052c8dbe719e8d520370"> 3864</a></span><span class="preprocessor">#define SDXC_CQRMEM_RESP_ERR_MASK_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_CQRMEM_RESP_ERR_MASK_SHIFT) &amp; SDXC_CQRMEM_RESP_ERR_MASK_MASK)</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a07478a22c3192bf7d57d17b307ad1456"> 3865</a></span><span class="preprocessor">#define SDXC_CQRMEM_RESP_ERR_MASK_GET(x) (((uint32_t)(x) &amp; SDXC_CQRMEM_RESP_ERR_MASK_MASK) &gt;&gt; SDXC_CQRMEM_RESP_ERR_MASK_SHIFT)</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span> </div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span><span class="comment">/* Bitfield definition for register: CQTERRI */</span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span><span class="comment">/*</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span><span class="comment"> * TRANS_ERR_TASKID (RO)</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span><span class="comment"> *</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span><span class="comment"> * This field captures the ID of the task that was executed and whose data transfer has errors.</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span><span class="comment"> */</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6c978f1e248ff57b755b85f0ba8b1c2c"> 3873</a></span><span class="preprocessor">#define SDXC_CQTERRI_TRANS_ERR_TASKID_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5ccbe6ca58d64948c5332bf32f24d0dd"> 3874</a></span><span class="preprocessor">#define SDXC_CQTERRI_TRANS_ERR_TASKID_SHIFT (24U)</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa7b4294a925d037c6a29356f732255e6"> 3875</a></span><span class="preprocessor">#define SDXC_CQTERRI_TRANS_ERR_TASKID_GET(x) (((uint32_t)(x) &amp; SDXC_CQTERRI_TRANS_ERR_TASKID_MASK) &gt;&gt; SDXC_CQTERRI_TRANS_ERR_TASKID_SHIFT)</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span> </div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span><span class="comment">/*</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span><span class="comment"> * TRANS_ERR_CMD_INDX (RO)</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span><span class="comment"> *</span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span><span class="comment"> * This field captures the index of the command that was executed and whose data transfer has errors.</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span><span class="comment"> */</span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acc505ad6153d6f7d70cd76a53f34b4c9"> 3882</a></span><span class="preprocessor">#define SDXC_CQTERRI_TRANS_ERR_CMD_INDX_MASK (0x3F0000UL)</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8abdf237c6679ee74760ff23282eadc9"> 3883</a></span><span class="preprocessor">#define SDXC_CQTERRI_TRANS_ERR_CMD_INDX_SHIFT (16U)</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2fa0a1c61420154a50aa31f45cb854ac"> 3884</a></span><span class="preprocessor">#define SDXC_CQTERRI_TRANS_ERR_CMD_INDX_GET(x) (((uint32_t)(x) &amp; SDXC_CQTERRI_TRANS_ERR_CMD_INDX_MASK) &gt;&gt; SDXC_CQTERRI_TRANS_ERR_CMD_INDX_SHIFT)</span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span> </div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span><span class="comment">/*</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span><span class="comment"> * RESP_ERR_FIELDS_VALID (RO)</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span><span class="comment"> *</span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span><span class="comment"> * This bit is updated when an error is detected while a command transaction was in progress.</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span><span class="comment"> * 0x1 (SET): Response-related error is detected. Check contents of RESP_ERR_TASKID and RESP_ERR_CMD_INDX fields</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span><span class="comment"> * 0x0 (NOT_SET): Ignore contents of RESP_ERR_TASKID and RESP_ERR_CMD_INDX</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span><span class="comment"> */</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae306daa90abb996459d10c8606762e7e"> 3894</a></span><span class="preprocessor">#define SDXC_CQTERRI_RESP_ERR_FIELDS_VALID_MASK (0x8000U)</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af97a1ce7489bb75d5ac588f21db8ea36"> 3895</a></span><span class="preprocessor">#define SDXC_CQTERRI_RESP_ERR_FIELDS_VALID_SHIFT (15U)</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1a4800dcaa48b39da4d1913cfa6465aa"> 3896</a></span><span class="preprocessor">#define SDXC_CQTERRI_RESP_ERR_FIELDS_VALID_GET(x) (((uint32_t)(x) &amp; SDXC_CQTERRI_RESP_ERR_FIELDS_VALID_MASK) &gt;&gt; SDXC_CQTERRI_RESP_ERR_FIELDS_VALID_SHIFT)</span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span> </div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span><span class="comment">/*</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span><span class="comment"> * RESP_ERR_TASKID (RO)</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span><span class="comment"> *</span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span><span class="comment"> * This field captures the ID of the task which was executed on the command line when the error occurred.</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span><span class="comment"> */</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac57a8818390b2c286bf4c4c133c4a837"> 3903</a></span><span class="preprocessor">#define SDXC_CQTERRI_RESP_ERR_TASKID_MASK (0x1F00U)</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3d043aa5ab482fde7897b7c26b2d2e38"> 3904</a></span><span class="preprocessor">#define SDXC_CQTERRI_RESP_ERR_TASKID_SHIFT (8U)</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6f38b06c1a19b52632ac34994232a653"> 3905</a></span><span class="preprocessor">#define SDXC_CQTERRI_RESP_ERR_TASKID_GET(x) (((uint32_t)(x) &amp; SDXC_CQTERRI_RESP_ERR_TASKID_MASK) &gt;&gt; SDXC_CQTERRI_RESP_ERR_TASKID_SHIFT)</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span> </div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span><span class="comment">/*</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span><span class="comment"> * RESP_ERR_CMD_INDX (RO)</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span><span class="comment"> *</span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span><span class="comment"> * This field captures the index of the command that was executed on the command line when the error occurred</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span><span class="comment"> */</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7de72620888798a4a353e142a8ddf314"> 3912</a></span><span class="preprocessor">#define SDXC_CQTERRI_RESP_ERR_CMD_INDX_MASK (0x3FU)</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3e18eb40ca9037eed3a18a097aee2eeb"> 3913</a></span><span class="preprocessor">#define SDXC_CQTERRI_RESP_ERR_CMD_INDX_SHIFT (0U)</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a67ccc7845adc73c08a4bc107e835f8f9"> 3914</a></span><span class="preprocessor">#define SDXC_CQTERRI_RESP_ERR_CMD_INDX_GET(x) (((uint32_t)(x) &amp; SDXC_CQTERRI_RESP_ERR_CMD_INDX_MASK) &gt;&gt; SDXC_CQTERRI_RESP_ERR_CMD_INDX_SHIFT)</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span> </div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span><span class="comment">/* Bitfield definition for register: CQCRI */</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span><span class="comment">/*</span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span><span class="comment"> * CMD_RESP_INDX (RO)</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span><span class="comment"> *</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span><span class="comment"> * Last Command Response index</span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span><span class="comment"> * This field stores the index of the last received command response. Controller updates the value every time a command response is received</span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span><span class="comment"> */</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af7f6a1718088f90564268e69e7543f0b"> 3923</a></span><span class="preprocessor">#define SDXC_CQCRI_CMD_RESP_INDX_MASK (0x3FU)</span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a01d0c73585c3db1bd9a5cdba58f51167"> 3924</a></span><span class="preprocessor">#define SDXC_CQCRI_CMD_RESP_INDX_SHIFT (0U)</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a179f55915887ddb35fc977da39cdf0c5"> 3925</a></span><span class="preprocessor">#define SDXC_CQCRI_CMD_RESP_INDX_GET(x) (((uint32_t)(x) &amp; SDXC_CQCRI_CMD_RESP_INDX_MASK) &gt;&gt; SDXC_CQCRI_CMD_RESP_INDX_SHIFT)</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span> </div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span><span class="comment">/* Bitfield definition for register: CQCRA */</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span><span class="comment">/*</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span><span class="comment"> * CMD_RESP_ARG (RO)</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span><span class="comment"> *</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span><span class="comment"> * Last Command Response argument</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span><span class="comment"> * This field stores the argument of the last received command response. Controller updates the value every time a command response is received.</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span><span class="comment"> */</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aeca55cbcbdbd69c4e82c3b9887b15721"> 3934</a></span><span class="preprocessor">#define SDXC_CQCRA_CMD_RESP_ARG_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abf918dc684a992f9265ebe6784bddc39"> 3935</a></span><span class="preprocessor">#define SDXC_CQCRA_CMD_RESP_ARG_SHIFT (0U)</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a11dd0843bfe1587dd636663fa15b3722"> 3936</a></span><span class="preprocessor">#define SDXC_CQCRA_CMD_RESP_ARG_GET(x) (((uint32_t)(x) &amp; SDXC_CQCRA_CMD_RESP_ARG_MASK) &gt;&gt; SDXC_CQCRA_CMD_RESP_ARG_SHIFT)</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span> </div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span><span class="comment">/* Bitfield definition for register: MSHC_VER_ID */</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span><span class="comment">/*</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span><span class="comment"> * VER_ID (RO)</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span><span class="comment"> *</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span><span class="comment"> */</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a953e24e52e799e36990d032d42a37346"> 3943</a></span><span class="preprocessor">#define SDXC_MSHC_VER_ID_VER_ID_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa6803f4eab52963d21eae19700ea75b0"> 3944</a></span><span class="preprocessor">#define SDXC_MSHC_VER_ID_VER_ID_SHIFT (0U)</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1214ae2d0774ce3d728af46e86bf9cd1"> 3945</a></span><span class="preprocessor">#define SDXC_MSHC_VER_ID_VER_ID_GET(x) (((uint32_t)(x) &amp; SDXC_MSHC_VER_ID_VER_ID_MASK) &gt;&gt; SDXC_MSHC_VER_ID_VER_ID_SHIFT)</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span> </div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span><span class="comment">/* Bitfield definition for register: MSHC_VER_TYPE */</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span><span class="comment">/*</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span><span class="comment"> * VER_TYPE (RO)</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span><span class="comment"> *</span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span><span class="comment"> */</span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4fbaacb3b83b1179451a5329543b0fb3"> 3952</a></span><span class="preprocessor">#define SDXC_MSHC_VER_TYPE_VER_TYPE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a827b1ef2ac6bb6d413c618bf629b161d"> 3953</a></span><span class="preprocessor">#define SDXC_MSHC_VER_TYPE_VER_TYPE_SHIFT (0U)</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a71e202ef29e5b5a9eff3712fd1975635"> 3954</a></span><span class="preprocessor">#define SDXC_MSHC_VER_TYPE_VER_TYPE_GET(x) (((uint32_t)(x) &amp; SDXC_MSHC_VER_TYPE_VER_TYPE_MASK) &gt;&gt; SDXC_MSHC_VER_TYPE_VER_TYPE_SHIFT)</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span> </div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span><span class="comment">/* Bitfield definition for register: EMMC_BOOT_CTRL */</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span><span class="comment">/*</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span><span class="comment"> * BOOT_TOUT_CNT (RW)</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span><span class="comment"> *</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span><span class="comment"> * Boot Ack Timeout Counter Value.</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span><span class="comment"> * This value determines the interval by which boot ack timeout (50 ms) is detected when boot ack is expected during boot operation.</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span><span class="comment"> * 0xF : Reserved</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span><span class="comment"> * 0xE : TMCLK x 2^27</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span><span class="comment"> *  ............</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span><span class="comment"> * 0x1 : TMCLK x 2^14</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span><span class="comment"> * 0x0 : TMCLK x 2^13</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span><span class="comment"> */</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7eb33264d1ac1b17d4303ac1ee04679a"> 3968</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_BOOT_TOUT_CNT_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad59868116066c9e3d51b31a301b708da"> 3969</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_BOOT_TOUT_CNT_SHIFT (28U)</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9605df0f37baf9a32ce8bbb85f0c19e7"> 3970</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_BOOT_TOUT_CNT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_EMMC_BOOT_CTRL_BOOT_TOUT_CNT_SHIFT) &amp; SDXC_EMMC_BOOT_CTRL_BOOT_TOUT_CNT_MASK)</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1eca518295d65da53c4b4ce27f829018"> 3971</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_BOOT_TOUT_CNT_GET(x) (((uint32_t)(x) &amp; SDXC_EMMC_BOOT_CTRL_BOOT_TOUT_CNT_MASK) &gt;&gt; SDXC_EMMC_BOOT_CTRL_BOOT_TOUT_CNT_SHIFT)</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span> </div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span><span class="comment">/*</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span><span class="comment"> * BOOT_ACK_ENABLE (RW)</span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span><span class="comment"> *</span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span><span class="comment"> * Boot Acknowledge Enable</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span><span class="comment"> * When this bit set, SDXC checks for boot acknowledge start pattern of 0-1-0 during boot operation. This bit is applicable for both mandatory and alternate boot mode.</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span><span class="comment"> * 0x1 (TRUE): Boot Ack enable</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span><span class="comment"> * 0x0 (FALSE): Boot Ack disable</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span><span class="comment"> */</span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4c31eb84c0986c19e426e7f6328596c6"> 3982</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_BOOT_ACK_ENABLE_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1a6c0c54e52faa449851423157ac279e"> 3983</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_BOOT_ACK_ENABLE_SHIFT (24U)</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0ff71efaee4d6605f239b0807d3a5889"> 3984</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_BOOT_ACK_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_EMMC_BOOT_CTRL_BOOT_ACK_ENABLE_SHIFT) &amp; SDXC_EMMC_BOOT_CTRL_BOOT_ACK_ENABLE_MASK)</span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a29dfb5c755097ec5818b729f90a32c6f"> 3985</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_BOOT_ACK_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_EMMC_BOOT_CTRL_BOOT_ACK_ENABLE_MASK) &gt;&gt; SDXC_EMMC_BOOT_CTRL_BOOT_ACK_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span> </div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span><span class="comment">/*</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span><span class="comment"> * VALIDATE_BOOT (WO)</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span><span class="comment"> *</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span><span class="comment"> * Validate Mandatory Boot Enable bit</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span><span class="comment"> * This bit is used to validate the MAN_BOOT_EN bit.</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"> 3993</span><span class="comment"> * 0x1 (TRUE): Validate Mandatory boot enable bit</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"> 3994</span><span class="comment"> * 0x0 (FALSE): Ignore Mandatory boot Enable bit</span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span><span class="comment"> */</span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a74fdb69960b58f3f603fdd27137492d4"> 3996</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_VALIDATE_BOOT_MASK (0x800000UL)</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7080ddd884f491672fd4db279292fcf3"> 3997</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_VALIDATE_BOOT_SHIFT (23U)</span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7afbe051984efe8d3c526c6dc198cf2f"> 3998</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_VALIDATE_BOOT_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_EMMC_BOOT_CTRL_VALIDATE_BOOT_SHIFT) &amp; SDXC_EMMC_BOOT_CTRL_VALIDATE_BOOT_MASK)</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acd0bcb6b290a1930ecd22590e61eb30f"> 3999</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_VALIDATE_BOOT_GET(x) (((uint32_t)(x) &amp; SDXC_EMMC_BOOT_CTRL_VALIDATE_BOOT_MASK) &gt;&gt; SDXC_EMMC_BOOT_CTRL_VALIDATE_BOOT_SHIFT)</span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span> </div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span><span class="comment">/*</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span><span class="comment"> * MAN_BOOT_EN (RW)</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span><span class="comment"> *</span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"> 4004</span><span class="comment"> * Mandatory Boot Enable</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span><span class="comment"> * This bit is used to initiate the mandatory boot operation. The application sets this bit along with VALIDATE_BOOT bit.</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span><span class="comment"> * Writing 0 is ignored. The SDXC clears this bit after the boot transfer is completed or terminated.</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span><span class="comment"> * 0x1 (MAN_BOOT_EN): Mandatory boot enable</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span><span class="comment"> * 0x0 (MAN_BOOT_DIS): Mandatory boot disable</span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span><span class="comment"> */</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a233ddc99df942b1cd7166bb66620032f"> 4011</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_MAN_BOOT_EN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a133ae228405325a21d7661a3a7117c9d"> 4012</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_MAN_BOOT_EN_SHIFT (16U)</span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4c145248c96256ffeecd4813ee93cf7b"> 4013</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_MAN_BOOT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_EMMC_BOOT_CTRL_MAN_BOOT_EN_SHIFT) &amp; SDXC_EMMC_BOOT_CTRL_MAN_BOOT_EN_MASK)</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a00a4cd760f041ffe12bde3d46e79ba1b"> 4014</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_MAN_BOOT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_EMMC_BOOT_CTRL_MAN_BOOT_EN_MASK) &gt;&gt; SDXC_EMMC_BOOT_CTRL_MAN_BOOT_EN_SHIFT)</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span> </div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span><span class="comment">/*</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span><span class="comment"> * CQE_PREFETCH_DISABLE (RW)</span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"> 4018</span><span class="comment"> *</span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span><span class="comment"> * Enable or Disable CQE&#39;s PREFETCH feature</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"> 4020</span><span class="comment"> * This field allows Software to disable CQE&#39;s data prefetch feature when set to 1.</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span><span class="comment"> * 0x0 (PREFETCH_ENABLE): CQE can Prefetch data for sucessive WRITE transfers and pipeline sucessive READ transfers</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span><span class="comment"> * 0x1 (PREFETCH_DISABLE): Prefetch for WRITE and Pipeline for READ are disabled</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span><span class="comment"> */</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5ea88b51808ec9f54d5f3f3cad78174f"> 4025</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_CQE_PREFETCH_DISABLE_MASK (0x400U)</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab8a1059b2099d0a25f43087840dae0a5"> 4026</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_CQE_PREFETCH_DISABLE_SHIFT (10U)</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae21abde3fa08009e6491f8386e6a8b09"> 4027</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_CQE_PREFETCH_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_EMMC_BOOT_CTRL_CQE_PREFETCH_DISABLE_SHIFT) &amp; SDXC_EMMC_BOOT_CTRL_CQE_PREFETCH_DISABLE_MASK)</span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae0f5dfd1efc458788b8910873f4880c5"> 4028</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_CQE_PREFETCH_DISABLE_GET(x) (((uint32_t)(x) &amp; SDXC_EMMC_BOOT_CTRL_CQE_PREFETCH_DISABLE_MASK) &gt;&gt; SDXC_EMMC_BOOT_CTRL_CQE_PREFETCH_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"> 4029</span> </div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span><span class="comment">/*</span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span><span class="comment"> * CQE_ALGO_SEL (RW)</span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span><span class="comment"> *</span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span><span class="comment"> * Scheduler algorithm selected for execution</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span><span class="comment"> * This bit selects the Algorithm used for selecting one of the many ready tasks for execution.</span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span><span class="comment"> * 0x0 (PRI_REORDER_PLUS_FCFS): Priority based reordering with FCFS to resolve equal priority tasks</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span><span class="comment"> * 0x1 (FCFS_ONLY): First come First serve, in the order of DBR rings</span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span><span class="comment"> */</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a14ed5d3cf31721b609768dd2733ac144"> 4039</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_CQE_ALGO_SEL_MASK (0x200U)</span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a31910bf38d047f9b0ef20a69c3e6ac15"> 4040</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_CQE_ALGO_SEL_SHIFT (9U)</span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae86333f49f723db1d485473b8464f97f"> 4041</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_CQE_ALGO_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_EMMC_BOOT_CTRL_CQE_ALGO_SEL_SHIFT) &amp; SDXC_EMMC_BOOT_CTRL_CQE_ALGO_SEL_MASK)</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a75fcdf2b583b340d8a3207e5a63bba1e"> 4042</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_CQE_ALGO_SEL_GET(x) (((uint32_t)(x) &amp; SDXC_EMMC_BOOT_CTRL_CQE_ALGO_SEL_MASK) &gt;&gt; SDXC_EMMC_BOOT_CTRL_CQE_ALGO_SEL_SHIFT)</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span> </div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span><span class="comment">/*</span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span><span class="comment"> * ENH_STROBE_ENABLE (RW)</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span><span class="comment"> *</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span><span class="comment"> * Enhanced Strobe Enable</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span><span class="comment"> * This bit instructs SDXC to sample the CMD line using data strobe for HS400 mode.</span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span><span class="comment"> * 0x1 (ENH_STB_FOR_CMD): CMD line is sampled using data strobe for HS400 mode</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span><span class="comment"> * 0x0 (NO_STB_FOR_CMD): CMD line is sampled using cclk_rx for HS400 mode</span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span><span class="comment"> */</span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7f852dbafc8a1d47bcff04246aab20b4"> 4053</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_ENH_STROBE_ENABLE_MASK (0x100U)</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a778a26d54aad3817fbd02c6824efd0ed"> 4054</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_ENH_STROBE_ENABLE_SHIFT (8U)</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad801940ccf2517e29aca615cb6c90795"> 4055</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_ENH_STROBE_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_EMMC_BOOT_CTRL_ENH_STROBE_ENABLE_SHIFT) &amp; SDXC_EMMC_BOOT_CTRL_ENH_STROBE_ENABLE_MASK)</span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a76b4f5e69be329062f8c95c267727090"> 4056</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_ENH_STROBE_ENABLE_GET(x) (((uint32_t)(x) &amp; SDXC_EMMC_BOOT_CTRL_ENH_STROBE_ENABLE_MASK) &gt;&gt; SDXC_EMMC_BOOT_CTRL_ENH_STROBE_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span> </div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span><span class="comment">/*</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span><span class="comment"> * EMMC_RST_N_OE (RW)</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span><span class="comment"> *</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span><span class="comment"> * Output Enable control for EMMC Device Reset signal PAD</span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span><span class="comment"> * control.</span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span><span class="comment"> * This field drived sd_rst_n_oe output of SDXC</span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"> 4065</span><span class="comment"> * 0x1 (ENABLE): sd_rst_n_oe is 1</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span><span class="comment"> * 0x0 (DISABLE): sd_rst_n_oe is 0</span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span><span class="comment"> */</span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a444672b27d05568be8744dd8e8277955"> 4068</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_OE_MASK (0x8U)</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6a6a3a683bd6511caf4a32c830dd86cb"> 4069</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_OE_SHIFT (3U)</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5f803bdfb72d73cb21fb604b917555a4"> 4070</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_OE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_OE_SHIFT) &amp; SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_OE_MASK)</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a16fef255b78f769b65393335b8e4d227"> 4071</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_OE_GET(x) (((uint32_t)(x) &amp; SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_OE_MASK) &gt;&gt; SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_OE_SHIFT)</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span> </div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span><span class="comment">/*</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span><span class="comment"> * EMMC_RST_N (RW)</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span><span class="comment"> *</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span><span class="comment"> * EMMC Device Reset signal control.</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span><span class="comment"> * This register field controls the sd_rst_n output of SDXC</span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span><span class="comment"> * 0x1 (RST_DEASSERT): Reset to eMMC device is deasserted</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span><span class="comment"> * 0x0 (RST_ASSERT): Reset to eMMC device asserted (active low)</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span><span class="comment"> */</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0a806c3766478fb305f2e0ec10feb0f2"> 4082</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_MASK (0x4U)</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a16255417de33e7fa379dc074936c14ce"> 4083</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_SHIFT (2U)</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6cba710cef030322b1887d046ec92470"> 4084</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_SHIFT) &amp; SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_MASK)</span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#afccba4b57cb626e5930405cc010a7456"> 4085</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_GET(x) (((uint32_t)(x) &amp; SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_MASK) &gt;&gt; SDXC_EMMC_BOOT_CTRL_EMMC_RST_N_SHIFT)</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"> 4086</span> </div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span><span class="comment">/*</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span><span class="comment"> * DISABLE_DATA_CRC_CHK (RW)</span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span><span class="comment"> *</span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span><span class="comment"> * Disable Data CRC Check</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span><span class="comment"> * This bit controls masking of CRC16 error for Card Write in eMMC mode.</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span><span class="comment"> * This is useful in bus testing (CMD19) for an eMMC device. In bus testing, an eMMC card does not send CRC status for a block,</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span><span class="comment"> * which may generate CRC error. This CRC error can be masked using this bit during bus testing.</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span><span class="comment"> * 0x1 (DISABLE): DATA CRC check is disabled</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span><span class="comment"> * 0x0 (ENABLE): DATA CRC check is enabled</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span><span class="comment"> */</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af2214a4aa4629b567e09101b319002ec"> 4098</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_DISABLE_DATA_CRC_CHK_MASK (0x2U)</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3dbc36adb218a9d8f975210654245a72"> 4099</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_DISABLE_DATA_CRC_CHK_SHIFT (1U)</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0504856809e5c1bd83b8d73b99ddd73a"> 4100</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_DISABLE_DATA_CRC_CHK_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_EMMC_BOOT_CTRL_DISABLE_DATA_CRC_CHK_SHIFT) &amp; SDXC_EMMC_BOOT_CTRL_DISABLE_DATA_CRC_CHK_MASK)</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6b026ec954ea2a4d4f93b38f80885ca6"> 4101</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_DISABLE_DATA_CRC_CHK_GET(x) (((uint32_t)(x) &amp; SDXC_EMMC_BOOT_CTRL_DISABLE_DATA_CRC_CHK_MASK) &gt;&gt; SDXC_EMMC_BOOT_CTRL_DISABLE_DATA_CRC_CHK_SHIFT)</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span> </div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span><span class="comment">/*</span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span><span class="comment"> * CARD_IS_EMMC (RW)</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span><span class="comment"> *</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span><span class="comment"> * eMMC Card present</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span><span class="comment"> * This bit indicates the type of card connected. An application program this bit based on the card connected to SDXC.</span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span><span class="comment"> * 0x1 (EMMC_CARD): Card connected to SDXC is an eMMC card</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span><span class="comment"> * 0x0 (NON_EMMC_CARD): Card connected to SDXCis a non-eMMC card</span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"> 4111</span><span class="comment"> */</span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a034655424a4fbde608305604843ed052"> 4112</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_CARD_IS_EMMC_MASK (0x1U)</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9d576936371e8feb35829faf21c0de01"> 4113</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_CARD_IS_EMMC_SHIFT (0U)</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3a0ad00919071147f6e7d0aa661fc83a"> 4114</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_CARD_IS_EMMC_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_EMMC_BOOT_CTRL_CARD_IS_EMMC_SHIFT) &amp; SDXC_EMMC_BOOT_CTRL_CARD_IS_EMMC_MASK)</span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abcbe10399f1f7bdb39bf3002f655c84e"> 4115</a></span><span class="preprocessor">#define SDXC_EMMC_BOOT_CTRL_CARD_IS_EMMC_GET(x) (((uint32_t)(x) &amp; SDXC_EMMC_BOOT_CTRL_CARD_IS_EMMC_MASK) &gt;&gt; SDXC_EMMC_BOOT_CTRL_CARD_IS_EMMC_SHIFT)</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span> </div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span><span class="comment">/* Bitfield definition for register: AUTO_TUNING_CTRL */</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span><span class="comment">/*</span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span><span class="comment"> * SWIN_TH_VAL (RW)</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"> 4120</span><span class="comment"> *</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span><span class="comment"> * Sampling window threshold value setting</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span><span class="comment"> * The maximum value that can be set here depends on the length of delayline used for tuning. A delayLine with 32 taps</span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span><span class="comment"> * can use values from 0x0 to 0x1F.</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span><span class="comment"> * This field is valid only when SWIN_TH_EN is &#39;1&#39;. Should be programmed only when SAMPLE_CLK_SEL is &#39;0&#39;</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span><span class="comment"> * 0x0 : Threshold values is 0x1, windows of length 1 tap and above can be selected as sampling window.</span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span><span class="comment"> * 0x1 : Threshold values is 0x2, windows of length 2 taps and above can be selected as sampling window.</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span><span class="comment"> * 0x2 : Threshold values is 0x1, windows of length 3 taps and above can be selected as sampling window.</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span><span class="comment"> * ........</span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span><span class="comment"> * 0x1F : Threshold values is 0x1, windows of length 32 taps and above can be selected as sampling window.</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span><span class="comment"> */</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4fb3ce47d176b2cdedd5d8e2b4fc7631"> 4131</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_SWIN_TH_VAL_MASK (0x7F000000UL)</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae478c604cd1a2652f29b009e736f30d2"> 4132</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_SWIN_TH_VAL_SHIFT (24U)</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a09c1dab34f3df4bbcf80b4fc0d26350b"> 4133</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_SWIN_TH_VAL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AUTO_TUNING_CTRL_SWIN_TH_VAL_SHIFT) &amp; SDXC_AUTO_TUNING_CTRL_SWIN_TH_VAL_MASK)</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9980f4f0ccf79c71e54808a0822b017d"> 4134</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_SWIN_TH_VAL_GET(x) (((uint32_t)(x) &amp; SDXC_AUTO_TUNING_CTRL_SWIN_TH_VAL_MASK) &gt;&gt; SDXC_AUTO_TUNING_CTRL_SWIN_TH_VAL_SHIFT)</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span> </div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span><span class="comment">/*</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span><span class="comment"> * POST_CHANGE_DLY (RW)</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span><span class="comment"> *</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span><span class="comment"> * Time taken for phase switching and stable clock output.</span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span><span class="comment"> * Specifies the maximum time (in terms of cclk cycles) that the delay line can take to switch its output phase after a change in tuning_cclk_sel or autotuning_cclk_sel.</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"> 4142</span><span class="comment"> * 0x0 (LATENCY_LT_1): Less than 1-cycle latency</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span><span class="comment"> * 0x1 (LATENCY_LT_2): Less than 2-cycle latency</span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span><span class="comment"> * 0x2 (LATENCY_LT_3): Less than 3-cycle latency</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span><span class="comment"> * 0x3 (LATENCY_LT_4): Less than 4-cycle latency</span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span><span class="comment"> */</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a744fd282d8d74320fa4067b8bc3e36fa"> 4147</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_POST_CHANGE_DLY_MASK (0x180000UL)</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae2647da4a0c9142b8d8260218e30a4b6"> 4148</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_POST_CHANGE_DLY_SHIFT (19U)</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a76dd5a9a863881b5a0214f8b48bc08f7"> 4149</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_POST_CHANGE_DLY_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AUTO_TUNING_CTRL_POST_CHANGE_DLY_SHIFT) &amp; SDXC_AUTO_TUNING_CTRL_POST_CHANGE_DLY_MASK)</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2d065a74a3d3d633e128c964075d31b6"> 4150</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_POST_CHANGE_DLY_GET(x) (((uint32_t)(x) &amp; SDXC_AUTO_TUNING_CTRL_POST_CHANGE_DLY_MASK) &gt;&gt; SDXC_AUTO_TUNING_CTRL_POST_CHANGE_DLY_SHIFT)</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span> </div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span><span class="comment">/*</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span><span class="comment"> * PRE_CHANGE_DLY (RW)</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span><span class="comment"> *</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span><span class="comment"> * Maximum Latency specification between cclk_tx and cclk_rx.</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span><span class="comment"> * 0x0 (LATENCY_LT_1): Less than 1-cycle latency</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span><span class="comment"> * 0x1 (LATENCY_LT_2): Less than 2-cycle latency</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span><span class="comment"> * 0x2 (LATENCY_LT_3): Less than 3-cycle latency</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span><span class="comment"> * 0x3 (LATENCY_LT_4): Less than 4-cycle latency</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span><span class="comment"> */</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa41bfb6551762f7a91717eb28ea466ed"> 4162</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_PRE_CHANGE_DLY_MASK (0x60000UL)</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a25b1678d59b64bab6e90d85ec0418bb5"> 4163</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_PRE_CHANGE_DLY_SHIFT (17U)</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5a1e5558ba038b272234bf6ad77b19c2"> 4164</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_PRE_CHANGE_DLY_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AUTO_TUNING_CTRL_PRE_CHANGE_DLY_SHIFT) &amp; SDXC_AUTO_TUNING_CTRL_PRE_CHANGE_DLY_MASK)</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5db02abb8b1e792ad6d407e83faf8a92"> 4165</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_PRE_CHANGE_DLY_GET(x) (((uint32_t)(x) &amp; SDXC_AUTO_TUNING_CTRL_PRE_CHANGE_DLY_MASK) &gt;&gt; SDXC_AUTO_TUNING_CTRL_PRE_CHANGE_DLY_SHIFT)</span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span> </div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span><span class="comment">/*</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span><span class="comment"> * TUNE_CLK_STOP_EN (RW)</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span><span class="comment"> *</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span><span class="comment"> * Clock stopping control for Tuning and auto-tuning circuit.</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span><span class="comment"> * When enabled, clock gate control output of SDXC (clk2card_on) is pulled low before changing phase select codes on tuning_cclk_sel and autotuning_cclk_sel.</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span><span class="comment"> * This effectively stops the Device/Card clock, cclk_rx and also drift_cclk_rx. Changing phase code when clocks are stopped ensures glitch free phase switching.</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span><span class="comment"> *  Set this bit to 0 if the PHY or delayline can guarantee glitch free switching.</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"> 4175</span><span class="comment"> * 0x1 (ENABLE_CLK_STOPPING): Clocks stopped during phase code change</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span><span class="comment"> * 0x0 (DISABLE_CLK_STOPPING): Clocks not stopped. PHY ensures glitch free phase switching</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"> 4177</span><span class="comment"> */</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a71746bc6fde74c84e7acbdf9f3ee8d13"> 4178</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_TUNE_CLK_STOP_EN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af7632c2be4e5ccf1ce12963ce8cee057"> 4179</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_TUNE_CLK_STOP_EN_SHIFT (16U)</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab57ccb387318fdf9f3dbe6064b123cb1"> 4180</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_TUNE_CLK_STOP_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AUTO_TUNING_CTRL_TUNE_CLK_STOP_EN_SHIFT) &amp; SDXC_AUTO_TUNING_CTRL_TUNE_CLK_STOP_EN_MASK)</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a968214d6117c6e5c2d3d6ebe648ebe42"> 4181</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_TUNE_CLK_STOP_EN_GET(x) (((uint32_t)(x) &amp; SDXC_AUTO_TUNING_CTRL_TUNE_CLK_STOP_EN_MASK) &gt;&gt; SDXC_AUTO_TUNING_CTRL_TUNE_CLK_STOP_EN_SHIFT)</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span> </div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span><span class="comment">/*</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span><span class="comment"> * WIN_EDGE_SEL (RW)</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span><span class="comment"> *</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span><span class="comment"> * This field sets the phase for Left and Right edges for drift monitoring. [Left edge offset + Right edge offset] must not be less than total taps of delayLine.</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span><span class="comment"> * 0x0: User selection disabled. Tuning calculated edges are used.</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span><span class="comment"> * 0x1: Right edge Phase is center + 2 stages, Left edge Phase is center - 2 stages.</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span><span class="comment"> * 0x2: Right edge Phase is center + 3 stages, Left edge Phase is center - 3 stagess</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"> 4190</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span><span class="comment"> * 0xF: Right edge Phase is center + 16 stages, Left edge Phase is center - 16 stages.</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span><span class="comment"> */</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a58b1268bcc06e8a81f8f81fadb350c09"> 4193</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_WIN_EDGE_SEL_MASK (0xF00U)</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a8b45f3fb107a0b51f71d22352f58f90c"> 4194</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_WIN_EDGE_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa4e997125b2b612da4a8d4fbe970c152"> 4195</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_WIN_EDGE_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AUTO_TUNING_CTRL_WIN_EDGE_SEL_SHIFT) &amp; SDXC_AUTO_TUNING_CTRL_WIN_EDGE_SEL_MASK)</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aef44969405fbc44dbc31cfe6b80e8c61"> 4196</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_WIN_EDGE_SEL_GET(x) (((uint32_t)(x) &amp; SDXC_AUTO_TUNING_CTRL_WIN_EDGE_SEL_MASK) &gt;&gt; SDXC_AUTO_TUNING_CTRL_WIN_EDGE_SEL_SHIFT)</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span> </div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span><span class="comment">/*</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span><span class="comment"> * SW_TUNE_EN (RW)</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span><span class="comment"> *</span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span><span class="comment"> * This fields enables software-managed tuning flow.</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span><span class="comment"> * 0x1 (SW_TUNING_ENABLE): Software-managed tuning enabled. AUTO_TUNING_STAT.CENTER_PH_CODE Field is now writable.</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span><span class="comment"> * 0x0 (SW_TUNING_DISABLE): Software-managed tuning disabled</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span><span class="comment"> */</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a70bbe7887511d7deab0a392c0023482e"> 4206</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_SW_TUNE_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1e52b9020d2c70eefeb11e2e11f81bfd"> 4207</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_SW_TUNE_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab169bb1646fb905ad398b042e0a97a9c"> 4208</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_SW_TUNE_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AUTO_TUNING_CTRL_SW_TUNE_EN_SHIFT) &amp; SDXC_AUTO_TUNING_CTRL_SW_TUNE_EN_MASK)</span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acb13101e59352c967b40323022122ff9"> 4209</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_SW_TUNE_EN_GET(x) (((uint32_t)(x) &amp; SDXC_AUTO_TUNING_CTRL_SW_TUNE_EN_MASK) &gt;&gt; SDXC_AUTO_TUNING_CTRL_SW_TUNE_EN_SHIFT)</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span> </div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span><span class="comment">/*</span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span><span class="comment"> * RPT_TUNE_ERR (RW)</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span><span class="comment"> *</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span><span class="comment"> * Framing errors are not generated when executing tuning.</span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span><span class="comment"> * This debug bit allows users to report these errors.</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"> 4217</span><span class="comment"> * 0x1 (DEBUG_ERRORS): Debug mode for reporting framing errors</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span><span class="comment"> * 0x0 (ERRORS_DISABLED): Default mode where as per SDXC no errors are reported.</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"> 4219</span><span class="comment"> */</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aee4e8a0d90803de9c39e5742d09c2f51"> 4220</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_RPT_TUNE_ERR_MASK (0x8U)</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a874599c219e0871cd5248d2c89906867"> 4221</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_RPT_TUNE_ERR_SHIFT (3U)</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ada103f52e159a5d52a10cc718d817487"> 4222</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_RPT_TUNE_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AUTO_TUNING_CTRL_RPT_TUNE_ERR_SHIFT) &amp; SDXC_AUTO_TUNING_CTRL_RPT_TUNE_ERR_MASK)</span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9f93008a9160bcc36058c89e92760840"> 4223</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_RPT_TUNE_ERR_GET(x) (((uint32_t)(x) &amp; SDXC_AUTO_TUNING_CTRL_RPT_TUNE_ERR_MASK) &gt;&gt; SDXC_AUTO_TUNING_CTRL_RPT_TUNE_ERR_SHIFT)</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span> </div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span><span class="comment">/*</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span><span class="comment"> * SWIN_TH_EN (RW)</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span><span class="comment"> *</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span><span class="comment"> * Sampling window Threshold enable</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span><span class="comment"> * Selects the tuning mode</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span><span class="comment"> * Field should be programmed only when SAMPLE_CLK_SEL is &#39;0&#39;</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span><span class="comment"> * 0x1 (THRESHOLD_MODE): Tuning engine selects the first complete sampling window that meets the threshold</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span><span class="comment"> * set by SWIN_TH_VAL field</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span><span class="comment"> * 0x0 (LARGEST_WIN_MODE): Tuning engine sweeps all taps and settles at the largest window</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span><span class="comment"> */</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abf5b77711b893cbe7442f8e5319559fd"> 4236</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_SWIN_TH_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6deba839b1ded2e6991f3934dda687c0"> 4237</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_SWIN_TH_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5c45ab96cb77cab4db63631e8c7d9a03"> 4238</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_SWIN_TH_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AUTO_TUNING_CTRL_SWIN_TH_EN_SHIFT) &amp; SDXC_AUTO_TUNING_CTRL_SWIN_TH_EN_MASK)</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7ddbe890c688eb54bf8fc6f6e366d28f"> 4239</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_SWIN_TH_EN_GET(x) (((uint32_t)(x) &amp; SDXC_AUTO_TUNING_CTRL_SWIN_TH_EN_MASK) &gt;&gt; SDXC_AUTO_TUNING_CTRL_SWIN_TH_EN_SHIFT)</span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span> </div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span><span class="comment">/*</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span><span class="comment"> * CI_SEL (RW)</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span><span class="comment"> *</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span><span class="comment"> * Selects the interval when the corrected center phase select code can be driven on tuning_cclk_sel output.</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span><span class="comment"> * 0x0 (WHEN_IN_BLK_GAP): Driven in block gap interval</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span><span class="comment"> * 0x1 (WHEN_IN_IDLE): Driven at the end of the transfer</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span><span class="comment"> */</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4f76d1e2c3c6da8be2c7d0fd87ecdafc"> 4249</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_CI_SEL_MASK (0x2U)</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae2fe97c84c16311401c5620cf08ae8cd"> 4250</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_CI_SEL_SHIFT (1U)</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a329206baf5e8124dba5efef23e804ecc"> 4251</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_CI_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AUTO_TUNING_CTRL_CI_SEL_SHIFT) &amp; SDXC_AUTO_TUNING_CTRL_CI_SEL_MASK)</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a9fccca221e5b6967910b12756be4e8ae"> 4252</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_CI_SEL_GET(x) (((uint32_t)(x) &amp; SDXC_AUTO_TUNING_CTRL_CI_SEL_MASK) &gt;&gt; SDXC_AUTO_TUNING_CTRL_CI_SEL_SHIFT)</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span> </div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span><span class="comment">/*</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span><span class="comment"> * AT_EN (RW)</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span><span class="comment"> *</span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span><span class="comment"> * Setting this bit enables Auto tuning engine. This bit is enabled by default when core is configured with mode3 retuning support.</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span><span class="comment"> * Clear this bit to 0 when core is configured to have Mode3 re-tuning but SW wishes to disable mode3 retuning.</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span><span class="comment"> * This field should be programmed only when SYS_CTRL.SD_CLK_EN is 0.</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span><span class="comment"> * Values:</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span><span class="comment"> * 0x1 (AT_ENABLE): AutoTuning is enabled</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span><span class="comment"> * 0x0 (AT_DISABLE): AutoTuning is disabled</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span><span class="comment"> */</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a7af49455c62805d184cc38275a0c8476"> 4264</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_AT_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af5ca4959251c722763adb1ad94173fd6"> 4265</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_AT_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a44d0f85c1b561271986d021307241a76"> 4266</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_AT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AUTO_TUNING_CTRL_AT_EN_SHIFT) &amp; SDXC_AUTO_TUNING_CTRL_AT_EN_MASK)</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae36bdba71b86314d4514fc7b4403d97c"> 4267</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_CTRL_AT_EN_GET(x) (((uint32_t)(x) &amp; SDXC_AUTO_TUNING_CTRL_AT_EN_MASK) &gt;&gt; SDXC_AUTO_TUNING_CTRL_AT_EN_SHIFT)</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span> </div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"> 4269</span><span class="comment">/* Bitfield definition for register: AUTO_TUNING_STAT */</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span><span class="comment">/*</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span><span class="comment"> * L_EDGE_PH_CODE (RO)</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"> 4272</span><span class="comment"> *</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span><span class="comment"> * Left Edge Phase code. Reading this field returns the phase code value used by Auto-tuning engine to sample data on Left edge of sampling window.</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span><span class="comment"> */</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a3a9c54a9ac36cc0a6cbfd8368e45d083"> 4275</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_STAT_L_EDGE_PH_CODE_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a542815ebd0a95d802ad5b955258f655f"> 4276</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_STAT_L_EDGE_PH_CODE_SHIFT (16U)</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a20b14bc63c1b3b77a980f679181acf5f"> 4277</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_STAT_L_EDGE_PH_CODE_GET(x) (((uint32_t)(x) &amp; SDXC_AUTO_TUNING_STAT_L_EDGE_PH_CODE_MASK) &gt;&gt; SDXC_AUTO_TUNING_STAT_L_EDGE_PH_CODE_SHIFT)</span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span> </div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span><span class="comment">/*</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span><span class="comment"> * R_EDGE_PH_CODE (RO)</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span><span class="comment"> *</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span><span class="comment"> * Right Edge Phase code. Reading this field returns the phase code value used by Auto-tuning engine to sample data on Right edge of sampling window.</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span><span class="comment"> */</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4af3d51a6aa35412c2bccd950c8c8243"> 4284</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_STAT_R_EDGE_PH_CODE_MASK (0xFF00U)</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abf5284076620d8965a766937b2956ff2"> 4285</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_STAT_R_EDGE_PH_CODE_SHIFT (8U)</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abd72a65e12c8ea6346dfbed2c2fa9dec"> 4286</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_STAT_R_EDGE_PH_CODE_GET(x) (((uint32_t)(x) &amp; SDXC_AUTO_TUNING_STAT_R_EDGE_PH_CODE_MASK) &gt;&gt; SDXC_AUTO_TUNING_STAT_R_EDGE_PH_CODE_SHIFT)</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span> </div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span><span class="comment">/*</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span><span class="comment"> * CENTER_PH_CODE (RW)</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span><span class="comment"> *</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span><span class="comment"> * Centered Phase code. Reading this field returns the current value on tuning_cclk_sel output. Setting AUTO_TUNING_CTRL.SW_TUNE_EN enables software to write to this field and its contents are reflected on tuning_cclk_sel</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span><span class="comment"> */</span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acf9620963824ffbfcf37595d080e5160"> 4293</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_STAT_CENTER_PH_CODE_MASK (0xFFU)</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad85714acd5d50f01d373c72d930e0c18"> 4294</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_STAT_CENTER_PH_CODE_SHIFT (0U)</span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac1533dd8e05d8d242bba1d11b023f98b"> 4295</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_STAT_CENTER_PH_CODE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_AUTO_TUNING_STAT_CENTER_PH_CODE_SHIFT) &amp; SDXC_AUTO_TUNING_STAT_CENTER_PH_CODE_MASK)</span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6415892107d2a6f2279cbf93c128487b"> 4296</a></span><span class="preprocessor">#define SDXC_AUTO_TUNING_STAT_CENTER_PH_CODE_GET(x) (((uint32_t)(x) &amp; SDXC_AUTO_TUNING_STAT_CENTER_PH_CODE_MASK) &gt;&gt; SDXC_AUTO_TUNING_STAT_CENTER_PH_CODE_SHIFT)</span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span> </div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span><span class="comment">/* Bitfield definition for register: MISC_CTRL0 */</span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span><span class="comment">/*</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span><span class="comment"> * CARDCLK_INV_EN (RW)</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span><span class="comment"> *</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span><span class="comment"> * set to invert card_clk, for slow speed card to meet 5ns setup timing.</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span><span class="comment"> * May cause glitch on clock, should be set before enable clk(in core cfg)</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span><span class="comment"> */</span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acb639015fa66e67fdfa9cf7099ef6614"> 4305</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_CARDCLK_INV_EN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a33d4dfa9f427fb193cba8d5693bc4b33"> 4306</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_CARDCLK_INV_EN_SHIFT (28U)</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa78230abe40b04da487d834e0c0ca3d0"> 4307</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_CARDCLK_INV_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_MISC_CTRL0_CARDCLK_INV_EN_SHIFT) &amp; SDXC_MISC_CTRL0_CARDCLK_INV_EN_MASK)</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#adb28d91228ed204ac25b690bc10235f0"> 4308</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_CARDCLK_INV_EN_GET(x) (((uint32_t)(x) &amp; SDXC_MISC_CTRL0_CARDCLK_INV_EN_MASK) &gt;&gt; SDXC_MISC_CTRL0_CARDCLK_INV_EN_SHIFT)</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span> </div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span><span class="comment">/*</span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span><span class="comment"> * PAD_CLK_SEL_B (RW)</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span><span class="comment"> *</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span><span class="comment"> * set to use internal clock directly, may have timing issue;</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span><span class="comment"> * clr to use clock loopback from pad.</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span><span class="comment"> */</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a40943a0a64c0582e4cdc99e00715c558"> 4316</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_PAD_CLK_SEL_B_MASK (0x20000UL)</span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1d83fa172d79016458cf05a9e94b09c1"> 4317</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_PAD_CLK_SEL_B_SHIFT (17U)</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac5e2e8e6e93402530f64ae8398f30b92"> 4318</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_PAD_CLK_SEL_B_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_MISC_CTRL0_PAD_CLK_SEL_B_SHIFT) &amp; SDXC_MISC_CTRL0_PAD_CLK_SEL_B_MASK)</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a0baebe22a604f3f23c61b7553fe7e179"> 4319</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_PAD_CLK_SEL_B_GET(x) (((uint32_t)(x) &amp; SDXC_MISC_CTRL0_PAD_CLK_SEL_B_MASK) &gt;&gt; SDXC_MISC_CTRL0_PAD_CLK_SEL_B_SHIFT)</span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span> </div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span><span class="comment">/*</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span><span class="comment"> * FREQ_SEL_SW_EN (RW)</span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span><span class="comment"> *</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span><span class="comment"> * set to use FREQ_SEL_SW as card clock divider;</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"> 4325</span><span class="comment"> * clear to use core logic as clock divider.</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span><span class="comment"> */</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a75bea45cc3cfa077ad7774342b6a6b83"> 4327</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_FREQ_SEL_SW_EN_MASK (0x800U)</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae6be8dc83ddc5bf417c31e645b278379"> 4328</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_FREQ_SEL_SW_EN_SHIFT (11U)</span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a939ed5b0b85fa1a357b1b596ac5828d1"> 4329</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_FREQ_SEL_SW_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_MISC_CTRL0_FREQ_SEL_SW_EN_SHIFT) &amp; SDXC_MISC_CTRL0_FREQ_SEL_SW_EN_MASK)</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4c374860bd5dfc403947d808cef624db"> 4330</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_FREQ_SEL_SW_EN_GET(x) (((uint32_t)(x) &amp; SDXC_MISC_CTRL0_FREQ_SEL_SW_EN_MASK) &gt;&gt; SDXC_MISC_CTRL0_FREQ_SEL_SW_EN_SHIFT)</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span> </div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span><span class="comment">/*</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span><span class="comment"> * TMCLK_EN (RW)</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span><span class="comment"> *</span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span><span class="comment"> * set to force enable tmclk;</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span><span class="comment"> * clear to  use core signal intclk_en to control it</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span><span class="comment"> */</span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa482138252738aa14e9707b9e4d8a87c"> 4338</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_TMCLK_EN_MASK (0x400U)</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a79e0ccfa5ca8826a3f683907675335d7"> 4339</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_TMCLK_EN_SHIFT (10U)</span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a93650fbf0173d7a24a7a6be27b10eb6c"> 4340</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_TMCLK_EN_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_MISC_CTRL0_TMCLK_EN_SHIFT) &amp; SDXC_MISC_CTRL0_TMCLK_EN_MASK)</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ae6f1addcf18f3cb49f3a90aa70fbc9b6"> 4341</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_TMCLK_EN_GET(x) (((uint32_t)(x) &amp; SDXC_MISC_CTRL0_TMCLK_EN_MASK) &gt;&gt; SDXC_MISC_CTRL0_TMCLK_EN_SHIFT)</span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span> </div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span><span class="comment">/*</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span><span class="comment"> * FREQ_SEL_SW (RW)</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span><span class="comment"> *</span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"> 4346</span><span class="comment"> * software card clock divider, it will be used only when FREQ_SEL_SW_EN is set</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span><span class="comment"> */</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5cb8f04f942b755ec42e589e91356deb"> 4348</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_FREQ_SEL_SW_MASK (0x3FFU)</span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a077fa3c90cd94a093febe83d5ab8b4b9"> 4349</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_FREQ_SEL_SW_SHIFT (0U)</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a2cb7111189f2a939eaf4fdf5aa864c5e"> 4350</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_FREQ_SEL_SW_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_MISC_CTRL0_FREQ_SEL_SW_SHIFT) &amp; SDXC_MISC_CTRL0_FREQ_SEL_SW_MASK)</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#af2451b945abdd7f8bbb9b19e0609720f"> 4351</a></span><span class="preprocessor">#define SDXC_MISC_CTRL0_FREQ_SEL_SW_GET(x) (((uint32_t)(x) &amp; SDXC_MISC_CTRL0_FREQ_SEL_SW_MASK) &gt;&gt; SDXC_MISC_CTRL0_FREQ_SEL_SW_SHIFT)</span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span> </div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span><span class="comment">/* Bitfield definition for register: MISC_CTRL1 */</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span><span class="comment">/*</span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span><span class="comment"> * CARD_ACTIVE (RW)</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span><span class="comment"> *</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span><span class="comment"> * SW write 1 to start card clock delay counter(delay time is configed by CARD_ACTIVE_PERIOD_SEL).</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span><span class="comment"> * When counter finished, this bit will be cleared by hardware.</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span><span class="comment"> * Write 1 when this bit is 1 will cause unknown result(actually no use except write at exact finish time)</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"> 4360</span><span class="comment"> */</span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abdcc689cbff48802b6d6f177103c2dff"> 4361</a></span><span class="preprocessor">#define SDXC_MISC_CTRL1_CARD_ACTIVE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6934639d80b6ad9425f1a38243ad171b"> 4362</a></span><span class="preprocessor">#define SDXC_MISC_CTRL1_CARD_ACTIVE_SHIFT (31U)</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a353ab891826855a9a70c5e9c8611cfa4"> 4363</a></span><span class="preprocessor">#define SDXC_MISC_CTRL1_CARD_ACTIVE_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_MISC_CTRL1_CARD_ACTIVE_SHIFT) &amp; SDXC_MISC_CTRL1_CARD_ACTIVE_MASK)</span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ab8d116c5a518901b64988c98fad45d4d"> 4364</a></span><span class="preprocessor">#define SDXC_MISC_CTRL1_CARD_ACTIVE_GET(x) (((uint32_t)(x) &amp; SDXC_MISC_CTRL1_CARD_ACTIVE_MASK) &gt;&gt; SDXC_MISC_CTRL1_CARD_ACTIVE_SHIFT)</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span> </div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span><span class="comment">/*</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span><span class="comment"> * CARD_ACTIVE_PERIOD_SEL (RW)</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span><span class="comment"> *</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"> 4369</span><span class="comment"> * card clock delay config.</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span><span class="comment"> * 00 for 100 cycle; 01 for 74 cycle; 10 for 128 cycle; 11 for 256 cycle</span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span><span class="comment"> */</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a5549488ba329c4a645fdc6cc2b471b4a"> 4372</a></span><span class="preprocessor">#define SDXC_MISC_CTRL1_CARD_ACTIVE_PERIOD_SEL_MASK (0x30000000UL)</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a13c72290d13a23df8b6da915a44ddabd"> 4373</a></span><span class="preprocessor">#define SDXC_MISC_CTRL1_CARD_ACTIVE_PERIOD_SEL_SHIFT (28U)</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a6d366555cc3378165251c5e4f172e26b"> 4374</a></span><span class="preprocessor">#define SDXC_MISC_CTRL1_CARD_ACTIVE_PERIOD_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SDXC_MISC_CTRL1_CARD_ACTIVE_PERIOD_SEL_SHIFT) &amp; SDXC_MISC_CTRL1_CARD_ACTIVE_PERIOD_SEL_MASK)</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a385a9d87286c326ca05ea9704e6673ca"> 4375</a></span><span class="preprocessor">#define SDXC_MISC_CTRL1_CARD_ACTIVE_PERIOD_SEL_GET(x) (((uint32_t)(x) &amp; SDXC_MISC_CTRL1_CARD_ACTIVE_PERIOD_SEL_MASK) &gt;&gt; SDXC_MISC_CTRL1_CARD_ACTIVE_PERIOD_SEL_SHIFT)</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span> </div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span> </div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span> </div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span><span class="comment">/* RESP register group index macro definition */</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aa70ad637bbc77c26d1d3404b51a9f31f"> 4380</a></span><span class="preprocessor">#define SDXC_RESP_RESP01 (0UL)</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acc2d311302addbeb32d19f98492f8293"> 4381</a></span><span class="preprocessor">#define SDXC_RESP_RESP23 (1UL)</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a638c2dcd4444337476ea68b5dfcae495"> 4382</a></span><span class="preprocessor">#define SDXC_RESP_RESP45 (2UL)</span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#acd2540b057d83b3b2820628e47caa65b"> 4383</a></span><span class="preprocessor">#define SDXC_RESP_RESP67 (3UL)</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span> </div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span><span class="comment">/* PRESET register group index macro definition */</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ac63527287f7b99b7c1604c7971d77b2a"> 4386</a></span><span class="preprocessor">#define SDXC_PRESET_INIT (0UL)</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#aaef559e9a12386812163207099a12ad5"> 4387</a></span><span class="preprocessor">#define SDXC_PRESET_DS (1UL)</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#ad17c0cc73885ac66d6280bee846b625b"> 4388</a></span><span class="preprocessor">#define SDXC_PRESET_HS (2UL)</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a58501fdddb63422327f5c2e7ba88841b"> 4389</a></span><span class="preprocessor">#define SDXC_PRESET_SDR12 (3UL)</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a15b4d4c2777b049f322345d383fd6259"> 4390</a></span><span class="preprocessor">#define SDXC_PRESET_SDR25 (4UL)</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a4365d7d512b7c5b9a50a02c291b6b820"> 4391</a></span><span class="preprocessor">#define SDXC_PRESET_SDR50 (5UL)</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a1111c44a443b5cb9f3122db7c97804b1"> 4392</a></span><span class="preprocessor">#define SDXC_PRESET_SDR104 (6UL)</span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#abec1398d5055d9601e1c61bc8ceb385b"> 4393</a></span><span class="preprocessor">#define SDXC_PRESET_DDR50 (7UL)</span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html#a01169866779777c355289d922053cfbd"> 4394</a></span><span class="preprocessor">#define SDXC_PRESET_UHS2 (10UL)</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span> </div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span> </div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_SDXC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructSDXC__Type_html"><div class="ttname"><a href="structSDXC__Type.html">SDXC_Type</a></div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:12</div></div>
<div class="ttc" id="astructSDXC__Type_html_a012fd30bb2c8a85e15621a059259e22a"><div class="ttname"><a href="structSDXC__Type.html#a012fd30bb2c8a85e15621a059259e22a">SDXC_Type::CQTCLR</a></div><div class="ttdeci">__RW uint32_t CQTCLR</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:58</div></div>
<div class="ttc" id="astructSDXC__Type_html_a017839d5dba48c9b2560220a8a4d3f6b"><div class="ttname"><a href="structSDXC__Type.html#a017839d5dba48c9b2560220a8a4d3f6b">SDXC_Type::CAPABILITIES1</a></div><div class="ttdeci">__R uint32_t CAPABILITIES1</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:26</div></div>
<div class="ttc" id="astructSDXC__Type_html_a03f6c1e29b190e6896e09171c331a0f7"><div class="ttname"><a href="structSDXC__Type.html#a03f6c1e29b190e6896e09171c331a0f7">SDXC_Type::AUTO_TUNING_CTRL</a></div><div class="ttdeci">__RW uint32_t AUTO_TUNING_CTRL</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:74</div></div>
<div class="ttc" id="astructSDXC__Type_html_a055c48054b5836f37674fa392a40255f"><div class="ttname"><a href="structSDXC__Type.html#a055c48054b5836f37674fa392a40255f">SDXC_Type::BLK_ATTR</a></div><div class="ttdeci">__RW uint32_t BLK_ATTR</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:14</div></div>
<div class="ttc" id="astructSDXC__Type_html_a0770c13e09fbf63521a52acf35d4fc07"><div class="ttname"><a href="structSDXC__Type.html#a0770c13e09fbf63521a52acf35d4fc07">SDXC_Type::RESERVED5</a></div><div class="ttdeci">__R uint8_t RESERVED5[4]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:53</div></div>
<div class="ttc" id="astructSDXC__Type_html_a0b8944d65c4a9f5e15b97bb67651bcdc"><div class="ttname"><a href="structSDXC__Type.html#a0b8944d65c4a9f5e15b97bb67651bcdc">SDXC_Type::CQCFG</a></div><div class="ttdeci">__RW uint32_t CQCFG</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:46</div></div>
<div class="ttc" id="astructSDXC__Type_html_a0e6b8f5129fde89e537eca0517b51807"><div class="ttname"><a href="structSDXC__Type.html#a0e6b8f5129fde89e537eca0517b51807">SDXC_Type::CQSSC2</a></div><div class="ttdeci">__RW uint32_t CQSSC2</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:61</div></div>
<div class="ttc" id="astructSDXC__Type_html_a1279c5c8b4761374154f08ecfaf52781"><div class="ttname"><a href="structSDXC__Type.html#a1279c5c8b4761374154f08ecfaf52781">SDXC_Type::P_VENDOR2_SPECIFIC_AREA</a></div><div class="ttdeci">__R uint16_t P_VENDOR2_SPECIFIC_AREA</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:40</div></div>
<div class="ttc" id="astructSDXC__Type_html_a1354e44f426891258cb86fde8b9a8483"><div class="ttname"><a href="structSDXC__Type.html#a1354e44f426891258cb86fde8b9a8483">SDXC_Type::PSTATE</a></div><div class="ttdeci">__R uint32_t PSTATE</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:19</div></div>
<div class="ttc" id="astructSDXC__Type_html_a159fb0523cdf65f3f3454a831c75feec"><div class="ttname"><a href="structSDXC__Type.html#a159fb0523cdf65f3f3454a831c75feec">SDXC_Type::ADMA_ERR_STAT</a></div><div class="ttdeci">__R uint32_t ADMA_ERR_STAT</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:31</div></div>
<div class="ttc" id="astructSDXC__Type_html_a177ba3eef5cd115892c484ce15595d15"><div class="ttname"><a href="structSDXC__Type.html#a177ba3eef5cd115892c484ce15595d15">SDXC_Type::RESERVED0</a></div><div class="ttdeci">__R uint8_t RESERVED0[4]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:33</div></div>
<div class="ttc" id="astructSDXC__Type_html_a18468a4ee17c5d69baff811dc9830fe8"><div class="ttname"><a href="structSDXC__Type.html#a18468a4ee17c5d69baff811dc9830fe8">SDXC_Type::ADMA_SYS_ADDR</a></div><div class="ttdeci">__RW uint32_t ADMA_SYS_ADDR</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:32</div></div>
<div class="ttc" id="astructSDXC__Type_html_a1df4654c09ce122516074583ffc44ef7"><div class="ttname"><a href="structSDXC__Type.html#a1df4654c09ce122516074583ffc44ef7">SDXC_Type::CQCAP</a></div><div class="ttdeci">__R uint32_t CQCAP</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:45</div></div>
<div class="ttc" id="astructSDXC__Type_html_a2acdc8a026fc97165a77e33de333b7ef"><div class="ttname"><a href="structSDXC__Type.html#a2acdc8a026fc97165a77e33de333b7ef">SDXC_Type::CAPABILITIES2</a></div><div class="ttdeci">__R uint32_t CAPABILITIES2</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:27</div></div>
<div class="ttc" id="astructSDXC__Type_html_a2d6a42e2f6a511df985009f9a88bb241"><div class="ttname"><a href="structSDXC__Type.html#a2d6a42e2f6a511df985009f9a88bb241">SDXC_Type::CQSSC1</a></div><div class="ttdeci">__RW uint32_t CQSSC1</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:60</div></div>
<div class="ttc" id="astructSDXC__Type_html_a2dc4d6b30d2be489878e6de0d1ca8516"><div class="ttname"><a href="structSDXC__Type.html#a2dc4d6b30d2be489878e6de0d1ca8516">SDXC_Type::CQVER</a></div><div class="ttdeci">__R uint32_t CQVER</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:44</div></div>
<div class="ttc" id="astructSDXC__Type_html_a30189fc72b4252c04b1ed048d205e56e"><div class="ttname"><a href="structSDXC__Type.html#a30189fc72b4252c04b1ed048d205e56e">SDXC_Type::AUTO_TUNING_STAT</a></div><div class="ttdeci">__RW uint32_t AUTO_TUNING_STAT</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:75</div></div>
<div class="ttc" id="astructSDXC__Type_html_a34c50b49e61221ce34f9cc9dc4968acf"><div class="ttname"><a href="structSDXC__Type.html#a34c50b49e61221ce34f9cc9dc4968acf">SDXC_Type::P_VENDOR_SPECIFIC_AREA</a></div><div class="ttdeci">__R uint16_t P_VENDOR_SPECIFIC_AREA</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:39</div></div>
<div class="ttc" id="astructSDXC__Type_html_a37bce12571bc9c7841d43c25d0971f74"><div class="ttname"><a href="structSDXC__Type.html#a37bce12571bc9c7841d43c25d0971f74">SDXC_Type::PRESET</a></div><div class="ttdeci">__R uint16_t PRESET[11]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:34</div></div>
<div class="ttc" id="astructSDXC__Type_html_a395d36d5b932156c3648833798cea2ee"><div class="ttname"><a href="structSDXC__Type.html#a395d36d5b932156c3648833798cea2ee">SDXC_Type::RESERVED4</a></div><div class="ttdeci">__R uint8_t RESERVED4[130]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:43</div></div>
<div class="ttc" id="astructSDXC__Type_html_a402e74f7ed0e1d5b23216e4142d0a133"><div class="ttname"><a href="structSDXC__Type.html#a402e74f7ed0e1d5b23216e4142d0a133">SDXC_Type::AC_HOST_CTRL</a></div><div class="ttdeci">__RW uint32_t AC_HOST_CTRL</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:25</div></div>
<div class="ttc" id="astructSDXC__Type_html_a442a4d4987462e52897d18f7153b2ce6"><div class="ttname"><a href="structSDXC__Type.html#a442a4d4987462e52897d18f7153b2ce6">SDXC_Type::CQCTL</a></div><div class="ttdeci">__RW uint32_t CQCTL</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:47</div></div>
<div class="ttc" id="astructSDXC__Type_html_a4668367b90f5c6fd35738544893f5b53"><div class="ttname"><a href="structSDXC__Type.html#a4668367b90f5c6fd35738544893f5b53">SDXC_Type::FORCE_EVENT</a></div><div class="ttdeci">__W uint32_t FORCE_EVENT</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:30</div></div>
<div class="ttc" id="astructSDXC__Type_html_a4720c08de229e09f87abaa7b56843917"><div class="ttname"><a href="structSDXC__Type.html#a4720c08de229e09f87abaa7b56843917">SDXC_Type::RESERVED10</a></div><div class="ttdeci">__R uint8_t RESERVED10[16]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:73</div></div>
<div class="ttc" id="astructSDXC__Type_html_a483ca03c65e9c918f3cbcaa95854e19c"><div class="ttname"><a href="structSDXC__Type.html#a483ca03c65e9c918f3cbcaa95854e19c">SDXC_Type::CQTCN</a></div><div class="ttdeci">__RW uint32_t CQTCN</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:55</div></div>
<div class="ttc" id="astructSDXC__Type_html_a68f62051d897fafa0c0d5ae1604cc16b"><div class="ttname"><a href="structSDXC__Type.html#a68f62051d897fafa0c0d5ae1604cc16b">SDXC_Type::CQIS</a></div><div class="ttdeci">__RW uint32_t CQIS</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:48</div></div>
<div class="ttc" id="astructSDXC__Type_html_a6c13ebdb7179aca6f67a353b67a7db70"><div class="ttname"><a href="structSDXC__Type.html#a6c13ebdb7179aca6f67a353b67a7db70">SDXC_Type::CQISGE</a></div><div class="ttdeci">__RW uint32_t CQISGE</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:50</div></div>
<div class="ttc" id="astructSDXC__Type_html_a70b5646f1f47977f2e7a1a13c9bf8b46"><div class="ttname"><a href="structSDXC__Type.html#a70b5646f1f47977f2e7a1a13c9bf8b46">SDXC_Type::RESERVED8</a></div><div class="ttdeci">__R uint8_t RESERVED8[800]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:68</div></div>
<div class="ttc" id="astructSDXC__Type_html_a71358e6ee879bcb3fafc466fdb0a8eb6"><div class="ttname"><a href="structSDXC__Type.html#a71358e6ee879bcb3fafc466fdb0a8eb6">SDXC_Type::RESERVED7</a></div><div class="ttdeci">__R uint8_t RESERVED7[4]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:63</div></div>
<div class="ttc" id="astructSDXC__Type_html_a72d12561e677168e877928a64d6c2456"><div class="ttname"><a href="structSDXC__Type.html#a72d12561e677168e877928a64d6c2456">SDXC_Type::RESERVED3</a></div><div class="ttdeci">__R uint8_t RESERVED3[16]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:41</div></div>
<div class="ttc" id="astructSDXC__Type_html_a86eb1af488fa6f182e449416c46cbb5d"><div class="ttname"><a href="structSDXC__Type.html#a86eb1af488fa6f182e449416c46cbb5d">SDXC_Type::CQCRI</a></div><div class="ttdeci">__R uint32_t CQCRI</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:66</div></div>
<div class="ttc" id="astructSDXC__Type_html_a86f9e98d942a66d4a2c847380bbf0947"><div class="ttname"><a href="structSDXC__Type.html#a86f9e98d942a66d4a2c847380bbf0947">SDXC_Type::ADMA_ID_ADDR</a></div><div class="ttdeci">__RW uint32_t ADMA_ID_ADDR</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:36</div></div>
<div class="ttc" id="astructSDXC__Type_html_a8d0a831934d1f15635e217f46d215ddd"><div class="ttname"><a href="structSDXC__Type.html#a8d0a831934d1f15635e217f46d215ddd">SDXC_Type::CQTDBR</a></div><div class="ttdeci">__RW uint32_t CQTDBR</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:54</div></div>
<div class="ttc" id="astructSDXC__Type_html_a97bde70a92ff85cd36650724619bfe24"><div class="ttname"><a href="structSDXC__Type.html#a97bde70a92ff85cd36650724619bfe24">SDXC_Type::SLOT_INTR_STATUS</a></div><div class="ttdeci">__R uint16_t SLOT_INTR_STATUS</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:42</div></div>
<div class="ttc" id="astructSDXC__Type_html_a9b2652416d2f1979aada891c69406421"><div class="ttname"><a href="structSDXC__Type.html#a9b2652416d2f1979aada891c69406421">SDXC_Type::CQCRDCT</a></div><div class="ttdeci">__R uint32_t CQCRDCT</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:62</div></div>
<div class="ttc" id="astructSDXC__Type_html_a9ce49b2929074565738a7ada64312651"><div class="ttname"><a href="structSDXC__Type.html#a9ce49b2929074565738a7ada64312651">SDXC_Type::BUF_DATA</a></div><div class="ttdeci">__RW uint32_t BUF_DATA</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:18</div></div>
<div class="ttc" id="astructSDXC__Type_html_a9cf4cbb158ec5bbf6c830ee81f6194e6"><div class="ttname"><a href="structSDXC__Type.html#a9cf4cbb158ec5bbf6c830ee81f6194e6">SDXC_Type::CURR_CAPABILITIES2</a></div><div class="ttdeci">__R uint32_t CURR_CAPABILITIES2</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:29</div></div>
<div class="ttc" id="astructSDXC__Type_html_a9d114446208f50a3b0a55506b885219a"><div class="ttname"><a href="structSDXC__Type.html#a9d114446208f50a3b0a55506b885219a">SDXC_Type::MISC_CTRL1</a></div><div class="ttdeci">__RW uint32_t MISC_CTRL1</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:78</div></div>
<div class="ttc" id="astructSDXC__Type_html_a9e4767a34c1719894a49c7e90c1d1be3"><div class="ttname"><a href="structSDXC__Type.html#a9e4767a34c1719894a49c7e90c1d1be3">SDXC_Type::INT_SIGNAL_EN</a></div><div class="ttdeci">__RW uint32_t INT_SIGNAL_EN</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:24</div></div>
<div class="ttc" id="astructSDXC__Type_html_aa3d6d8ce9ab7f335043aafd9b3281f06"><div class="ttname"><a href="structSDXC__Type.html#aa3d6d8ce9ab7f335043aafd9b3281f06">SDXC_Type::CMD_ARG</a></div><div class="ttdeci">__RW uint32_t CMD_ARG</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:15</div></div>
<div class="ttc" id="astructSDXC__Type_html_aa4ea700ec5fd716e320d730f335c8e88"><div class="ttname"><a href="structSDXC__Type.html#aa4ea700ec5fd716e320d730f335c8e88">SDXC_Type::CQIC</a></div><div class="ttdeci">__RW uint32_t CQIC</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:51</div></div>
<div class="ttc" id="astructSDXC__Type_html_aab6bb9dccb8905f7a70ac0f2cadeac22"><div class="ttname"><a href="structSDXC__Type.html#aab6bb9dccb8905f7a70ac0f2cadeac22">SDXC_Type::MISC_CTRL0</a></div><div class="ttdeci">__RW uint32_t MISC_CTRL0</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:77</div></div>
<div class="ttc" id="astructSDXC__Type_html_aaca5725af709d8209fc708ca5ddd0c46"><div class="ttname"><a href="structSDXC__Type.html#aaca5725af709d8209fc708ca5ddd0c46">SDXC_Type::CQDPT</a></div><div class="ttdeci">__RW uint32_t CQDPT</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:57</div></div>
<div class="ttc" id="astructSDXC__Type_html_aaf86ca2c72b6aa6a2bc91a491873b03e"><div class="ttname"><a href="structSDXC__Type.html#aaf86ca2c72b6aa6a2bc91a491873b03e">SDXC_Type::MSHC_VER_TYPE</a></div><div class="ttdeci">__R uint32_t MSHC_VER_TYPE</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:70</div></div>
<div class="ttc" id="astructSDXC__Type_html_ab3274f22e6156206a971c135e5582b85"><div class="ttname"><a href="structSDXC__Type.html#ab3274f22e6156206a971c135e5582b85">SDXC_Type::CQTDLBA</a></div><div class="ttdeci">__RW uint32_t CQTDLBA</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:52</div></div>
<div class="ttc" id="astructSDXC__Type_html_aba3c1e3cdfd7e62b7f6766a0f4c63b26"><div class="ttname"><a href="structSDXC__Type.html#aba3c1e3cdfd7e62b7f6766a0f4c63b26">SDXC_Type::RESERVED2</a></div><div class="ttdeci">__R uint8_t RESERVED2[106]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:37</div></div>
<div class="ttc" id="astructSDXC__Type_html_abb42b6dac879f214686af7b1992e72b1"><div class="ttname"><a href="structSDXC__Type.html#abb42b6dac879f214686af7b1992e72b1">SDXC_Type::MSHC_VER_ID</a></div><div class="ttdeci">__R uint32_t MSHC_VER_ID</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:69</div></div>
<div class="ttc" id="astructSDXC__Type_html_abc452a9389d9d0ca77c6d77d536a844e"><div class="ttname"><a href="structSDXC__Type.html#abc452a9389d9d0ca77c6d77d536a844e">SDXC_Type::RESP</a></div><div class="ttdeci">__R uint32_t RESP[4]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:17</div></div>
<div class="ttc" id="astructSDXC__Type_html_ac1a0c5b6039f8376105650e203a71fcc"><div class="ttname"><a href="structSDXC__Type.html#ac1a0c5b6039f8376105650e203a71fcc">SDXC_Type::CURR_CAPABILITIES1</a></div><div class="ttdeci">__R uint32_t CURR_CAPABILITIES1</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:28</div></div>
<div class="ttc" id="astructSDXC__Type_html_ac739c20306645a11667b65638852ec4d"><div class="ttname"><a href="structSDXC__Type.html#ac739c20306645a11667b65638852ec4d">SDXC_Type::PROT_CTRL</a></div><div class="ttdeci">__RW uint32_t PROT_CTRL</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:20</div></div>
<div class="ttc" id="astructSDXC__Type_html_ac7db0ed60347a05a154849c6128ce30a"><div class="ttname"><a href="structSDXC__Type.html#ac7db0ed60347a05a154849c6128ce30a">SDXC_Type::CQISE</a></div><div class="ttdeci">__RW uint32_t CQISE</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:49</div></div>
<div class="ttc" id="astructSDXC__Type_html_ac94443a6aec05f6fa4e3ff694eaff81a"><div class="ttname"><a href="structSDXC__Type.html#ac94443a6aec05f6fa4e3ff694eaff81a">SDXC_Type::P_EMBEDDED_CNTRL</a></div><div class="ttdeci">__R uint16_t P_EMBEDDED_CNTRL</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:38</div></div>
<div class="ttc" id="astructSDXC__Type_html_ac9d5b07e845b0eca9899996d4b76332c"><div class="ttname"><a href="structSDXC__Type.html#ac9d5b07e845b0eca9899996d4b76332c">SDXC_Type::EMMC_BOOT_CTRL</a></div><div class="ttdeci">__RW uint32_t EMMC_BOOT_CTRL</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:72</div></div>
<div class="ttc" id="astructSDXC__Type_html_acaf12388d244adc6e5fe41845576feab"><div class="ttname"><a href="structSDXC__Type.html#acaf12388d244adc6e5fe41845576feab">SDXC_Type::RESERVED9</a></div><div class="ttdeci">__R uint8_t RESERVED9[36]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:71</div></div>
<div class="ttc" id="astructSDXC__Type_html_ad221a570baa6e24d1330c9364d14b53d"><div class="ttname"><a href="structSDXC__Type.html#ad221a570baa6e24d1330c9364d14b53d">SDXC_Type::INT_STAT_EN</a></div><div class="ttdeci">__RW uint32_t INT_STAT_EN</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:23</div></div>
<div class="ttc" id="astructSDXC__Type_html_ad710f6d26cc873dc1318fa4cc713b7fa"><div class="ttname"><a href="structSDXC__Type.html#ad710f6d26cc873dc1318fa4cc713b7fa">SDXC_Type::RESERVED1</a></div><div class="ttdeci">__R uint8_t RESERVED1[2]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:35</div></div>
<div class="ttc" id="astructSDXC__Type_html_ade9ab1171d91f4ae5608a53547c7b3af"><div class="ttname"><a href="structSDXC__Type.html#ade9ab1171d91f4ae5608a53547c7b3af">SDXC_Type::RESERVED6</a></div><div class="ttdeci">__R uint8_t RESERVED6[4]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:59</div></div>
<div class="ttc" id="astructSDXC__Type_html_ae93cbcf0787a334190b2ee977dd07351"><div class="ttname"><a href="structSDXC__Type.html#ae93cbcf0787a334190b2ee977dd07351">SDXC_Type::CQTERRI</a></div><div class="ttdeci">__R uint32_t CQTERRI</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:65</div></div>
<div class="ttc" id="astructSDXC__Type_html_aee100e5a2bdf896e354215a461a50e99"><div class="ttname"><a href="structSDXC__Type.html#aee100e5a2bdf896e354215a461a50e99">SDXC_Type::CQRMEM</a></div><div class="ttdeci">__RW uint32_t CQRMEM</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:64</div></div>
<div class="ttc" id="astructSDXC__Type_html_aee37a07fda211826fcd4e5d39fee8e6a"><div class="ttname"><a href="structSDXC__Type.html#aee37a07fda211826fcd4e5d39fee8e6a">SDXC_Type::CMD_XFER</a></div><div class="ttdeci">__RW uint32_t CMD_XFER</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:16</div></div>
<div class="ttc" id="astructSDXC__Type_html_aee8da3a4de5642cb46455513fb8df103"><div class="ttname"><a href="structSDXC__Type.html#aee8da3a4de5642cb46455513fb8df103">SDXC_Type::CQCRA</a></div><div class="ttdeci">__R uint32_t CQCRA</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:67</div></div>
<div class="ttc" id="astructSDXC__Type_html_af173ba5a6fa0b3460b44350eab46237d"><div class="ttname"><a href="structSDXC__Type.html#af173ba5a6fa0b3460b44350eab46237d">SDXC_Type::CQDQS</a></div><div class="ttdeci">__RW uint32_t CQDQS</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:56</div></div>
<div class="ttc" id="astructSDXC__Type_html_af285108fed0cd312e9582424cfa2c054"><div class="ttname"><a href="structSDXC__Type.html#af285108fed0cd312e9582424cfa2c054">SDXC_Type::SDMASA</a></div><div class="ttdeci">__RW uint32_t SDMASA</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:13</div></div>
<div class="ttc" id="astructSDXC__Type_html_af713f34d73cd19145bfcd4725d1c2cd3"><div class="ttname"><a href="structSDXC__Type.html#af713f34d73cd19145bfcd4725d1c2cd3">SDXC_Type::SYS_CTRL</a></div><div class="ttdeci">__RW uint32_t SYS_CTRL</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:21</div></div>
<div class="ttc" id="astructSDXC__Type_html_af85be18ba23896d18186fe9ed6504b5f"><div class="ttname"><a href="structSDXC__Type.html#af85be18ba23896d18186fe9ed6504b5f">SDXC_Type::INT_STAT</a></div><div class="ttdeci">__RW uint32_t INT_STAT</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:22</div></div>
<div class="ttc" id="astructSDXC__Type_html_af92a8c1cbc4d1526b22f0cbf347b2c5d"><div class="ttname"><a href="structSDXC__Type.html#af92a8c1cbc4d1526b22f0cbf347b2c5d">SDXC_Type::RESERVED11</a></div><div class="ttdeci">__R uint8_t RESERVED11[10936]</div><div class="ttdef"><b>Definition</b> hpm_sdxc_regs.h:76</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_73f0bdec64e2070d9c861a3d68c4290f.html">HPM6300</a></li><li class="navelem"><a class="el" href="dir_476abf4e0aed220384be55bc617e1ac9.html">ip</a></li><li class="navelem"><a class="el" href="HPM6300_2ip_2hpm__sdxc__regs_8h.html">hpm_sdxc_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:17 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
