# Tiny Tapeout project information (Wokwi project)
project:
  wokwi_id:     433658933674362881
  title:        Gate Comparison
  author:       TA
  discord:      Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  Digital Logic Gate Simulation
  language:     Wokwi
  clock_hz:     10000

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "A0"
  ui[1]: "B0"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "out_and"
  uo[1]: "out_nand"
  uo[2]: "out_xor"
  uo[3]: "out_xnor"
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
