<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml tri_mode_eth_mac_v5_5_example_design.twx
tri_mode_eth_mac_v5_5_example_design.ncd -o
tri_mode_eth_mac_v5_5_example_design.twr
tri_mode_eth_mac_v5_5_example_design.pcf

</twCmdLine><twDesign>tri_mode_eth_mac_v5_5_example_design.ncd</twDesign><twDesignPath>tri_mode_eth_mac_v5_5_example_design.ncd</twDesignPath><twPCF>tri_mode_eth_mac_v5_5_example_design.pcf</twPCF><twPcfPath>tri_mode_eth_mac_v5_5_example_design.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg900"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.09 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_rx_clk = PERIOD TIMEGRP &quot;clk_rx&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>6157</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3147</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.622</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERR_INT (SLICE_X13Y121.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.378</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERR_INT</twDest><twTotPathDel>3.466</twTotPathDel><twClkSkew dest = "0.570" src = "0.691">0.121</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERR_INT</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X66Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rx_reset</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>151</twFanCnt><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>rx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y121.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y121.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERR_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERR_INT</twBEL></twPathDel><twLogDel>0.711</twLogDel><twRouteDel>2.755</twRouteDel><twTotDel>3.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.383</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/rx_enable</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERR_INT</twDest><twTotPathDel>2.513</twTotPathDel><twClkSkew dest = "0.570" src = "0.639">0.069</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/rx_enable</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERR_INT</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X11Y145.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/rx_enable</twComp><twBEL>trimac_fifo_block/trimac_block/rx_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>132</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>trimac_fifo_block/trimac_block/rx_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y121.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y121.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERR_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERR_INT</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.838</twRouteDel><twTotDel>2.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.084</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERR_INT</twDest><twTotPathDel>1.856</twTotPathDel><twClkSkew dest = "0.095" src = "0.120">0.025</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERR_INT</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X12Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y121.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y121.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERR_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERR_INT</twBEL></twPathDel><twLogDel>0.712</twLogDel><twRouteDel>1.144</twRouteDel><twTotDel>1.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X0Y41.DIADI6), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.575</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_6</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>3.395</twTotPathDel><twClkSkew dest = "0.137" src = "0.132">-0.005</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_6</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X8Y104.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X0Y41.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_6</twComp></twPathDel><twPathDel><twSite>RAMB18_X0Y41.CLKARDCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.531</twRouteDel><twTotDel>3.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (SLICE_X12Y118.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.584</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twDest><twTotPathDel>3.263</twTotPathDel><twClkSkew dest = "0.573" src = "0.691">0.118</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X66Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rx_reset</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>151</twFanCnt><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>rx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y118.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twBEL></twPathDel><twLogDel>0.688</twLogDel><twRouteDel>2.575</twRouteDel><twTotDel>3.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.589</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/rx_enable</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twDest><twTotPathDel>2.310</twTotPathDel><twClkSkew dest = "0.573" src = "0.639">0.066</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/rx_enable</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X11Y145.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/rx_enable</twComp><twBEL>trimac_fifo_block/trimac_block/rx_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>132</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>trimac_fifo_block/trimac_block/rx_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y118.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twBEL></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.658</twRouteDel><twTotDel>2.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.290</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twDest><twTotPathDel>1.653</twTotPathDel><twClkSkew dest = "0.098" src = "0.120">0.022</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X12Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y118.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_rx_clk = PERIOD TIMEGRP &quot;clk_rx&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP (SLICE_X38Y127.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0</twSrc><twDest BELType="RAM">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP</twDest><twTotPathDel>0.026</twTotPathDel><twClkSkew dest = "0.113" src = "0.092">-0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0</twSrc><twDest BELType='RAM'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X39Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.347</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y127.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.499</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data&lt;6&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.347</twRouteDel><twTotDel>0.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>-1234.6</twPctLog><twPctRoute>1334.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP (SLICE_X38Y127.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0</twSrc><twDest BELType="RAM">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP</twDest><twTotPathDel>0.026</twTotPathDel><twClkSkew dest = "0.113" src = "0.092">-0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0</twSrc><twDest BELType='RAM'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X39Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.347</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y127.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.499</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data&lt;6&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.347</twRouteDel><twTotDel>0.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>-1234.6</twPctLog><twPctRoute>1334.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP (SLICE_X38Y127.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0</twSrc><twDest BELType="RAM">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP</twDest><twTotPathDel>0.026</twTotPathDel><twClkSkew dest = "0.113" src = "0.092">-0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0</twSrc><twDest BELType='RAM'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X39Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.347</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y127.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.499</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data&lt;6&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.347</twRouteDel><twTotDel>0.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">rx_mac_aclk</twDestClk><twPctLog>-1234.6</twPctLog><twPctRoute>1334.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="27"><twPinLimitBanner>Component Switching Limit Checks: TS_rx_clk = PERIOD TIMEGRP &quot;clk_rx&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="28" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="6.149" period="8.000" constraintValue="8.000" deviceLimit="1.851" freqLimit="540.249" physResource="trimac_fifo_block/trimac_block/rgmii_interface/bufr_rgmii_rx_clk/I" logResource="trimac_fifo_block/trimac_block/rgmii_interface/bufr_rgmii_rx_clk/I" locationPin="BUFR_X0Y8.I" clockNet="rgmii_rxc_IBUF"/><twPinLimit anchorID="29" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X0Y40.RDCLK" clockNet="rx_mac_aclk"/><twPinLimit anchorID="30" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X0Y41.CLKARDCLK" clockNet="rx_mac_aclk"/></twPinLimitRpt></twConst><twConst anchorID="31" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_in_p = PERIOD TIMEGRP &quot;clk_in_p&quot; 5 ns HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in_p = PERIOD TIMEGRP &quot;clk_in_p&quot; 5 ns HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clock_generator/mmcm_adv_inst/CLKIN1" logResource="clock_generator/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clock_generator/clkin1"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clock_generator/mmcm_adv_inst/CLKIN1" logResource="clock_generator/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clock_generator/clkin1"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.929" period="5.000" constraintValue="5.000" deviceLimit="1.071" freqLimit="933.707" physResource="clock_generator/mmcm_adv_inst/CLKIN1" logResource="clock_generator/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clock_generator/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_gtx_clk = PERIOD TIMEGRP &quot;clk_gtx&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.839</twMinPer></twConstHead><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP &quot;clk_gtx&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X3Y41.CLKARDCLK" clockNet="gtx_clk_bufg"/><twPinLimit anchorID="39" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X3Y41.CLKBWRCLK" clockNet="gtx_clk_bufg"/><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X3Y40.RDCLK" clockNet="gtx_clk_bufg"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_glbl_rst_path&quot; TIG;</twConstName><twItemCnt>162</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>162</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1 (SLICE_X68Y127.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.137</twTotDel><twSrc BELType="FF">glbl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1</twDest><twDel>3.297</twDel><twSUTime>0.178</twSUTime><twTotPathDel>3.475</twTotPathDel><twClkSkew dest = "3.665" src = "4.141">0.476</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>glbl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X108Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X108Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>glbl_rst_int</twComp><twBEL>glbl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>glbl_rst_int</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>glbl_rst_intn</twComp><twBEL>glbl_rst_intn1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>glbl_rst_intn</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y127.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.952</twRouteDel><twTotDel>3.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2 (SLICE_X68Y127.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.137</twTotDel><twSrc BELType="FF">glbl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2</twDest><twDel>3.297</twDel><twSUTime>0.178</twSUTime><twTotPathDel>3.475</twTotPathDel><twClkSkew dest = "3.665" src = "4.141">0.476</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>glbl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X108Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X108Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>glbl_rst_int</twComp><twBEL>glbl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>glbl_rst_int</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>glbl_rst_intn</twComp><twBEL>glbl_rst_intn1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>glbl_rst_intn</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y127.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>2.952</twRouteDel><twTotDel>3.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_26 (SLICE_X54Y113.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.730</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_26</twDest><twDel>1.287</twDel><twSUTime>-0.023</twSUTime><twTotPathDel>1.264</twTotPathDel><twClkSkew dest = "3.676" src = "3.956">0.280</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X50Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;71&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y113.C2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;71&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data&lt;27&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_45_OUT191</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_26</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>1.028</twRouteDel><twTotDel>1.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_glbl_rst_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_28 (SLICE_X55Y112.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.318</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_67</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_28</twDest><twDel>0.191</twDel><twSUTime>0.032</twSUTime><twTotPathDel>0.159</twTotPathDel><twClkSkew dest = "2.036" src = "1.745">-0.291</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_67</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X57Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;67&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_67</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y112.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;67&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data&lt;31&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_45_OUT211</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_28</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.091</twRouteDel><twTotDel>0.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27 (SLICE_X54Y113.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.339</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27</twDest><twDel>0.196</twDel><twSUTime>0.059</twSUTime><twTotPathDel>0.137</twTotPathDel><twClkSkew dest = "2.035" src = "1.745">-0.290</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X57Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;67&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y113.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;66&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data&lt;27&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_45_OUT201</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_12 (SLICE_X55Y110.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.306</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_51</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_12</twDest><twDel>0.203</twDel><twSUTime>0.032</twSUTime><twTotPathDel>0.171</twTotPathDel><twClkSkew dest = "2.038" src = "1.747">-0.291</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_51</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X57Y109.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;51&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;51&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y110.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_45_OUT41</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_12</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.103</twRouteDel><twTotDel>0.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="54" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;clk_gtx&quot; 7.8 ns DATAPATHONLY;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.728</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X92Y100.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathFromToDelay"><twSlack>7.072</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twTotPathDel>0.728</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X93Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_30_o_mux_349_OUT&lt;1&gt;11</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>0.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X88Y102.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>7.291</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X88Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_rstpot</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X99Y99.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>7.296</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twTotPathDel>0.504</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X99Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y99.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_INV_174_o1_INV_0</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;clk_gtx&quot; 7.8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X99Y99.A3), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="61"><twSlack>0.206</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X99Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y99.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_INV_174_o1_INV_0</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.138</twRouteDel><twTotDel>0.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X88Y102.A3), 1 path
</twPathRptBanner><twRacePath anchorID="62"><twSlack>0.211</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X88Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_rstpot</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X92Y100.A4), 1 path
</twPathRptBanner><twRacePath anchorID="63"><twSlack>0.318</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X93Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.045</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_30_o_mux_349_OUT&lt;1&gt;11</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.263</twRouteDel><twTotDel>0.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="64" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;clk_gtx&quot; 7.8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.020</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X89Y98.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathFromToDelay"><twSlack>6.780</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twTotPathDel>1.020</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X94Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X94Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y98.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N100</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.411</twLogDel><twRouteDel>0.609</twRouteDel><twTotDel>1.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X94Y98.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>6.894</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twTotPathDel>0.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X94Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X94Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N30</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>0.625</twRouteDel><twTotDel>0.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP
        &quot;clk_gtx&quot; 7.8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X94Y98.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="69"><twSlack>0.401</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X94Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X94Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N30</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X89Y98.B4), 1 path
</twPathRptBanner><twRacePath anchorID="70"><twSlack>0.470</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X94Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X94Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y98.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.071</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N100</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.157</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="71" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.626</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X92Y100.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>4.374</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twTotPathDel>0.562</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X92Y100.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_30_o_mux_349_OUT&lt;0&gt;11</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twBEL></twPathDel><twLogDel>0.296</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X92Y100.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>4.392</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twTotPathDel>0.544</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X92Y100.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_30_o_mux_349_OUT&lt;1&gt;11</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.278</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X92Y100.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="76"><twSlack>0.219</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X92Y100.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.045</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_30_o_mux_349_OUT&lt;1&gt;11</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.084</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X92Y100.A5), 1 path
</twPathRptBanner><twRacePath anchorID="77"><twSlack>0.232</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X92Y100.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;1&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_30_o_mux_349_OUT&lt;0&gt;11</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twBEL></twPathDel><twLogDel>0.097</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="78" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;         10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.936</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (SLICE_X97Y100.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>9.064</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twTotPathDel>0.847</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y102.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_30_o_mux_330_OUT11</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.296</twLogDel><twRouteDel>0.551</twRouteDel><twTotDel>0.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X97Y100.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathFromToDelay"><twSlack>9.170</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twTotPathDel>0.741</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y102.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_30_o_mux_330_OUT51</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.294</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10 (SLICE_X97Y103.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathFromToDelay"><twSlack>9.220</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>0.691</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y103.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_30_o_mux_330_OUT21</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.459</twRouteDel><twTotDel>0.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;
        10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X97Y100.D6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="85"><twSlack>0.180</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twClkSkew dest = "0.080" src = "0.066">0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y102.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_30_o_mux_330_OUT61</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7 (SLICE_X97Y101.D6), 1 path
</twPathRptBanner><twRacePath anchorID="86"><twSlack>0.189</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7</twDest><twClkSkew dest = "0.080" src = "0.066">0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y101.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_30_o_mux_330_OUT101</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11 (SLICE_X97Y103.D6), 1 path
</twPathRptBanner><twRacePath anchorID="87"><twSlack>0.189</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twClkSkew dest = "0.079" src = "0.065">0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y103.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_30_o_mux_330_OUT31</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="88" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;clk_gtx&quot; 7.8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="89" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;clk_rx&quot; 7.8 ns DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.631</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7 (SLICE_X9Y102.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>7.169</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twDest><twTotPathDel>0.631</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X8Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twLogDel>0.290</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.631</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9 (SLICE_X9Y102.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>7.184</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9</twDest><twTotPathDel>0.616</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X8Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.278</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>0.616</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6 (SLICE_X9Y102.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>7.220</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twDest><twTotPathDel>0.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X8Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>0.299</twRouteDel><twTotDel>0.580</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;clk_rx&quot; 7.8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11 (SLICE_X9Y103.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="96"><twSlack>0.230</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X8Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y103.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y103.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.044</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.074</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.230</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (SLICE_X9Y103.AX), 1 path
</twPathRptBanner><twRacePath anchorID="97"><twSlack>0.234</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X8Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y103.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y103.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.234</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8 (SLICE_X9Y102.CX), 1 path
</twPathRptBanner><twRacePath anchorID="98"><twSlack>0.238</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y102.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.041</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.077</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.238</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="99" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP &quot;flow_rx_to_tx&quot; TO TIMEGRP &quot;clk_gtx&quot;         7.8 ns DATAPATHONLY;</twConstName><twItemCnt>321</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>114</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.529</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0 (SLICE_X21Y115.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathFromToDelay"><twSlack>5.271</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0</twDest><twTotPathDel>2.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X17Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>2.529</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1 (SLICE_X21Y115.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>5.271</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1</twDest><twTotPathDel>2.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X17Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>2.529</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2 (SLICE_X21Y115.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>5.271</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2</twDest><twTotPathDel>2.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X17Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>2.529</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP &quot;flow_rx_to_tx&quot; TO TIMEGRP &quot;clk_gtx&quot;
        7.8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_9 (SLICE_X21Y117.B4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="106"><twSlack>0.322</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X21Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y117.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.006</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut&lt;9&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy&lt;11&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_9</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.322</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_4 (SLICE_X21Y116.A5), 1 path
</twPathRptBanner><twRacePath anchorID="107"><twSlack>0.324</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X20Y113.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y116.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.012</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut&lt;4&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy&lt;7&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_4</twBEL></twPathDel><twLogDel>0.155</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.324</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_3 (SLICE_X21Y115.D4), 1 path
</twPathRptBanner><twRacePath anchorID="108"><twSlack>0.330</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_3</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_3</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X20Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y115.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y115.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.006</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut&lt;3&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy&lt;3&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_3</twBEL></twPathDel><twLogDel>0.124</twLogDel><twRouteDel>0.206</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="109" twConstType="PATHBLOCK" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_config_to_all_path&quot; TIG;</twConstName><twItemCnt>859</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>457</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (SLICE_X13Y151.A2), 2 paths
</twPathRptBanner><twPathRpt anchorID="110"><twUnconstPath anchorID="111" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.628</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3</twDest><twDel>3.005</twDel><twSUTime>0.009</twSUTime><twTotPathDel>3.014</twTotPathDel><twClkSkew dest = "3.585" src = "4.013">0.428</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X37Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y147.C1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_REG1</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TX_EN91</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y148.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_tx_en_int</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y151.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y151.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N316</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y151.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N316</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_txd_int&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>2.653</twRouteDel><twTotDel>3.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">gtx_clk_bufg</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="112"><twUnconstPath anchorID="113" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.487</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3</twDest><twDel>1.864</twDel><twSUTime>0.009</twSUTime><twTotPathDel>1.873</twTotPathDel><twClkSkew dest = "3.585" src = "4.013">0.428</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X37Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y151.C5</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y151.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N316</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y151.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N316</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_txd_int&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>1.598</twRouteDel><twTotDel>1.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">gtx_clk_bufg</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (SLICE_X10Y151.C5), 2 paths
</twPathRptBanner><twPathRpt anchorID="114"><twUnconstPath anchorID="115" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.437</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1</twDest><twDel>2.847</twDel><twSUTime>-0.023</twSUTime><twTotPathDel>2.824</twTotPathDel><twClkSkew dest = "3.586" src = "4.013">0.427</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X37Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y147.C1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_REG1</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TX_EN91</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y148.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_tx_en_int</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y150.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y150.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y151.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N322</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_txd_int&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>2.495</twRouteDel><twTotDel>2.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">gtx_clk_bufg</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="116"><twUnconstPath anchorID="117" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.571</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1</twDest><twDel>1.981</twDel><twSUTime>-0.023</twSUTime><twTotPathDel>1.958</twTotPathDel><twClkSkew dest = "3.586" src = "4.013">0.427</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X37Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y150.D3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y150.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y151.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N322</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_txd_int&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>1.715</twRouteDel><twTotDel>1.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">gtx_clk_bufg</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (SLICE_X13Y151.A3), 2 paths
</twPathRptBanner><twPathRpt anchorID="118"><twUnconstPath anchorID="119" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.393</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3</twDest><twDel>2.770</twDel><twSUTime>0.009</twSUTime><twTotPathDel>2.779</twTotPathDel><twClkSkew dest = "3.585" src = "4.013">0.428</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X37Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y147.C1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_REG1</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TX_EN91</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y148.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_tx_en_int</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y151.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_txd_int&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y151.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N317</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_txd_int&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>2.418</twRouteDel><twTotDel>2.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">gtx_clk_bufg</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="120"><twUnconstPath anchorID="121" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.875</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3</twDest><twDel>2.252</twDel><twSUTime>0.009</twSUTime><twTotPathDel>2.261</twTotPathDel><twClkSkew dest = "3.585" src = "4.013">0.428</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X37Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y151.A6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_txd_int&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT4_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y151.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/N317</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y151.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_txd_int&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>1.986</twRouteDel><twTotDel>2.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">gtx_clk_bufg</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_config_to_all_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7 (SLICE_X45Y129.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twUnconstPath anchorID="123" twDataPathType="twDataPathMinDelay" ><twTotDel>-3.922</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_47</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twDest><twDel>0.450</twDel><twSUTime>0.031</twSUTime><twTotPathDel>0.419</twTotPathDel><twClkSkew dest = "2.637" src = "-1.548">-4.185</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_47</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X49Y129.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;20&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_47</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;47&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y129.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.031</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83_G</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.222</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7 (SLICE_X45Y129.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twUnconstPath anchorID="125" twDataPathType="twDataPathMinDelay" ><twTotDel>-3.881</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_7</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twDest><twDel>0.486</twDel><twSUTime>0.031</twSUTime><twTotPathDel>0.455</twTotPathDel><twClkSkew dest = "2.637" src = "-1.543">-4.180</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_7</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X40Y130.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;40&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y129.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y129.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.031</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83_G</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.455</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7 (SLICE_X45Y129.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twUnconstPath anchorID="127" twDataPathType="twDataPathMinDelay" ><twTotDel>-3.881</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_7</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twDest><twDel>0.488</twDel><twSUTime>0.033</twSUTime><twTotPathDel>0.455</twTotPathDel><twClkSkew dest = "2.637" src = "-1.543">-4.180</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_7</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X40Y130.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;40&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y129.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y129.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83_F</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7</twBEL></twPathDel><twLogDel>0.194</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>0.455</twTotDel><twDestClk twEdge ="twRising">rx_mac_aclk</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="128" twConstType="PATHBLOCK" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_rxstats_sync_path&quot; TIG;</twConstName><twItemCnt>28</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>28</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rx_stats_shift_4 (SLICE_X18Y103.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twUnconstPath anchorID="130" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.148</twTotDel><twSrc BELType="FF">rx_stats_3</twSrc><twDest BELType="FF">rx_stats_shift_4</twDest><twDel>0.853</twDel><twSUTime>-0.021</twSUTime><twTotPathDel>0.832</twTotPathDel><twClkSkew dest = "-1.522" src = "2.640">4.162</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rx_stats_3</twSrc><twDest BELType='FF'>rx_stats_shift_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X20Y104.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>rx_stats&lt;11&gt;</twComp><twBEL>rx_stats_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>rx_stats&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>rx_stats_shift&lt;7&gt;</twComp><twBEL>Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT251</twBEL><twBEL>rx_stats_shift_4</twBEL></twPathDel><twLogDel>0.300</twLogDel><twRouteDel>0.532</twRouteDel><twTotDel>0.832</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rx_stats_shift_17 (SLICE_X20Y107.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twUnconstPath anchorID="132" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.144</twTotDel><twSrc BELType="FF">rx_stats_16</twSrc><twDest BELType="FF">rx_stats_shift_17</twDest><twDel>0.850</twDel><twSUTime>-0.023</twSUTime><twTotPathDel>0.827</twTotPathDel><twClkSkew dest = "-1.524" src = "2.639">4.163</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rx_stats_16</twSrc><twDest BELType='FF'>rx_stats_shift_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X21Y107.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>rx_stats&lt;15&gt;</twComp><twBEL>rx_stats_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>rx_stats&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>rx_stats_shift&lt;17&gt;</twComp><twBEL>Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT91</twBEL><twBEL>rx_stats_shift_17</twBEL></twPathDel><twLogDel>0.264</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>0.827</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rx_stats_shift_23 (SLICE_X18Y106.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twUnconstPath anchorID="134" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.104</twTotDel><twSrc BELType="FF">rx_stats_22</twSrc><twDest BELType="FF">rx_stats_shift_23</twDest><twDel>0.809</twDel><twSUTime>-0.022</twSUTime><twTotPathDel>0.787</twTotPathDel><twClkSkew dest = "-1.523" src = "2.640">4.163</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rx_stats_22</twSrc><twDest BELType='FF'>rx_stats_shift_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X20Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rx_stats&lt;23&gt;</twComp><twBEL>rx_stats_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y106.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>rx_stats&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>rx_stats_shift&lt;25&gt;</twComp><twBEL>Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT161</twBEL><twBEL>rx_stats_shift_23</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.550</twRouteDel><twTotDel>0.787</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_rxstats_sync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rx_stats_shift_15 (SLICE_X20Y107.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twUnconstPath anchorID="136" twDataPathType="twDataPathMinDelay" ><twTotDel>1.744</twTotDel><twSrc BELType="FF">rx_stats_14</twSrc><twDest BELType="FF">rx_stats_shift_15</twDest><twDel>0.155</twDel><twSUTime>0.059</twSUTime><twTotPathDel>0.096</twTotPathDel><twClkSkew dest = "-0.544" src = "1.258">1.802</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rx_stats_14</twSrc><twDest BELType='FF'>rx_stats_shift_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X21Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>rx_stats&lt;15&gt;</twComp><twBEL>rx_stats_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y107.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>rx_stats&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>rx_stats_shift&lt;17&gt;</twComp><twBEL>Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT71</twBEL><twBEL>rx_stats_shift_15</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.055</twRouteDel><twTotDel>0.096</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rx_stats_shift_27 (SLICE_X19Y105.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twUnconstPath anchorID="138" twDataPathType="twDataPathMinDelay" ><twTotDel>1.783</twTotDel><twSrc BELType="FF">rx_stats_26</twSrc><twDest BELType="FF">rx_stats_shift_27</twDest><twDel>0.170</twDel><twSUTime>0.032</twSUTime><twTotPathDel>0.138</twTotPathDel><twClkSkew dest = "-0.542" src = "1.257">1.799</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rx_stats_26</twSrc><twDest BELType='FF'>rx_stats_shift_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X18Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>rx_stats&lt;27&gt;</twComp><twBEL>rx_stats_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y105.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.052</twDelInfo><twComp>rx_stats&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y105.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>rx_stats_shift&lt;29&gt;</twComp><twBEL>Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT201</twBEL><twBEL>rx_stats_shift_27</twBEL></twPathDel><twLogDel>0.086</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.138</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rx_stats_shift_11 (SLICE_X21Y104.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twUnconstPath anchorID="140" twDataPathType="twDataPathMinDelay" ><twTotDel>1.786</twTotDel><twSrc BELType="FF">rx_stats_10</twSrc><twDest BELType="FF">rx_stats_shift_11</twDest><twDel>0.170</twDel><twSUTime>0.032</twSUTime><twTotPathDel>0.138</twTotPathDel><twClkSkew dest = "-0.543" src = "1.259">1.802</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.089" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rx_stats_10</twSrc><twDest BELType='FF'>rx_stats_shift_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising">rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X20Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>rx_stats&lt;11&gt;</twComp><twBEL>rx_stats_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.052</twDelInfo><twComp>rx_stats&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>rx_stats_shift&lt;13&gt;</twComp><twBEL>Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT31</twBEL><twBEL>rx_stats_shift_11</twBEL></twPathDel><twLogDel>0.086</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.138</twTotDel><twDestClk twEdge ="twRising">gtx_clk_bufg</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="141" twConstType="PATHBLOCK" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_pause_dsr_path&quot; TIG;</twConstName><twItemCnt>35</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>35</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pause_shift_0 (SLICE_X58Y130.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twUnconstPath anchorID="143" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.119</twTotDel><twSrc BELType="PAD">pause_req_s</twSrc><twDest BELType="FF">pause_shift_0</twDest><twDel>3.117</twDel><twSUTime>0.002</twSUTime><twTotPathDel>3.119</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>pause_req_s</twSrc><twDest BELType='FF'>pause_shift_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>AB12.PAD</twSrcSite><twPathDel><twSite>AB12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>pause_req_s</twComp><twBEL>pause_req_s</twBEL><twBEL>pause_req_s_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y130.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>pause_req_s_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y130.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>pause_shift&lt;3&gt;</twComp><twBEL>pause_shift_0</twBEL></twPathDel><twLogDel>0.685</twLogDel><twRouteDel>2.434</twRouteDel><twTotDel>3.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point axi_lite_controller/serial_command_shift_0 (SLICE_X65Y121.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twUnconstPath anchorID="145" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.629</twTotDel><twSrc BELType="PAD">pause_req_s</twSrc><twDest BELType="FF">axi_lite_controller/serial_command_shift_0</twDest><twDel>2.607</twDel><twSUTime>0.022</twSUTime><twTotPathDel>2.629</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>pause_req_s</twSrc><twDest BELType='FF'>axi_lite_controller/serial_command_shift_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>AB12.PAD</twSrcSite><twPathDel><twSite>AB12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>pause_req_s</twComp><twBEL>pause_req_s</twBEL><twBEL>pause_req_s_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y121.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>pause_req_s_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y121.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>axi_lite_controller/serial_command_shift&lt;7&gt;</twComp><twBEL>axi_lite_controller/serial_command_shift_0</twBEL></twPathDel><twLogDel>0.705</twLogDel><twRouteDel>1.924</twRouteDel><twTotDel>2.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_4 (SLICE_X56Y132.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twUnconstPath anchorID="147" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.090</twTotDel><twSrc BELType="FF">pause_req</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_4</twDest><twDel>1.827</twDel><twSUTime>0.178</twSUTime><twTotPathDel>2.005</twTotPathDel><twClkSkew dest = "0.099" src = "0.120">0.021</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pause_req</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X56Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pause_req</twComp><twBEL>pause_req</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y128.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>pause_req</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0176_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0176_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_4</twBEL></twPathDel><twLogDel>0.582</twLogDel><twRouteDel>1.423</twRouteDel><twTotDel>2.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_pause_dsr_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_3 (SLICE_X57Y130.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twUnconstPath anchorID="149" twDataPathType="twDataPathMinDelay" ><twTotDel>0.132</twTotDel><twSrc BELType="FF">pause_val_3</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_3</twDest><twDel>0.204</twDel><twSUTime>0.043</twSUTime><twTotPathDel>0.161</twTotPathDel><twClkSkew dest = "0.311" src = "0.282">-0.029</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pause_val_3</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X59Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pause_val&lt;3&gt;</twComp><twBEL>pause_val_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y130.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>pause_val&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y130.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_3</twBEL></twPathDel><twLogDel>0.057</twLogDel><twRouteDel>0.104</twRouteDel><twTotDel>0.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0 (SLICE_X57Y130.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twUnconstPath anchorID="151" twDataPathType="twDataPathMinDelay" ><twTotDel>0.178</twTotDel><twSrc BELType="FF">pause_val_0</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0</twDest><twDel>0.247</twDel><twSUTime>0.040</twSUTime><twTotPathDel>0.207</twTotPathDel><twClkSkew dest = "0.311" src = "0.282">-0.029</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pause_val_0</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X59Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pause_val&lt;3&gt;</twComp><twBEL>pause_val_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y130.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>pause_val&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y130.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2 (SLICE_X57Y130.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twUnconstPath anchorID="153" twDataPathType="twDataPathMinDelay" ><twTotDel>0.178</twTotDel><twSrc BELType="FF">pause_val_2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2</twDest><twDel>0.248</twDel><twSUTime>0.041</twSUTime><twTotPathDel>0.207</twTotPathDel><twClkSkew dest = "0.311" src = "0.282">-0.029</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pause_val_2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X59Y130.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pause_val&lt;3&gt;</twComp><twBEL>pause_val_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y130.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>pause_val&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y130.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.041</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="154" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_stats_host_to_ref = MAXDELAY FROM TIMEGRP &quot;stats_host_to_ref&quot; TO TIMEGRP         &quot;clk_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="155" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_stats_ref_to_host = MAXDELAY FROM TIMEGRP &quot;stats_ref_to_host&quot; TO TIMEGRP         &quot;clock_generator_clkout1&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="156" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_stats_addr = MAXDELAY FROM TIMEGRP &quot;clock_generator_clkout1&quot; TO TIMEGRP         &quot;stats_addr&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="157" twConstType="PATHBLOCK" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">PATH &quot;ts_resync_flops_path&quot; TIG;</twConstName><twItemCnt>500</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>343</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync (SLICE_X137Y326.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twUnconstPath anchorID="159" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.093</twTotDel><twSrc BELType="HSIO">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt2_GTX320M8GBank118_i/gtxe2_i</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync</twDest><twDel>1.590</twDel><twSUTime>0.022</twSUTime><twTotPathDel>1.612</twTotPathDel><twClkSkew dest = "-1.461" src = "6.662">8.123</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.237" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="31" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt2_GTX320M8GBank118_i/gtxe2_i</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y14.TXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising">GTX320M8GBank118_exde/gt0_txusrclk_i</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y14.TXRESETDONE</twSite><twDelType>Tgtxcko_TXRSTDONE</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt2_GTX320M8GBank118_i/gtxe2_i</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt2_GTX320M8GBank118_i/gtxe2_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X137Y326.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GT2_TXRESETDONE_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X137Y326.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt2_txresetfsm_i/txresetdone_s2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync</twBEL></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>1.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync (SLICE_X136Y336.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twUnconstPath anchorID="161" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.049</twTotDel><twSrc BELType="HSIO">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt3_GTX320M8GBank118_i/gtxe2_i</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync</twDest><twDel>1.573</twDel><twSUTime>-0.004</twSUTime><twTotPathDel>1.569</twTotPathDel><twClkSkew dest = "-1.451" src = "6.671">8.122</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.237" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="31" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt3_GTX320M8GBank118_i/gtxe2_i</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y15.TXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising">GTX320M8GBank118_exde/gt0_txusrclk_i</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y15.TXRESETDONE</twSite><twDelType>Tgtxcko_TXRSTDONE</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt3_GTX320M8GBank118_i/gtxe2_i</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt3_GTX320M8GBank118_i/gtxe2_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y336.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GT3_TXRESETDONE_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y336.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.004</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/txresetdone_s2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync</twBEL></twPathDel><twLogDel>0.940</twLogDel><twRouteDel>0.629</twRouteDel><twTotDel>1.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync (SLICE_X135Y305.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twUnconstPath anchorID="163" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.947</twTotDel><twSrc BELType="HSIO">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt0_GTX320M8GBank118_i/gtxe2_i</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync</twDest><twDel>1.462</twDel><twSUTime>0.008</twSUTime><twTotPathDel>1.470</twTotPathDel><twClkSkew dest = "-1.448" src = "6.671">8.119</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.237" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="31" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt0_GTX320M8GBank118_i/gtxe2_i</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y12.TXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising">GTX320M8GBank118_exde/gt0_txusrclk_i</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y12.TXRESETDONE</twSite><twDelType>Tgtxcko_TXRSTDONE</twDelType><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt0_GTX320M8GBank118_i/gtxe2_i</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt0_GTX320M8GBank118_i/gtxe2_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y305.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GT0_TXRESETDONE_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y305.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/txresetdone_s2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync</twBEL></twPathDel><twLogDel>0.952</twLogDel><twRouteDel>0.518</twRouteDel><twTotDel>1.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twDestClk><twPctLog>64.8</twPctLog><twPctRoute>35.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;ts_resync_flops_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync (SLICE_X124Y321.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twUnconstPath anchorID="165" twDataPathType="twDataPathMinDelay" ><twTotDel>-7.990</twTotDel><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync</twDest><twDel>0.421</twDel><twSUTime>0.108</twSUTime><twTotPathDel>0.313</twTotPathDel><twClkSkew dest = "6.480" src = "-1.465">-7.945</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.237" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X125Y322.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X125Y322.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_run_tx_phalignment_i</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X124Y321.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_run_tx_phalignment_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X124Y321.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.243</twRouteDel><twTotDel>0.313</twTotDel><twDestClk twEdge ="twRising">GTX320M8GBank118_exde/gt0_txusrclk_i</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync (SLICE_X122Y313.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twUnconstPath anchorID="167" twDataPathType="twDataPathMinDelay" ><twTotDel>-8.009</twTotDel><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_txresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync</twDest><twDel>0.430</twDel><twSUTime>0.135</twSUTime><twTotPathDel>0.295</twTotPathDel><twClkSkew dest = "6.489" src = "-1.457">-7.946</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.237" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_txresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X127Y314.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X127Y314.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_rst_tx_phalignment_i</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_txresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y313.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_run_tx_phalignment_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y313.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.295</twTotDel><twDestClk twEdge ="twRising">GTX320M8GBank118_exde/gt0_txusrclk_i</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync (SLICE_X126Y307.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twUnconstPath anchorID="169" twDataPathType="twDataPathMinDelay" ><twTotDel>-7.977</twTotDel><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync</twDest><twDel>0.464</twDel><twSUTime>0.135</twSUTime><twTotPathDel>0.329</twTotPathDel><twClkSkew dest = "6.494" src = "-1.454">-7.948</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.237" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.358</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X127Y308.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X127Y308.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txuserrdy_t</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y307.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y307.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync</twBEL></twPathDel><twLogDel>0.093</twLogDel><twRouteDel>0.236</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising">GTX320M8GBank118_exde/gt0_txusrclk_i</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="170" twConstType="PATHBLOCK" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">PATH &quot;ts_col_crs_in_path&quot; TIG;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>19</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2 (SLICE_X17Y147.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twUnconstPath anchorID="172" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.455</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2</twDest><twDel>2.137</twDel><twSUTime>0.304</twSUTime><twTotPathDel>2.441</twTotPathDel><twClkSkew dest = "0.622" src = "0.572">-0.050</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X69Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>tx_reset</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y147.SR</twSite><twDelType>net</twDelType><twFanCnt>243</twFanCnt><twDelInfo twEdge="twRising">1.914</twDelInfo><twComp>tx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y147.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_REG1</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>1.914</twRouteDel><twTotDel>2.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1 (SLICE_X18Y143.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twUnconstPath anchorID="174" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.344</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1</twDest><twDel>2.350</twDel><twSUTime>-0.021</twSUTime><twTotPathDel>2.329</twTotPathDel><twClkSkew dest = "0.621" src = "0.572">-0.049</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X69Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>tx_reset</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y143.A2</twSite><twDelType>net</twDelType><twFanCnt>243</twFanCnt><twDelInfo twEdge="twRising">2.127</twDelInfo><twComp>tx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y143.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1_GND_43_o_MUX_805_o1</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>2.127</twRouteDel><twTotDel>2.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_COL (SLICE_X19Y140.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twUnconstPath anchorID="176" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.121</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_COL</twDest><twDel>2.096</twDel><twSUTime>0.009</twSUTime><twTotPathDel>2.105</twTotPathDel><twClkSkew dest = "0.620" src = "0.572">-0.048</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_COL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X69Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>tx_reset</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y140.A3</twSite><twDelType>net</twDelType><twFanCnt>243</twFanCnt><twDelInfo twEdge="twRising">1.873</twDelInfo><twComp>tx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y140.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_COL</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_COL_GND_37_o_MUX_434_o11</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_COL</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>1.873</twRouteDel><twTotDel>2.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="177" twConstType="PATHBLOCK" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">PATH &quot;ts_tx_async_regs_path&quot; TIG;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN (SLICE_X17Y144.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twUnconstPath anchorID="179" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.495</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twDest><twDel>2.177</twDel><twSUTime>0.304</twSUTime><twTotPathDel>2.481</twTotPathDel><twClkSkew dest = "0.622" src = "0.572">-0.050</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X69Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>tx_reset</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y144.SR</twSite><twDelType>net</twDelType><twFanCnt>243</twFanCnt><twDelInfo twEdge="twRising">1.954</twDelInfo><twComp>tx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y144.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>1.954</twRouteDel><twTotDel>2.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN (SLICE_X17Y144.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twUnconstPath anchorID="181" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.495</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twDest><twDel>2.177</twDel><twSUTime>0.304</twSUTime><twTotPathDel>2.481</twTotPathDel><twClkSkew dest = "0.622" src = "0.572">-0.050</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X69Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>tx_reset</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y144.SR</twSite><twDelType>net</twDelType><twFanCnt>243</twFanCnt><twDelInfo twEdge="twRising">1.954</twDelInfo><twComp>tx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y144.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>1.954</twRouteDel><twTotDel>2.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN (SLICE_X17Y144.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twUnconstPath anchorID="183" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.675</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twDest><twDel>1.388</twDel><twSUTime>0.201</twSUTime><twTotPathDel>1.589</twTotPathDel><twClkSkew dest = "0.622" src = "0.644">0.022</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X46Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y144.CE</twSite><twDelType>net</twDelType><twFanCnt>220</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y144.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twBEL></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>1.129</twRouteDel><twTotDel>1.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;ts_tx_async_regs_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN (SLICE_X17Y144.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twUnconstPath anchorID="185" twDataPathType="twDataPathMinDelay" ><twTotDel>0.251</twTotDel><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twDest><twDel>0.329</twDel><twSUTime>0.047</twSUTime><twTotPathDel>0.282</twTotPathDel><twClkSkew dest = "0.370" src = "0.339">-0.031</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X14Y148.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_tx_en_int</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y144.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_tx_en_int</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y144.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.211</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="186" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkout1 = PERIOD TIMEGRP &quot;clock_generator_clkout1&quot;         TS_clk_in_p / 0.5 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>11490</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5075</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.363</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG1 (SLICE_X1Y189.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.637</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG1</twDest><twTotPathDel>4.152</twTotPathDel><twClkSkew dest = "1.114" src = "1.259">0.145</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X69Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>177</twFanCnt><twDelInfo twEdge="twRising">3.625</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y189.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG1</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>3.625</twRouteDel><twTotDel>4.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2 (SLICE_X1Y189.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.637</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2</twDest><twTotPathDel>4.152</twTotPathDel><twClkSkew dest = "1.114" src = "1.259">0.145</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X69Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>177</twFanCnt><twDelInfo twEdge="twRising">3.625</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y189.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>3.625</twRouteDel><twTotDel>4.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="34" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5 (SLICE_X49Y131.D4), 34 paths
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.298</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5</twDest><twTotPathDel>3.654</twTotPathDel><twClkSkew dest = "0.597" src = "0.579">-0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X62Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X62Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y134.A2</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT281</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT28</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y131.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT283</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y131.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT282</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT284</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.300</twRouteDel><twTotDel>3.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.646</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5</twDest><twTotPathDel>3.306</twTotPathDel><twClkSkew dest = "0.597" src = "0.579">-0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X63Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X63Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y130.C2</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y130.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y133.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y133.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT281</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT28</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y131.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT283</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y131.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT282</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT284</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5</twBEL></twPathDel><twLogDel>0.509</twLogDel><twRouteDel>2.797</twRouteDel><twTotDel>3.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.657</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5</twDest><twTotPathDel>3.295</twTotPathDel><twClkSkew dest = "0.597" src = "0.579">-0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X63Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X63Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y130.C1</twSite><twDelType>net</twDelType><twFanCnt>88</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>trimac_fifo_block/trimac_block/bus2ip_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y130.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;7&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y133.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y133.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT281</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT28</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y131.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT283</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y131.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT282</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT284</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5</twBEL></twPathDel><twLogDel>0.509</twLogDel><twRouteDel>2.786</twRouteDel><twTotDel>3.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkout1 = PERIOD TIMEGRP &quot;clock_generator_clkout1&quot;
        TS_clk_in_p / 0.5 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP (SLICE_X16Y125.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.053</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4</twSrc><twDest BELType="RAM">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP</twDest><twTotPathDel>0.082</twTotPathDel><twClkSkew dest = "0.354" src = "0.325">-0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4</twSrc><twDest BELType='RAM'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X15Y125.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y125.D5</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y125.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.185</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data&lt;2&gt;&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/DP</twBEL></twPathDel><twLogDel>-0.085</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>-103.7</twPctLog><twPctRoute>203.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP (SLICE_X16Y125.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.053</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4</twSrc><twDest BELType="RAM">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP</twDest><twTotPathDel>0.082</twTotPathDel><twClkSkew dest = "0.354" src = "0.325">-0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4</twSrc><twDest BELType='RAM'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X15Y125.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y125.D5</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y125.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.185</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data&lt;2&gt;&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_field_dist_ram/DP</twBEL></twPathDel><twLogDel>-0.085</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>-103.7</twPctLog><twPctRoute>203.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP (SLICE_X16Y125.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.053</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4</twSrc><twDest BELType="RAM">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP</twDest><twTotPathDel>0.082</twTotPathDel><twClkSkew dest = "0.354" src = "0.325">-0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4</twSrc><twDest BELType='RAM'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X15Y125.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y125.D5</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y125.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.185</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data&lt;2&gt;&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram/SP</twBEL></twPathDel><twLogDel>-0.085</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">s_axi_aclk</twDestClk><twPctLog>-103.7</twPctLog><twPctRoute>203.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="203"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkout1 = PERIOD TIMEGRP &quot;clock_generator_clkout1&quot;
        TS_clk_in_p / 0.5 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="204" type="MINLOWPULSE" name="Tmpw" slack="8.464" period="10.000" constraintValue="5.000" deviceLimit="0.768" physResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data&lt;0&gt;&lt;0&gt;/CLK" logResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP/CLK" locationPin="SLICE_X12Y125.CLK" clockNet="s_axi_aclk"/><twPinLimit anchorID="205" type="MINHIGHPULSE" name="Tmpw" slack="8.464" period="10.000" constraintValue="5.000" deviceLimit="0.768" physResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data&lt;0&gt;&lt;0&gt;/CLK" logResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP/CLK" locationPin="SLICE_X12Y125.CLK" clockNet="s_axi_aclk"/><twPinLimit anchorID="206" type="MINLOWPULSE" name="Tmpw" slack="8.464" period="10.000" constraintValue="5.000" deviceLimit="0.768" physResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data&lt;0&gt;&lt;0&gt;/CLK" logResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP/CLK" locationPin="SLICE_X12Y125.CLK" clockNet="s_axi_aclk"/></twPinLimitRpt></twConst><twConst anchorID="207" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_mdio = PERIOD TIMEGRP &quot;mdio_logic&quot; TS_clock_generator_clkout1 * 40 HIGH 50%         PRIORITY 0;</twConstName><twItemCnt>139</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>81</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>137.080</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT (SLICE_X39Y140.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.573</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT</twDest><twTotPathDel>3.394</twTotPathDel><twClkSkew dest = "0.608" src = "0.575">-0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="390.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X69Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y140.SR</twSite><twDelType>net</twDelType><twFanCnt>177</twFanCnt><twDelInfo twEdge="twRising">2.867</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y140.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>2.867</twRouteDel><twTotDel>3.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1 (SLICE_X43Y143.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.586</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1</twDest><twTotPathDel>3.380</twTotPathDel><twClkSkew dest = "0.607" src = "0.575">-0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="390.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X69Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y143.SR</twSite><twDelType>net</twDelType><twFanCnt>177</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y143.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>2.853</twRouteDel><twTotDel>3.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0 (SLICE_X43Y143.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.586</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0</twDest><twTotPathDel>3.380</twTotPathDel><twClkSkew dest = "0.607" src = "0.575">-0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="390.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X69Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y143.SR</twSite><twDelType>net</twDelType><twFanCnt>177</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y143.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>2.853</twRouteDel><twTotDel>3.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mdio = PERIOD TIMEGRP &quot;mdio_logic&quot; TS_clock_generator_clkout1 * 40 HIGH 50%
        PRIORITY 0;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC (SLICE_X41Y136.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.087</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC</twDest><twTotPathDel>0.164</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X40Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y136.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y136.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5 (SLICE_X42Y142.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.144</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5</twDest><twTotPathDel>0.157</twTotPathDel><twClkSkew dest = "0.078" src = "0.065">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X43Y143.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y142.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT5</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.116</twRouteDel><twTotDel>0.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC (SLICE_X41Y136.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.158</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC</twDest><twTotPathDel>0.238</twTotPathDel><twClkSkew dest = "0.074" src = "0.060">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X40Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_REG</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y136.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.170</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y136.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC_glue_set</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.170</twRouteDel><twTotDel>0.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="400.000">s_axi_aclk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="220"><twPinLimitBanner>Component Switching Limit Checks: TS_mdio = PERIOD TIMEGRP &quot;mdio_logic&quot; TS_clock_generator_clkout1 * 40 HIGH 50%
        PRIORITY 0;</twPinLimitBanner><twPinLimit anchorID="221" type="MINLOWPULSE" name="Tcl" slack="399.200" period="400.000" constraintValue="200.000" deviceLimit="0.400" physResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;/CLK" logResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1/CK" locationPin="SLICE_X43Y143.CLK" clockNet="s_axi_aclk"/><twPinLimit anchorID="222" type="MINHIGHPULSE" name="Trpw" slack="399.200" period="400.000" constraintValue="200.000" deviceLimit="0.400" physResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;/SR" logResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1/SR" locationPin="SLICE_X43Y143.SR" clockNet="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4"/><twPinLimit anchorID="223" type="MINLOWPULSE" name="Tcl" slack="399.200" period="400.000" constraintValue="200.000" deviceLimit="0.400" physResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT&lt;4&gt;/CLK" logResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_3/CK" locationPin="SLICE_X43Y143.CLK" clockNet="s_axi_aclk"/></twPinLimitRpt></twConst><twConst anchorID="224" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkout3 = PERIOD TIMEGRP &quot;clock_generator_clkout3&quot;         TS_clk_in_p / 0.625 PHASE 2 ns HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>197</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>80</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.024</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr (OLOGIC_X0Y181.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.976</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90_sync/data_sync_reg</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr</twDest><twTotPathDel>1.980</twTotPathDel><twClkSkew dest = "0.735" src = "0.715">-0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90_sync/data_sync_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X0Y181.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90_sync/data_sync_reg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y181.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>rgmii_txc_OBUF</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr</twBEL></twPathDel><twLogDel>0.603</twLogDel><twRouteDel>1.377</twRouteDel><twTotDel>1.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/enable_gen/div_2 (SLICE_X11Y154.D3), 9 paths
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.414</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/div_2</twDest><twTotPathDel>1.497</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/div_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y155.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y156.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y156.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv12</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y154.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/div_2</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/div_2_rstpot</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/div_2</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.143</twRouteDel><twTotDel>1.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.470</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_0</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/div_2</twDest><twTotPathDel>1.441</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_0</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/div_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y155.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y156.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y156.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv12</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y154.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/div_2</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/div_2_rstpot</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/div_2</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.087</twRouteDel><twTotDel>1.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.564</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_3</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/div_2</twDest><twTotPathDel>1.347</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_3</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/div_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y155.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y156.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv12</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y154.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/div_2</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/div_2_rstpot</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/div_2</twBEL></twPathDel><twLogDel>0.311</twLogDel><twRouteDel>1.036</twRouteDel><twTotDel>1.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/enable_gen/counter_4 (SLICE_X11Y155.C5), 10 paths
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.427</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_4</twDest><twTotPathDel>1.488</twTotPathDel><twClkSkew dest = "0.092" src = "0.113">0.021</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X10Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y155.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y156.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y156.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv12</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y155.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y155.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/phy_tx_enable_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y155.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y155.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/phy_tx_enable_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/Mcount_counter_xor&lt;4&gt;11</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_4</twBEL></twPathDel><twLogDel>0.397</twLogDel><twRouteDel>1.091</twRouteDel><twTotDel>1.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.483</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_0</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_4</twDest><twTotPathDel>1.432</twTotPathDel><twClkSkew dest = "0.092" src = "0.113">0.021</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_0</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X10Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y155.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y156.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y156.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv12</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y155.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y155.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/phy_tx_enable_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y155.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y155.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/phy_tx_enable_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/Mcount_counter_xor&lt;4&gt;11</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_4</twBEL></twPathDel><twLogDel>0.397</twLogDel><twRouteDel>1.035</twRouteDel><twTotDel>1.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.577</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_3</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_4</twDest><twTotPathDel>1.338</twTotPathDel><twClkSkew dest = "0.092" src = "0.113">0.021</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_3</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y155.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y156.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv12</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y155.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y155.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/phy_tx_enable_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y155.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y155.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/phy_tx_enable_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/Mcount_counter_xor&lt;4&gt;11</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_4</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.984</twRouteDel><twTotDel>1.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkout3 = PERIOD TIMEGRP &quot;clock_generator_clkout3&quot;
        TS_clk_in_p / 0.625 PHASE 2 ns HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/enable_gen/counter_4 (SLICE_X11Y155.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.151</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_4</twDest><twTotPathDel>0.162</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y155.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y155.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y155.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/phy_tx_enable_int</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/Mcount_counter_xor&lt;4&gt;11</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_4</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.162</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/enable_gen/counter_1 (SLICE_X10Y155.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.189</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_1</twDest><twTotPathDel>0.203</twTotPathDel><twClkSkew dest = "0.079" src = "0.065">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y154.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/first_edge&lt;0&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y155.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/first_edge&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y155.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.064</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/Mcount_counter_xor&lt;1&gt;11</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_1</twBEL></twPathDel><twLogDel>0.054</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/enable_gen/counter_0 (SLICE_X10Y155.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.192</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/enable_gen/counter_0</twDest><twTotPathDel>0.206</twTotPathDel><twClkSkew dest = "0.079" src = "0.065">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/enable_gen/counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twSrcClk><twPathDel><twSite>SLICE_X10Y154.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/first_edge&lt;0&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y155.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/first_edge&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y155.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>trimac_fifo_block/trimac_block/enable_gen/counter&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/enable_gen/Mcount_counter_xor&lt;0&gt;11</twBEL><twBEL>trimac_fifo_block/trimac_block/enable_gen/counter_0</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gtx_clk90_bufg</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="245"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkout3 = PERIOD TIMEGRP &quot;clock_generator_clkout3&quot;
        TS_clk_in_p / 0.625 PHASE 2 ns HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="246" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="6.591" period="8.000" constraintValue="8.000" deviceLimit="1.409" freqLimit="709.723" physResource="clock_generator/clkout4_buf/I0" logResource="clock_generator/clkout4_buf/I0" locationPin="BUFGCTRL_X0Y13.I0" clockNet="clock_generator/clkout3"/><twPinLimit anchorID="247" type="MINPERIOD" name="Tockper" slack="6.930" period="8.000" constraintValue="8.000" deviceLimit="1.070" freqLimit="934.579" physResource="rgmii_txc_OBUF/CLK" logResource="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr/CK" locationPin="OLOGIC_X0Y181.CLK" clockNet="gtx_clk90_bufg"/><twPinLimit anchorID="248" type="MINHIGHPULSE" name="Tospwh" slack="6.930" period="8.000" constraintValue="4.000" deviceLimit="0.535" physResource="rgmii_txc_OBUF/SR" logResource="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr/SR" locationPin="OLOGIC_X0Y181.SR" clockNet="trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90"/></twPinLimitRpt></twConst><twConst anchorID="249" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkout0 = PERIOD TIMEGRP &quot;clock_generator_clkout0&quot;         TS_clk_in_p / 0.625 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>58263</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10315</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.443</twMinPer></twConstHead><twPathRptBanner iPaths="566" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X3Y41.ENBWREN), 566 paths
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.557</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>4.323</twTotPathDel><twClkSkew dest = "1.036" src = "1.092">0.056</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X61Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X61Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en129</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en13</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y41.ENBWREN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y41.CLKBWRCLK</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>3.557</twRouteDel><twTotDel>4.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.589</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>4.291</twTotPathDel><twClkSkew dest = "1.036" src = "1.092">0.056</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X61Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X61Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3_F</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y111.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en13</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y41.ENBWREN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y41.CLKBWRCLK</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>3.326</twRouteDel><twTotDel>4.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.593</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>4.288</twTotPathDel><twClkSkew dest = "1.036" src = "1.091">0.055</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X55Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X55Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en129</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en13</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y41.ENBWREN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y41.CLKBWRCLK</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>3.522</twRouteDel><twTotDel>4.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="566" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X3Y40.WREN), 566 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.557</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>4.323</twTotPathDel><twClkSkew dest = "1.036" src = "1.092">0.056</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X61Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X61Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en129</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en13</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y40.WREN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y40.WRCLK</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>3.557</twRouteDel><twTotDel>4.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.589</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>4.291</twTotPathDel><twClkSkew dest = "1.036" src = "1.092">0.056</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X61Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X61Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3_F</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y111.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en13</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y40.WREN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y40.WRCLK</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>3.326</twRouteDel><twTotDel>4.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.593</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>4.288</twTotPathDel><twClkSkew dest = "1.036" src = "1.091">0.055</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X55Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X55Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en129</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en13</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y40.WREN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y40.WRCLK</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>3.522</twRouteDel><twTotDel>4.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="566" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0 (SLICE_X94Y103.CE), 566 paths
</twPathRptBanner><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.810</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0</twDest><twTotPathDel>4.033</twTotPathDel><twClkSkew dest = "0.999" src = "1.092">0.093</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X61Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X61Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en129</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en13</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0</twBEL></twPathDel><twLogDel>0.616</twLogDel><twRouteDel>3.417</twRouteDel><twTotDel>4.033</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.842</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0</twDest><twTotPathDel>4.001</twTotPathDel><twClkSkew dest = "0.999" src = "1.092">0.093</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X61Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X61Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y110.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y110.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3_F</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y111.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en13</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>3.186</twRouteDel><twTotDel>4.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.846</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0</twDest><twTotPathDel>3.998</twTotPathDel><twClkSkew dest = "0.999" src = "1.091">0.092</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X55Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X55Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>trimac_fifo_block/tx_axis_mac_tready</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3-In</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y109.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en129</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/N48</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en13</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y103.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y103.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0</twBEL></twPathDel><twLogDel>0.616</twLogDel><twRouteDel>3.382</twRouteDel><twTotDel>3.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkout0 = PERIOD TIMEGRP &quot;clock_generator_clkout0&quot;
        TS_clk_in_p / 0.625 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg (SLICE_X40Y99.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.784" src = "0.520">-0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X38Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync1</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.187</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.187</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_delay (SLICE_X22Y98.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_delay</twDest><twTotPathDel>0.267</twTotPathDel><twClkSkew dest = "0.794" src = "0.529">-0.265</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_delay</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X21Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.204</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.037</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_delay</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_delay</twBEL></twPathDel><twLogDel>0.063</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[37].general_statisics/sync_inc_vector/data_sync_reg (SLICE_X39Y98.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[37].general_statisics/sync_inc_vector/data_sync</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[37].general_statisics/sync_inc_vector/data_sync_reg</twDest><twTotPathDel>0.271</twTotPathDel><twClkSkew dest = "0.784" src = "0.519">-0.265</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[37].general_statisics/sync_inc_vector/data_sync</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[37].general_statisics/sync_inc_vector/data_sync_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X41Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[37].general_statisics/sync_inc_vector/data_sync1</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[37].general_statisics/sync_inc_vector/data_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.211</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[37].general_statisics/sync_inc_vector/data_sync1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[37].general_statisics/sync_inc_vector/data_sync_reg</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.211</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">gtx_clk_bufg</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="274"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkout0 = PERIOD TIMEGRP &quot;clock_generator_clkout0&quot;
        TS_clk_in_p / 0.625 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="275" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X3Y41.CLKARDCLK" clockNet="gtx_clk_bufg"/><twPinLimit anchorID="276" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X3Y41.CLKBWRCLK" clockNet="gtx_clk_bufg"/><twPinLimit anchorID="277" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X3Y40.RDCLK" clockNet="gtx_clk_bufg"/></twPinLimitRpt></twConst><twConst anchorID="278" twConstType="PERIOD" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkout4 = PERIOD TIMEGRP &quot;clock_generator_clkout4&quot;         TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>9552</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>4</twErrCntPinLimit><twEndPtCnt>2441</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.714</twMinPer></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4 (SLICE_X143Y320.A4), 17 paths
</twPathRptBanner><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.489</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twDest><twTotPathDel>2.404</twTotPathDel><twClkSkew dest = "0.613" src = "0.660">0.047</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X123Y313.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X123Y313.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rst_tx_phalignment_i</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y317.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_run_tx_phalignment_i</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y317.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/U0_run_tx_phalignment_i</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/U0_run_tx_phalignment_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y320.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/U0_run_tx_phalignment_i</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y320.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In3</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y320.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y320.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y320.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y320.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In5</twBEL><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.425</twLogDel><twRouteDel>1.979</twRouteDel><twTotDel>2.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.548</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twDest><twTotPathDel>2.355</twTotPathDel><twClkSkew dest = "0.613" src = "0.650">0.037</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X125Y322.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X125Y322.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_run_tx_phalignment_i</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_txresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y317.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt3_run_tx_phalignment_i</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y317.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/U0_run_tx_phalignment_i</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/U0_run_tx_phalignment_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y320.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/U0_run_tx_phalignment_i</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y320.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In3</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y320.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y320.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y320.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y320.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In5</twBEL><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>1.994</twRouteDel><twTotDel>2.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.575</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_txresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twDest><twTotPathDel>2.319</twTotPathDel><twClkSkew dest = "0.613" src = "0.659">0.046</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_txresetfsm_i/run_phase_alignment_int</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X127Y314.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X127Y314.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_rst_tx_phalignment_i</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_txresetfsm_i/run_phase_alignment_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y317.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt1_run_tx_phalignment_i</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y317.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/U0_run_tx_phalignment_i</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/U0_run_tx_phalignment_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y320.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/U0_run_tx_phalignment_i</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y320.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In3</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y320.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y320.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y320.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y320.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4-In5</twBEL><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_tx_manual_phase_i/tx_phalign_manual_state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>1.958</twRouteDel><twTotDel>2.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_0 (SLICE_X116Y305.CE), 19 paths
</twPathRptBanner><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.563</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_11</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_0</twDest><twTotPathDel>2.353</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_11</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X116Y307.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X116Y307.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;11&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y306.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y306.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y306.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y306.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y308.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y308.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/reset_time_out</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o&lt;18&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y308.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y308.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/reset_time_out</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y305.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y305.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;3&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_0</twBEL></twPathDel><twLogDel>0.609</twLogDel><twRouteDel>1.744</twRouteDel><twTotDel>2.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.707</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_0</twDest><twTotPathDel>2.233</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X116Y305.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X116Y305.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;3&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y306.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y306.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y306.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y306.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y308.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y308.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/reset_time_out</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o&lt;18&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y308.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y308.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/reset_time_out</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y305.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y305.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;3&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_0</twBEL></twPathDel><twLogDel>0.609</twLogDel><twRouteDel>1.624</twRouteDel><twTotDel>2.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.724</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_17</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_0</twDest><twTotPathDel>2.193</twTotPathDel><twClkSkew dest = "0.107" src = "0.130">0.023</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_17</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X116Y309.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X116Y309.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;18&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y306.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y306.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y306.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y306.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y308.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y308.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/reset_time_out</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o&lt;18&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y308.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y308.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/reset_time_out</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y305.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y305.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;3&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_0</twBEL></twPathDel><twLogDel>0.609</twLogDel><twRouteDel>1.584</twRouteDel><twTotDel>2.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1 (SLICE_X116Y305.CE), 19 paths
</twPathRptBanner><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.563</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_11</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twDest><twTotPathDel>2.353</twTotPathDel><twClkSkew dest = "0.107" src = "0.131">0.024</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_11</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X116Y307.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X116Y307.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;11&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y306.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y306.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y306.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y306.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y308.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y308.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/reset_time_out</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o&lt;18&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y308.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y308.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/reset_time_out</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y305.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y305.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;3&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twBEL></twPathDel><twLogDel>0.609</twLogDel><twRouteDel>1.744</twRouteDel><twTotDel>2.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.707</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twDest><twTotPathDel>2.233</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X116Y305.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X116Y305.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;3&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y306.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y306.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y306.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y306.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y308.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y308.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/reset_time_out</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o&lt;18&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y308.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y308.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/reset_time_out</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y305.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y305.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;3&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twBEL></twPathDel><twLogDel>0.609</twLogDel><twRouteDel>1.624</twRouteDel><twTotDel>2.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.724</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_17</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twDest><twTotPathDel>2.193</twTotPathDel><twClkSkew dest = "0.107" src = "0.130">0.023</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_17</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X116Y309.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X116Y309.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;18&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y306.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y306.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y306.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y306.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N2</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y308.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_12_o&lt;18&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y308.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/reset_time_out</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o&lt;18&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y308.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y308.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/reset_time_out</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y305.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/GND_59_o_GND_59_o_equal_9_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y305.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter&lt;3&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_txresetfsm_i/time_out_counter_1</twBEL></twPathDel><twLogDel>0.609</twLogDel><twRouteDel>1.584</twRouteDel><twTotDel>2.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkout4 = PERIOD TIMEGRP &quot;clock_generator_clkout4&quot;
        TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16 (SLICE_X140Y300.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/recclk_mon_count_reset</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16</twDest><twTotPathDel>0.312</twTotPathDel><twClkSkew dest = "0.814" src = "0.515">-0.299</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/recclk_mon_count_reset</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X138Y296.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y296.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/recclk_mon_count_reset</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/recclk_mon_count_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y300.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.180</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/recclk_mon_count_reset</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X140Y300.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.014</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;17&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.180</twRouteDel><twTotDel>0.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_17 (SLICE_X140Y300.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/recclk_mon_count_reset</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_17</twDest><twTotPathDel>0.312</twTotPathDel><twClkSkew dest = "0.814" src = "0.515">-0.299</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/recclk_mon_count_reset</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X138Y296.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y296.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/recclk_mon_count_reset</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/recclk_mon_count_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y300.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.180</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/recclk_mon_count_reset</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X140Y300.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.014</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;17&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_17</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.180</twRouteDel><twTotDel>0.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16 (SLICE_X140Y300.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_15</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16</twDest><twTotPathDel>0.322</twTotPathDel><twClkSkew dest = "0.814" src = "0.516">-0.298</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_15</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X140Y299.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y299.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;15&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y299.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y299.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twFalling">0.112</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;15&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;15&gt;_rt</twBEL><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/Mcount_adapt_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y300.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/Mcount_adapt_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X140Y300.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.030</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;17&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/Mcount_adapt_count_xor&lt;17&gt;</twBEL><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16</twBEL></twPathDel><twLogDel>0.182</twLogDel><twRouteDel>0.140</twRouteDel><twTotDel>0.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.049</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_11</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16</twDest><twTotPathDel>0.347</twTotPathDel><twClkSkew dest = "0.814" src = "0.516">-0.298</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_11</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y298.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y298.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;11&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y298.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y298.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;11&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;11&gt;_rt</twBEL><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/Mcount_adapt_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y299.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/Mcount_adapt_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y299.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;15&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/Mcount_adapt_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y300.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/Mcount_adapt_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X140Y300.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.030</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;17&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/Mcount_adapt_count_xor&lt;17&gt;</twBEL><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.140</twRouteDel><twTotDel>0.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.057</twSlack><twSrc BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_12</twSrc><twDest BELType="FF">GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16</twDest><twTotPathDel>0.355</twTotPathDel><twClkSkew dest = "0.814" src = "0.516">-0.298</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_12</twSrc><twDest BELType='FF'>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X140Y299.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y299.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;15&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y299.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y299.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;15&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;12&gt;_rt</twBEL><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/Mcount_adapt_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y300.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/Mcount_adapt_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X140Y300.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.030</twDelInfo><twComp>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count&lt;17&gt;</twComp><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/Mcount_adapt_count_xor&lt;17&gt;</twBEL><twBEL>GTX320M8GBank118_exde/GTX320M8GBank118_init_i/gt0_rxresetfsm_i/adapt_count_16</twBEL></twPathDel><twLogDel>0.212</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">SYSCLK_IN</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="307"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkout4 = PERIOD TIMEGRP &quot;clock_generator_clkout4&quot;
        TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="308" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="-0.714" period="5.000" constraintValue="5.000" deviceLimit="5.714" freqLimit="175.009" physResource="GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt3_GTX320M8GBank118_i/gtxe2_i/DRPCLK" logResource="GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt3_GTX320M8GBank118_i/gtxe2_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y15.DRPCLK" clockNet="GTX320M8GBank118_exde/drpclk_in_i"/><twPinLimit anchorID="309" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="-0.714" period="5.000" constraintValue="5.000" deviceLimit="5.714" freqLimit="175.009" physResource="GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt2_GTX320M8GBank118_i/gtxe2_i/DRPCLK" logResource="GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt2_GTX320M8GBank118_i/gtxe2_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y14.DRPCLK" clockNet="GTX320M8GBank118_exde/drpclk_in_i"/><twPinLimit anchorID="310" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="-0.714" period="5.000" constraintValue="5.000" deviceLimit="5.714" freqLimit="175.009" physResource="GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt1_GTX320M8GBank118_i/gtxe2_i/DRPCLK" logResource="GTX320M8GBank118_exde/GTX320M8GBank118_init_i/GTX320M8GBank118_i/gt1_GTX320M8GBank118_i/gtxe2_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y13.DRPCLK" clockNet="GTX320M8GBank118_exde/drpclk_in_i"/></twPinLimitRpt></twConst><twConst anchorID="311" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkout2 = PERIOD TIMEGRP &quot;clock_generator_clkout2&quot;         TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>21</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>19</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.225</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 (SLICE_X9Y130.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="312"><twConstPath anchorID="313" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.080</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twDest><twTotPathDel>1.820</twTotPathDel><twClkSkew dest = "0.613" src = "0.653">0.040</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X21Y128.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelayctrl_reset_sync</twComp><twBEL>trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y130.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y130.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd411</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4_0</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y130.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twLogDel>0.673</twLogDel><twRouteDel>1.147</twRouteDel><twTotDel>1.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="314"><twConstPath anchorID="315" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.776</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twDest><twTotPathDel>1.164</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X9Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y130.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd411</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4_0</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y130.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twLogDel>0.673</twLogDel><twRouteDel>0.491</twRouteDel><twTotDel>1.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2 (SLICE_X8Y130.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="316"><twConstPath anchorID="317" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.804</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2</twDest><twTotPathDel>1.096</twTotPathDel><twClkSkew dest = "0.613" src = "0.653">0.040</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X21Y128.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelayctrl_reset_sync</twComp><twBEL>trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y130.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twLogDel>0.504</twLogDel><twRouteDel>0.592</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1 (SLICE_X8Y130.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="318"><twConstPath anchorID="319" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.804</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1</twDest><twTotPathDel>1.096</twTotPathDel><twClkSkew dest = "0.613" src = "0.653">0.040</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X21Y128.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelayctrl_reset_sync</twComp><twBEL>trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y130.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1</twBEL></twPathDel><twLogDel>0.504</twLogDel><twRouteDel>0.592</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkout2 = PERIOD TIMEGRP &quot;clock_generator_clkout2&quot;
        TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2 (SLICE_X8Y130.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="320"><twConstPath anchorID="321" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2</twDest><twTotPathDel>0.124</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X9Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.090</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y130.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2-In1</twBEL><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twLogDel>0.034</twLogDel><twRouteDel>0.090</twRouteDel><twTotDel>0.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1 (SLICE_X8Y130.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="322"><twConstPath anchorID="323" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1</twDest><twTotPathDel>0.131</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X9Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.090</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y130.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1-In1</twBEL><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.090</twRouteDel><twTotDel>0.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3 (SLICE_X8Y130.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.122</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twDest><twTotPathDel>0.133</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X9Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.092</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y130.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twComp><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3-In1</twBEL><twBEL>trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">refclk_bufg</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="326"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkout2 = PERIOD TIMEGRP &quot;clock_generator_clkout2&quot;
        TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="327" type="MAXPERIOD" name="Tdlycper_REFCLK" slack="0.264" period="5.000" constraintValue="5.000" deviceLimit="5.264" freqLimit="189.970" physResource="trimac_fifo_block/trimac_block/dlyctrl_MapLib_replicate1/REFCLK" logResource="trimac_fifo_block/trimac_block/dlyctrl_MapLib_replicate1/REFCLK" locationPin="IDELAYCTRL_X0Y2.REFCLK" clockNet="refclk_bufg"/><twPinLimit anchorID="328" type="MINPERIOD" name="Tdlycper_REFCLK" slack="1.775" period="5.000" constraintValue="5.000" deviceLimit="3.225" freqLimit="310.078" physResource="trimac_fifo_block/trimac_block/dlyctrl_MapLib_replicate1/REFCLK" logResource="trimac_fifo_block/trimac_block/dlyctrl_MapLib_replicate1/REFCLK" locationPin="IDELAYCTRL_X0Y2.REFCLK" clockNet="refclk_bufg"/><twPinLimit anchorID="329" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="3.591" period="5.000" constraintValue="5.000" deviceLimit="1.409" freqLimit="709.723" physResource="clock_generator/clkout3_buf/I0" logResource="clock_generator/clkout3_buf/I0" locationPin="BUFGCTRL_X0Y14.I0" clockNet="clock_generator/clkout2"/></twPinLimitRpt></twConst><twConst anchorID="330" twConstType="OFFSETINDELAY" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;IN_RGMII&quot; OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.298</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y119.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="331"><twConstOffIn anchorID="332" twDataPathType="twDataPathMaxDelay"><twSlack>0.202</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>1.428</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U30.PAD</twSrcSite><twPathDel><twSite>U30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y119.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y119.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.868</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.701</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>1.428</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y128.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="333"><twConstOffIn anchorID="334" twDataPathType="twDataPathMaxDelay"><twSlack>0.211</twSlack><twSrc BELType="PAD">rgmii_rx_ctl</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twClkDel>1.425</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rx_dv_int</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rx_ctl</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rx_ctl</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>R28.PAD</twSrcSite><twPathDel><twSite>R28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>rgmii_rx_ctl</twComp><twBEL>rgmii_rx_ctl</twBEL><twBEL>rgmii_rx_ctl_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y128.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rx_ctl_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y128.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.868</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/delay_rgmii_rx_ctl</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/delay_rgmii_rx_ctl</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y128.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_delay</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y128.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rx_dv_int</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twBEL></twPathDel><twLogDel>2.689</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y128.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>1.425</twTotDel><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y123.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="335"><twConstOffIn anchorID="336" twDataPathType="twDataPathMaxDelay"><twSlack>0.216</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>1.423</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U28.PAD</twSrcSite><twPathDel><twSite>U28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y123.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y123.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.868</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.682</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>1.423</twTotDel><twPctLog>78.9</twPctLog><twPctRoute>21.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;IN_RGMII&quot; OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP &quot;rgmii_rxc&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y121.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="337"><twConstOffIn anchorID="338" twDataPathType="twDataPathMinDelay"><twSlack>0.953</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twClkDel>3.078</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;1&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;1&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U25.PAD</twSrcSite><twPathDel><twSite>U25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>rgmii_rxd&lt;1&gt;</twComp><twBEL>rgmii_rxd&lt;1&gt;</twBEL><twBEL>rgmii_rxd_1_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y121.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y121.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y121.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y121.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.556</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y121.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.687</twRouteDel><twTotDel>3.078</twTotDel><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y122.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="339"><twConstOffIn anchorID="340" twDataPathType="twDataPathMinDelay"><twSlack>0.955</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twClkDel>3.078</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;2&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;2&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T25.PAD</twSrcSite><twPathDel><twSite>T25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>rgmii_rxd&lt;2&gt;</twComp><twBEL>rgmii_rxd&lt;2&gt;</twBEL><twBEL>rgmii_rxd_2_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y122.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y122.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y122.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y122.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.558</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y122.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.687</twRouteDel><twTotDel>3.078</twTotDel><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y123.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="341"><twConstOffIn anchorID="342" twDataPathType="twDataPathMinDelay"><twSlack>0.974</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>3.075</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U28.PAD</twSrcSite><twPathDel><twSite>U28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y123.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y123.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y123.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.574</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.684</twRouteDel><twTotDel>3.075</twTotDel><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="343" twConstType="OFFSETINDELAY" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;IN_RGMII&quot; OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;FALLING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.298</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y119.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="344"><twConstOffIn anchorID="345" twDataPathType="twDataPathMaxDelay"><twSlack>0.202</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>1.428</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U30.PAD</twSrcSite><twPathDel><twSite>U30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y119.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y119.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.868</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.701</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.701</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twFalling">0.482</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y119.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>1.428</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y128.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="346"><twConstOffIn anchorID="347" twDataPathType="twDataPathMaxDelay"><twSlack>0.211</twSlack><twSrc BELType="PAD">rgmii_rx_ctl</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twClkDel>1.425</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rx_dv_int</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rx_ctl</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rx_ctl</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>R28.PAD</twSrcSite><twPathDel><twSite>R28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>rgmii_rx_ctl</twComp><twBEL>rgmii_rx_ctl</twBEL><twBEL>rgmii_rx_ctl_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y128.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rx_ctl_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y128.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.868</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/delay_rgmii_rx_ctl</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/delay_rgmii_rx_ctl</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y128.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_delay</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y128.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rx_dv_int</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twBEL></twPathDel><twLogDel>2.689</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.689</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twFalling">0.482</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y128.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>1.425</twTotDel><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y123.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="348"><twConstOffIn anchorID="349" twDataPathType="twDataPathMaxDelay"><twSlack>0.216</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>1.423</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U28.PAD</twSrcSite><twPathDel><twSite>U28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y123.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y123.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.868</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.003</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.682</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.682</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twFalling">0.482</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>1.423</twTotDel><twPctLog>78.9</twPctLog><twPctRoute>21.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;IN_RGMII&quot; OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP &quot;rgmii_rxc&quot;
        &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y121.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="350"><twConstOffIn anchorID="351" twDataPathType="twDataPathMinDelay"><twSlack>0.953</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twClkDel>3.078</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;1&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;1&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U25.PAD</twSrcSite><twPathDel><twSite>U25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>rgmii_rxd&lt;1&gt;</twComp><twBEL>rgmii_rxd&lt;1&gt;</twBEL><twBEL>rgmii_rxd_1_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y121.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y121.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y121.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y121.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;1&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.556</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.556</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twFalling">1.140</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y121.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.687</twRouteDel><twTotDel>3.078</twTotDel><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y122.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="352"><twConstOffIn anchorID="353" twDataPathType="twDataPathMinDelay"><twSlack>0.955</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twClkDel>3.078</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;2&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;2&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T25.PAD</twSrcSite><twPathDel><twSite>T25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>rgmii_rxd&lt;2&gt;</twComp><twBEL>rgmii_rxd&lt;2&gt;</twBEL><twBEL>rgmii_rxd_2_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y122.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y122.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y122.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y122.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;2&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.558</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.558</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twFalling">1.140</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y122.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.687</twRouteDel><twTotDel>3.078</twTotDel><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y123.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="354"><twConstOffIn anchorID="355" twDataPathType="twDataPathMinDelay"><twSlack>0.974</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>3.075</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.500</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U28.PAD</twSrcSite><twPathDel><twSite>U28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IDELAY_X0Y123.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IDELAY_X0Y123.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y123.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.135</twDelInfo><twComp>trimac_fifo_block/trimac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.574</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.574</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFIO_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO_X0Y9.O</twSite><twDelType>Tbiocko_O</twDelType><twDelInfo twEdge="twFalling">1.140</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y123.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.684</twRouteDel><twTotDel>3.075</twTotDel><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="356"><twConstRollup name="TS_clk_in_p" fullName="TS_clk_in_p = PERIOD TIMEGRP &quot;clk_in_p&quot; 5 ns HIGH 50% INPUT_JITTER 0.05 ns;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="5.714" errors="0" errorRollup="4" items="0" itemsRollup="79662"/><twConstRollup name="TS_clock_generator_clkout1" fullName="TS_clock_generator_clkout1 = PERIOD TIMEGRP &quot;clock_generator_clkout1&quot;         TS_clk_in_p / 0.5 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="10.000" prefType="period" actual="4.363" actualRollup="3.427" errors="0" errorRollup="0" items="11490" itemsRollup="139"/><twConstRollup name="TS_mdio" fullName="TS_mdio = PERIOD TIMEGRP &quot;mdio_logic&quot; TS_clock_generator_clkout1 * 40 HIGH 50%         PRIORITY 0;" type="child" depth="2" requirement="400.000" prefType="period" actual="137.080" actualRollup="N/A" errors="0" errorRollup="0" items="139" itemsRollup="0"/><twConstRollup name="TS_clock_generator_clkout3" fullName="TS_clock_generator_clkout3 = PERIOD TIMEGRP &quot;clock_generator_clkout3&quot;         TS_clk_in_p / 0.625 PHASE 2 ns HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="8.000" prefType="period" actual="2.024" actualRollup="N/A" errors="0" errorRollup="0" items="197" itemsRollup="0"/><twConstRollup name="TS_clock_generator_clkout0" fullName="TS_clock_generator_clkout0 = PERIOD TIMEGRP &quot;clock_generator_clkout0&quot;         TS_clk_in_p / 0.625 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.443" actualRollup="N/A" errors="0" errorRollup="0" items="58263" itemsRollup="0"/><twConstRollup name="TS_clock_generator_clkout4" fullName="TS_clock_generator_clkout4 = PERIOD TIMEGRP &quot;clock_generator_clkout4&quot;         TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="5.000" prefType="period" actual="5.714" actualRollup="N/A" errors="4" errorRollup="0" items="9552" itemsRollup="0"/><twConstRollup name="TS_clock_generator_clkout2" fullName="TS_clock_generator_clkout2 = PERIOD TIMEGRP &quot;clock_generator_clkout2&quot;         TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="5.000" prefType="period" actual="3.225" actualRollup="N/A" errors="0" errorRollup="0" items="21" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="357">1</twUnmetConstCnt><twDataSheet anchorID="358" twNameLen="15"><twSUH2ClkList anchorID="359" twDestWidth="12" twPhaseWidth="12"><twDest>clk_in_n</twDest><twSUH2Clk ><twSrc>pause_req_s</twSrc><twSUHTime twInternalClk ="gtx_clk_bufg" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.725</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.905</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pause_req_s</twSrc><twSUHTime twInternalClk ="s_axi_aclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.239</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.637</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset_error</twSrc><twSUHTime twInternalClk ="gtx_clk_bufg" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.042</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.127</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>update_speed</twSrc><twSUHTime twInternalClk ="s_axi_aclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.437</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.459</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="360" twDestWidth="12" twPhaseWidth="12"><twDest>clk_in_p</twDest><twSUH2Clk ><twSrc>pause_req_s</twSrc><twSUHTime twInternalClk ="gtx_clk_bufg" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.725</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.905</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>pause_req_s</twSrc><twSUHTime twInternalClk ="s_axi_aclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.239</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.637</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset_error</twSrc><twSUHTime twInternalClk ="gtx_clk_bufg" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.042</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.127</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>update_speed</twSrc><twSUHTime twInternalClk ="s_axi_aclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.437</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.459</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="361" twDestWidth="12" twPhaseWidth="65"><twDest>rgmii_rxc</twDest><twSUH2Clk ><twSrc>rgmii_rx_ctl</twSrc><twSUHTime twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.289</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.522</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rx_ctl</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">1.289</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.522</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHTime twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.298</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.515</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">1.298</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.515</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHTime twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.264</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.547</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">1.264</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.547</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHTime twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.266</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.545</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">1.266</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.545</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHTime twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.284</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.526</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">1.284</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.526</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="362" twDestWidth="9"><twDest>clk_in_n</twDest><twClk2SU><twSrc>clk_in_n</twSrc><twRiseRise>4.759</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_in_p</twSrc><twRiseRise>4.759</twRiseRise></twClk2SU><twClk2SU><twSrc>rgmii_rxc</twSrc><twRiseRise>6.912</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="363" twDestWidth="9"><twDest>clk_in_p</twDest><twClk2SU><twSrc>clk_in_n</twSrc><twRiseRise>4.759</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_in_p</twSrc><twRiseRise>4.759</twRiseRise></twClk2SU><twClk2SU><twSrc>rgmii_rxc</twSrc><twRiseRise>6.912</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="364" twDestWidth="9"><twDest>rgmii_rxc</twDest><twClk2SU><twSrc>clk_in_n</twSrc><twRiseRise>0.631</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_in_p</twSrc><twRiseRise>0.631</twRiseRise></twClk2SU><twClk2SU><twSrc>rgmii_rxc</twSrc><twRiseRise>3.622</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="365" twDestWidth="12" twWorstWindow="1.845" twWorstSetup="1.298" twWorstHold="0.547" twWorstSetupSlack="0.202" twWorstHoldSlack="0.953" ><twConstName>TIMEGRP &quot;IN_RGMII&quot; OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>rgmii_rx_ctl</twSrc><twSUHSlackTime twSetupSlack = "0.211" twHoldSlack = "0.978" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.289</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.522</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.202" twHoldSlack = "0.985" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.298</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.515</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.236" twHoldSlack = "0.953" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.264</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.547</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.234" twHoldSlack = "0.955" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.266</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.545</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.216" twHoldSlack = "0.974" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.284</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.526</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="366" twDestWidth="12" twWorstWindow="1.845" twWorstSetup="-2.702" twWorstHold="4.547" twWorstSetupSlack="0.202" twWorstHoldSlack="0.953" ><twConstName>TIMEGRP &quot;IN_RGMII&quot; OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>rgmii_rx_ctl</twSrc><twSUHSlackTime twSetupSlack = "0.211" twHoldSlack = "0.978" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.711</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.522</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.202" twHoldSlack = "0.985" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.702</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.515</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.236" twHoldSlack = "0.953" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.736</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.547</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.234" twHoldSlack = "0.955" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.734</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.545</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.216" twHoldSlack = "0.974" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.716</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.526</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="367"><twErrCnt>4</twErrCnt><twScore>2856</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>2856</twPinLimitScore><twConstCov><twPathCnt>87801</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>22659</twConnCnt></twConstCov><twStats anchorID="368"><twMinPer>137.080</twMinPer><twFootnote number="1" /><twMaxFreq>7.295</twMaxFreq><twMaxFromToDel>2.529</twMaxFromToDel><twMinInBeforeClk>1.298</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Aug 06 23:56:23 2014 </twTimestamp></twFoot><twClientInfo anchorID="369"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 959 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
