// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module RegisterFileBank(	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
  input          clock,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
  input          reset,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
  output         io_read_0_req_ready,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input          io_read_0_req_valid,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [7:0]   io_read_0_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output [127:0] io_read_0_resp,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output         io_read_1_req_ready,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input          io_read_1_req_valid,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [7:0]   io_read_1_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output [127:0] io_read_1_resp,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output         io_read_2_req_ready,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input          io_read_2_req_valid,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [7:0]   io_read_2_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output [127:0] io_read_2_resp,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output         io_mask_read_0_req_ready,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input          io_mask_read_0_req_valid,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [7:0]   io_mask_read_0_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output [127:0] io_mask_read_0_resp,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input          io_write_valid,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [7:0]   io_write_bits_eg,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [127:0] io_write_bits_data,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [127:0] io_write_bits_mask,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output         io_ll_write_ready,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input          io_ll_write_valid,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [7:0]   io_ll_write_bits_eg,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [127:0] io_ll_write_bits_data,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [127:0] io_ll_write_bits_mask	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
);

  reg          ll_write_valid;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31]
  reg  [7:0]   ll_write_bits_eg;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:60:26]
  reg  [127:0] ll_write_bits_data;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:60:26]
  reg  [127:0] ll_write_bits_mask;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:60:26]
  wire         write_valid = io_write_valid ? io_write_valid : ll_write_valid | io_ll_write_valid;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :79:23, :82:28, :83:{19,37}]
  wire [127:0] write_bits_mask = io_write_valid ? io_write_bits_mask : ll_write_valid ? ll_write_bits_mask : io_ll_write_bits_mask;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :60:26, :79:23, :82:28, :84:{18,24}]
  wire [127:0] write_bits_data = io_write_valid ? io_write_bits_data : ll_write_valid ? ll_write_bits_data : io_ll_write_bits_data;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :60:26, :79:23, :82:28, :84:{18,24}]
  wire [7:0]   write_bits_eg = io_write_valid ? io_write_bits_eg : ll_write_valid ? ll_write_bits_eg : io_ll_write_bits_eg;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :60:26, :79:23, :82:28, :84:{18,24}]
  wire         _GEN = io_ll_write_valid & ll_write_valid;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :86:31]
  wire         _GEN_0 = ~ll_write_valid & io_ll_write_valid;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :91:{18,35}, :92:32, :93:24]
  always @(posedge clock) begin	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
    if (reset)	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
      ll_write_valid <= 1'h0;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31]
    else if (io_write_valid)	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
      ll_write_valid <= _GEN_0 | ll_write_valid;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :91:35, :92:32, :93:24]
    else	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
      ll_write_valid <= _GEN;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :86:31]
    if (io_write_valid ? _GEN_0 : _GEN) begin	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :60:26, :82:28, :86:{31,50}, :88:23, :91:35, :92:32, :93:24, :94:23]
      ll_write_bits_eg <= io_ll_write_bits_eg;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:60:26]
      ll_write_bits_data <= io_ll_write_bits_data;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:60:26]
      ll_write_bits_mask <= io_ll_write_bits_mask;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:60:26]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:8];	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
    initial begin	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
        `INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
        end	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
        ll_write_valid = _RANDOM[4'h0][0];	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31]
        ll_write_bits_eg = _RANDOM[4'h0][8:1];	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :60:26]
        ll_write_bits_data = {_RANDOM[4'h0][31:9], _RANDOM[4'h1], _RANDOM[4'h2], _RANDOM[4'h3], _RANDOM[4'h4][8:0]};	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :60:26]
        ll_write_bits_mask = {_RANDOM[4'h4][31:9], _RANDOM[4'h5], _RANDOM[4'h6], _RANDOM[4'h7], _RANDOM[4'h8][8:0]};	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :60:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  vrf_64x128 vrf_ext (	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:62:16]
    .R0_addr (io_read_2_req_bits_eg[5:0]),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:68:28]
    .R0_en   (io_read_2_req_valid),
    .R0_clk  (clock),
    .R0_data (io_read_2_resp),
    .R1_addr (io_read_1_req_bits_eg[5:0]),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:68:28]
    .R1_en   (io_read_1_req_valid),
    .R1_clk  (clock),
    .R1_data (io_read_1_resp),
    .R2_addr (io_read_0_req_bits_eg[5:0]),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:68:28]
    .R2_en   (io_read_0_req_valid),
    .R2_clk  (clock),
    .R2_data (io_read_0_resp),
    .W0_addr (write_bits_eg[5:0]),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:79:23, :82:28, :84:18, :107:14]
    .W0_en   (write_valid),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:79:23, :82:28, :83:19]
    .W0_clk  (clock),
    .W0_data (write_bits_data),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:79:23, :82:28, :84:18]
    .W0_mask (write_bits_mask)	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:79:23, :82:28, :84:18]
  );
  v0_mask_2x128 v0_mask_ext (	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:63:20]
    .R0_addr (io_mask_read_0_req_bits_eg[0]),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:75:37]
    .R0_en   (io_mask_read_0_req_valid),
    .R0_clk  (clock),
    .R0_data (io_mask_read_0_resp),
    .W0_addr (write_bits_eg[0]),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:79:23, :82:28, :84:18, :112:20]
    .W0_en   (write_valid & write_bits_eg < 8'h2),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:63:20, :79:23, :82:28, :83:19, :84:18, :106:22, :111:{25,39}]
    .W0_clk  (clock),
    .W0_data (write_bits_data),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:79:23, :82:28, :84:18]
    .W0_mask (write_bits_mask)	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:79:23, :82:28, :84:18]
  );
  assign io_read_0_req_ready = ~(ll_write_valid & io_read_0_req_bits_eg == ll_write_bits_eg);	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :60:26, :65:{23,40,60}]
  assign io_read_1_req_ready = ~(ll_write_valid & io_read_1_req_bits_eg == ll_write_bits_eg);	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :60:26, :65:{23,40,60}]
  assign io_read_2_req_ready = ~(ll_write_valid & io_read_2_req_bits_eg == ll_write_bits_eg);	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :60:26, :65:{23,40,60}]
  assign io_mask_read_0_req_ready = ~(ll_write_valid & io_mask_read_0_req_bits_eg == ll_write_bits_eg);	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :60:26, :72:{28,45,70}]
  assign io_ll_write_ready = ~io_write_valid | ~ll_write_valid;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :82:{11,28}, :90:25, :91:{18,35}]
endmodule

