Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 02:48:48 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                            Path #1                                                                                            |                                                                                            WorstPath from Dst                                                                                           |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                3.125 |                                                                                                                                                                                         3.125 |                                                                                                                                                                                                   3.125 |
| Path Delay                |                0.509 |                                                                                                                                                                                        17.523 |                                                                                                                                                                                                  16.587 |
| Logic Delay               | 0.096(19%)           | 3.894(23%)                                                                                                                                                                                    | 4.029(25%)                                                                                                                                                                                              |
| Net Delay                 | 0.413(81%)           | 13.629(77%)                                                                                                                                                                                   | 12.558(75%)                                                                                                                                                                                             |
| Clock Skew                |               -0.189 |                                                                                                                                                                                        -0.175 |                                                                                                                                                                                                  -0.120 |
| Slack                     |                2.418 |                                                                                                                                                                                       -14.581 |                                                                                                                                                                                                 -13.591 |
| Timing Exception          |                      |                                                                                                                                                                                               |                                                                                                                                                                                                         |
| Bounding Box Size         | 2% x 0%              | 11% x 6%                                                                                                                                                                                      | 9% x 5%                                                                                                                                                                                                 |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                        | (0, 0)                                                                                                                                                                                                  |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                           232 |                                                                                                                                                                                                     207 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                                       0 |
| Fixed Route               |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                                            |
| Logic Levels              |                    0 |                                                                                                                                                                                            36 |                                                                                                                                                                                                      38 |
| Routes                    |                    1 |                                                                                                                                                                                            36 |                                                                                                                                                                                                      38 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE LUT5 LUT5 LUT5 LUT5 LUT4 LUT4 LUT5 LUT6 LUT4 LUT5 LUT5 LUT3 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                                                     |
| End Point Clock           | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                                                     |
| DSP Block                 | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                                                    |
| BRAM                      | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                                                    |
| IO Crossings              |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                                       0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                                       0 |
| PBlocks                   |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                                       0 |
| High Fanout               |                    1 |                                                                                                                                                                                            49 |                                                                                                                                                                                                      16 |
| Dont Touch                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                                       0 |
| Mark Debug                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[197]/C    | muon_cand_12.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_3916/C                                                                                                                                                                             |
| End Point Pin             | muon_cand_12.pt[1]/D | sr_p.sr_1_15.roi_ret_3916/D                                                                                                                                                                   | sr_p.sr_2_15.roi_ret_518/D                                                                                                                                                                              |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                            Path #2                                                                                            |                                                                               WorstPath from Dst                                                                               |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                3.125 |                                                                                                                                                                                         3.125 |                                                                                                                                                                          3.125 |
| Path Delay                |                0.509 |                                                                                                                                                                                        17.633 |                                                                                                                                                                         16.197 |
| Logic Delay               | 0.096(19%)           | 4.188(24%)                                                                                                                                                                                    | 3.843(24%)                                                                                                                                                                     |
| Net Delay                 | 0.413(81%)           | 13.445(76%)                                                                                                                                                                                   | 12.354(76%)                                                                                                                                                                    |
| Clock Skew                |               -0.189 |                                                                                                                                                                                        -0.063 |                                                                                                                                                                         -0.305 |
| Slack                     |                2.418 |                                                                                                                                                                                       -14.579 |                                                                                                                                                                        -13.385 |
| Timing Exception          |                      |                                                                                                                                                                                               |                                                                                                                                                                                |
| Bounding Box Size         | 2% x 0%              | 13% x 7%                                                                                                                                                                                      | 12% x 5%                                                                                                                                                                       |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                        | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                           232 |                                                                                                                                                                            183 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Fixed Route               |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                    0 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Routes                    |                    1 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| End Point Clock           | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| DSP Block                 | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| BRAM                      | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| IO Crossings              |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| PBlocks                   |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| High Fanout               |                    1 |                                                                                                                                                                                            49 |                                                                                                                                                                             16 |
| Dont Touch                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Mark Debug                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[197]/C    | muon_cand_12.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_29152/C                                                                                                                                                   |
| End Point Pin             | muon_cand_12.pt[1]/D | sr_p.sr_1_15.roi_ret_29152/D                                                                                                                                                                  | sr_p.sr_2_15.sector_ret_346/D                                                                                                                                                  |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |                                                                           WorstPath to Src                                                                           |                                                                                                 Path #3                                                                                                 |            WorstPath from Dst           |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                                                                                                                                                                3.125 |                                                                                                                                                                                                   3.125 |                                   3.125 |
| Path Delay                |                                                                                                                                                               16.191 |                                                                                                                                                                                                  17.627 |                                   4.916 |
| Logic Delay               | 3.662(23%)                                                                                                                                                           | 3.994(23%)                                                                                                                                                                                              | 0.936(20%)                              |
| Net Delay                 | 12.529(77%)                                                                                                                                                          | 13.633(77%)                                                                                                                                                                                             | 3.980(80%)                              |
| Clock Skew                |                                                                                                                                                               -0.172 |                                                                                                                                                                                                  -0.061 |                                  -0.231 |
| Slack                     |                                                                                                                                                              -13.246 |                                                                                                                                                                                                 -14.571 |                                  -2.030 |
| Timing Exception          |                                                                                                                                                                      |                                                                                                                                                                                                         |                                         |
| Bounding Box Size         | 15% x 7%                                                                                                                                                             | 12% x 4%                                                                                                                                                                                                | 5% x 2%                                 |
| Clock Region Distance     | (0, 1)                                                                                                                                                               | (0, 0)                                                                                                                                                                                                  | (0, 1)                                  |
| Cumulative Fanout         |                                                                                                                                                                  226 |                                                                                                                                                                                                     227 |                                      22 |
| Fixed Loc                 |                                                                                                                                                                    0 |                                                                                                                                                                                                       0 |                                       0 |
| Fixed Route               |                                                                                                                                                                    0 |                                                                                                                                                                                                       0 |                                       0 |
| Hold Fix Detour           |                                                                                                                                                                    0 |                                                                                                                                                                                                       0 |                                       0 |
| Combined LUT Pairs        |                                                                                                                                                                    0 |                                                                                                                                                                                                       0 |                                       0 |
| Clock Relationship        | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                                                                                                            | Safely Timed                            |
| Logic Levels              |                                                                                                                                                                   31 |                                                                                                                                                                                                      38 |                                       6 |
| Routes                    |                                                                                                                                                                   31 |                                                                                                                                                                                                      38 |                                       6 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 FDRE | FDRE LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                  | clk                                                                                                                                                                                                     | clk                                     |
| End Point Clock           | clk                                                                                                                                                                  | clk                                                                                                                                                                                                     | clk                                     |
| DSP Block                 | None                                                                                                                                                                 | None                                                                                                                                                                                                    | None                                    |
| BRAM                      | None                                                                                                                                                                 | None                                                                                                                                                                                                    | None                                    |
| IO Crossings              |                                                                                                                                                                    0 |                                                                                                                                                                                                       0 |                                       6 |
| SLR Crossings             |                                                                                                                                                                    0 |                                                                                                                                                                                                       0 |                                       0 |
| PBlocks                   |                                                                                                                                                                    0 |                                                                                                                                                                                                       0 |                                       0 |
| High Fanout               |                                                                                                                                                                   49 |                                                                                                                                                                                                      17 |                                      16 |
| Dont Touch                |                                                                                                                                                                    0 |                                                                                                                                                                                                       0 |                                       0 |
| Mark Debug                |                                                                                                                                                                    0 |                                                                                                                                                                                                       0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                                                                                                                  | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                                                                                                                  | FDRE/D                                  |
| Start Point Pin           | muon_cand_12.pt[1]/C                                                                                                                                                 | sr_p.sr_1_7.pt_ret_245/C                                                                                                                                                                                | sr_p.sr_2_15.sector_ret_509/C           |
| End Point Pin             | sr_p.sr_1_7.pt_ret_245/D                                                                                                                                             | sr_p.sr_2_15.sector_ret_509/D                                                                                                                                                                           | sr_p.sr_1[248]/D                        |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                           WorstPath to Src                                                                           |                                                                                                    Path #4                                                                                                   |       WorstPath from Dst      |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                3.125 |                                                                                                                                                                                                        3.125 |                         3.125 |
| Path Delay                |                                                                                                                                                               16.191 |                                                                                                                                                                                                       17.503 |                         2.766 |
| Logic Delay               | 3.662(23%)                                                                                                                                                           | 3.917(23%)                                                                                                                                                                                                   | 0.570(21%)                    |
| Net Delay                 | 12.529(77%)                                                                                                                                                          | 13.586(77%)                                                                                                                                                                                                  | 2.196(79%)                    |
| Clock Skew                |                                                                                                                                                               -0.172 |                                                                                                                                                                                                       -0.184 |                        -0.073 |
| Slack                     |                                                                                                                                                              -13.246 |                                                                                                                                                                                                      -14.570 |                         0.277 |
| Timing Exception          |                                                                                                                                                                      |                                                                                                                                                                                                              |                               |
| Bounding Box Size         | 15% x 7%                                                                                                                                                             | 13% x 5%                                                                                                                                                                                                     | 7% x 0%                       |
| Clock Region Distance     | (0, 1)                                                                                                                                                               | (0, 1)                                                                                                                                                                                                       | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                  226 |                                                                                                                                                                                                          214 |                            19 |
| Fixed Loc                 |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| Fixed Route               |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                                                                                                                 | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                   31 |                                                                                                                                                                                                           39 |                             3 |
| Routes                    |                                                                                                                                                                   31 |                                                                                                                                                                                                           39 |                             3 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 FDRE | FDRE LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE      |
| Start Point Clock         | clk                                                                                                                                                                  | clk                                                                                                                                                                                                          | clk                           |
| End Point Clock           | clk                                                                                                                                                                  | clk                                                                                                                                                                                                          | clk                           |
| DSP Block                 | None                                                                                                                                                                 | None                                                                                                                                                                                                         | None                          |
| BRAM                      | None                                                                                                                                                                 | None                                                                                                                                                                                                         | None                          |
| IO Crossings              |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             3 |
| SLR Crossings             |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| PBlocks                   |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| High Fanout               |                                                                                                                                                                   49 |                                                                                                                                                                                                           16 |                            16 |
| Dont Touch                |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| Mark Debug                |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                                                                                                                       | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                                                                                                                       | FDRE/D                        |
| Start Point Pin           | muon_cand_12.pt[1]/C                                                                                                                                                 | sr_p.sr_1_7.pt_ret_245/C                                                                                                                                                                                     | sr_p.sr_2_15.sector_ret_346/C |
| End Point Pin             | sr_p.sr_1_7.pt_ret_245/D                                                                                                                                             | sr_p.sr_2_15.sector_ret_346/D                                                                                                                                                                                | sr_p.sr_1[242]/D              |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                            Path #5                                                                                            |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                3.125 |                                                                                                                                                                                         3.125 |                                                                                                                                                                                         3.125 |
| Path Delay                |                0.509 |                                                                                                                                                                                        17.573 |                                                                                                                                                                                        17.028 |
| Logic Delay               | 0.096(19%)           | 4.163(24%)                                                                                                                                                                                    | 3.794(23%)                                                                                                                                                                                    |
| Net Delay                 | 0.413(81%)           | 13.410(76%)                                                                                                                                                                                   | 13.234(77%)                                                                                                                                                                                   |
| Clock Skew                |               -0.189 |                                                                                                                                                                                        -0.114 |                                                                                                                                                                                        -0.132 |
| Slack                     |                2.418 |                                                                                                                                                                                       -14.570 |                                                                                                                                                                                       -14.043 |
| Timing Exception          |                      |                                                                                                                                                                                               |                                                                                                                                                                                               |
| Bounding Box Size         | 2% x 0%              | 13% x 7%                                                                                                                                                                                      | 12% x 4%                                                                                                                                                                                      |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                        | (0, 0)                                                                                                                                                                                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                           232 |                                                                                                                                                                                           214 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                    0 |                                                                                                                                                                                            36 |                                                                                                                                                                                            36 |
| Routes                    |                    1 |                                                                                                                                                                                            36 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT3 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                                           |
| End Point Clock           | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                                           |
| DSP Block                 | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                                          |
| BRAM                      | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                                          |
| IO Crossings              |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| High Fanout               |                    1 |                                                                                                                                                                                            49 |                                                                                                                                                                                            17 |
| Dont Touch                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[197]/C    | muon_cand_12.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_29813/C                                                                                                                                                                  |
| End Point Pin             | muon_cand_12.pt[1]/D | sr_p.sr_1_15.roi_ret_29813/D                                                                                                                                                                  | sr_p.sr_2_15.sector_ret_509/D                                                                                                                                                                 |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |                                                                                   WorstPath to Src                                                                                  |                                                                                          Path #6                                                                                         |         WorstPath from Dst         |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                                                                                                                                                                               3.125 |                                                                                                                                                                                    3.125 |                              3.125 |
| Path Delay                |                                                                                                                                                                              17.134 |                                                                                                                                                                                   17.692 |                              3.288 |
| Logic Delay               | 3.669(22%)                                                                                                                                                                          | 4.115(24%)                                                                                                                                                                               | 0.680(21%)                         |
| Net Delay                 | 13.465(78%)                                                                                                                                                                         | 13.577(76%)                                                                                                                                                                              | 2.608(79%)                         |
| Clock Skew                |                                                                                                                                                                              -0.179 |                                                                                                                                                                                    0.007 |                             -0.286 |
| Slack                     |                                                                                                                                                                             -14.196 |                                                                                                                                                                                  -14.568 |                             -0.457 |
| Timing Exception          |                                                                                                                                                                                     |                                                                                                                                                                                          |                                    |
| Bounding Box Size         | 12% x 7%                                                                                                                                                                            | 11% x 5%                                                                                                                                                                                 | 5% x 2%                            |
| Clock Region Distance     | (0, 1)                                                                                                                                                                              | (0, 0)                                                                                                                                                                                   | (0, 1)                             |
| Cumulative Fanout         |                                                                                                                                                                                 235 |                                                                                                                                                                                      214 |                                 21 |
| Fixed Loc                 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| Fixed Route               |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| Hold Fix Detour           |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                             | Safely Timed                       |
| Logic Levels              |                                                                                                                                                                                  34 |                                                                                                                                                                                       35 |                                  5 |
| Routes                    |                                                                                                                                                                                  35 |                                                                                                                                                                                       35 |                                  5 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      | clk                                |
| End Point Clock           | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      | clk                                |
| DSP Block                 | None                                                                                                                                                                                | None                                                                                                                                                                                     | None                               |
| BRAM                      | None                                                                                                                                                                                | None                                                                                                                                                                                     | None                               |
| IO Crossings              |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| SLR Crossings             |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| PBlocks                   |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| High Fanout               |                                                                                                                                                                                  49 |                                                                                                                                                                                       16 |                                 16 |
| Dont Touch                |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| Mark Debug                |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                   | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                   | FDRE/D                             |
| Start Point Pin           | muon_cand_12.pt[1]/C                                                                                                                                                                | sr_p.sr_1_9.sector_ret_93/C                                                                                                                                                              | sr_p.sr_2_15.pt_ret_367/C          |
| End Point Pin             | sr_p.sr_1_9.sector_ret_93/D                                                                                                                                                         | sr_p.sr_2_15.pt_ret_367/D                                                                                                                                                                | sr_p.sr_1[255]/D                   |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                           WorstPath to Src                                                                           |                                                                                                    Path #7                                                                                                   |       WorstPath from Dst      |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                3.125 |                                                                                                                                                                                                        3.125 |                         3.125 |
| Path Delay                |                                                                                                                                                               16.191 |                                                                                                                                                                                                       17.619 |                         3.690 |
| Logic Delay               | 3.662(23%)                                                                                                                                                           | 3.864(22%)                                                                                                                                                                                                   | 0.603(17%)                    |
| Net Delay                 | 12.529(77%)                                                                                                                                                          | 13.755(78%)                                                                                                                                                                                                  | 3.087(83%)                    |
| Clock Skew                |                                                                                                                                                               -0.172 |                                                                                                                                                                                                       -0.066 |                        -0.229 |
| Slack                     |                                                                                                                                                              -13.246 |                                                                                                                                                                                                      -14.568 |                        -0.802 |
| Timing Exception          |                                                                                                                                                                      |                                                                                                                                                                                                              |                               |
| Bounding Box Size         | 15% x 7%                                                                                                                                                             | 12% x 4%                                                                                                                                                                                                     | 7% x 2%                       |
| Clock Region Distance     | (0, 1)                                                                                                                                                               | (0, 0)                                                                                                                                                                                                       | (0, 1)                        |
| Cumulative Fanout         |                                                                                                                                                                  226 |                                                                                                                                                                                                          211 |                            20 |
| Fixed Loc                 |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| Fixed Route               |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                                                                                                                 | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                   31 |                                                                                                                                                                                                           39 |                             4 |
| Routes                    |                                                                                                                                                                   31 |                                                                                                                                                                                                           39 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 FDRE | FDRE LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                  | clk                                                                                                                                                                                                          | clk                           |
| End Point Clock           | clk                                                                                                                                                                  | clk                                                                                                                                                                                                          | clk                           |
| DSP Block                 | None                                                                                                                                                                 | None                                                                                                                                                                                                         | None                          |
| BRAM                      | None                                                                                                                                                                 | None                                                                                                                                                                                                         | None                          |
| IO Crossings              |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             3 |
| SLR Crossings             |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| PBlocks                   |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| High Fanout               |                                                                                                                                                                   49 |                                                                                                                                                                                                           16 |                            16 |
| Dont Touch                |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| Mark Debug                |                                                                                                                                                                    0 |                                                                                                                                                                                                            0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                                                                                                                       | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                                                                                                                       | FDRE/D                        |
| Start Point Pin           | muon_cand_12.pt[1]/C                                                                                                                                                 | sr_p.sr_1_7.pt_ret_245/C                                                                                                                                                                                     | sr_p.sr_2_15.roi_ret_620/C    |
| End Point Pin             | sr_p.sr_1_7.pt_ret_245/D                                                                                                                                             | sr_p.sr_2_15.roi_ret_620/D                                                                                                                                                                                   | sr_p.sr_1[250]/D              |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |                                                                           WorstPath to Src                                                                           |                                                                                            Path #8                                                                                            |     WorstPath from Dst     |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                                                                                                                                                                3.125 |                                                                                                                                                                                         3.125 |                      3.125 |
| Path Delay                |                                                                                                                                                               16.191 |                                                                                                                                                                                        17.514 |                      3.751 |
| Logic Delay               | 3.662(23%)                                                                                                                                                           | 4.517(26%)                                                                                                                                                                                    | 0.521(14%)                 |
| Net Delay                 | 12.529(77%)                                                                                                                                                          | 12.997(74%)                                                                                                                                                                                   | 3.230(86%)                 |
| Clock Skew                |                                                                                                                                                               -0.172 |                                                                                                                                                                                        -0.169 |                     -0.106 |
| Slack                     |                                                                                                                                                              -13.246 |                                                                                                                                                                                       -14.566 |                     -0.741 |
| Timing Exception          |                                                                                                                                                                      |                                                                                                                                                                                               |                            |
| Bounding Box Size         | 15% x 7%                                                                                                                                                             | 10% x 5%                                                                                                                                                                                      | 7% x 1%                    |
| Clock Region Distance     | (0, 1)                                                                                                                                                               | (0, 1)                                                                                                                                                                                        | (0, 0)                     |
| Cumulative Fanout         |                                                                                                                                                                  226 |                                                                                                                                                                                           218 |                         19 |
| Fixed Loc                 |                                                                                                                                                                    0 |                                                                                                                                                                                             0 |                          0 |
| Fixed Route               |                                                                                                                                                                    0 |                                                                                                                                                                                             0 |                          0 |
| Hold Fix Detour           |                                                                                                                                                                    0 |                                                                                                                                                                                             0 |                          0 |
| Combined LUT Pairs        |                                                                                                                                                                    0 |                                                                                                                                                                                             0 |                          0 |
| Clock Relationship        | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                                                                                                  | Safely Timed               |
| Logic Levels              |                                                                                                                                                                   31 |                                                                                                                                                                                            36 |                          3 |
| Routes                    |                                                                                                                                                                   31 |                                                                                                                                                                                            36 |                          3 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 FDRE | FDRE LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE   |
| Start Point Clock         | clk                                                                                                                                                                  | clk                                                                                                                                                                                           | clk                        |
| End Point Clock           | clk                                                                                                                                                                  | clk                                                                                                                                                                                           | clk                        |
| DSP Block                 | None                                                                                                                                                                 | None                                                                                                                                                                                          | None                       |
| BRAM                      | None                                                                                                                                                                 | None                                                                                                                                                                                          | None                       |
| IO Crossings              |                                                                                                                                                                    0 |                                                                                                                                                                                             0 |                          3 |
| SLR Crossings             |                                                                                                                                                                    0 |                                                                                                                                                                                             0 |                          0 |
| PBlocks                   |                                                                                                                                                                    0 |                                                                                                                                                                                             0 |                          0 |
| High Fanout               |                                                                                                                                                                   49 |                                                                                                                                                                                            16 |                         16 |
| Dont Touch                |                                                                                                                                                                    0 |                                                                                                                                                                                             0 |                          0 |
| Mark Debug                |                                                                                                                                                                    0 |                                                                                                                                                                                             0 |                          0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                                                                                                        | FDRE/C                     |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                                                                                                        | FDRE/D                     |
| Start Point Pin           | muon_cand_12.pt[1]/C                                                                                                                                                 | sr_p.sr_1_7.pt_ret_245/C                                                                                                                                                                      | sr_p.sr_2_15.roi_ret_517/C |
| End Point Pin             | sr_p.sr_1_7.pt_ret_245/D                                                                                                                                             | sr_p.sr_2_15.roi_ret_517/D                                                                                                                                                                    | sr_p.sr_1[242]/D           |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |                                                                                   WorstPath to Src                                                                                  |                                                                                          Path #9                                                                                         |         WorstPath from Dst         |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                                                                                                                                                                               3.125 |                                                                                                                                                                                    3.125 |                              3.125 |
| Path Delay                |                                                                                                                                                                              17.134 |                                                                                                                                                                                   17.686 |                              2.904 |
| Logic Delay               | 3.669(22%)                                                                                                                                                                          | 4.302(25%)                                                                                                                                                                               | 0.618(22%)                         |
| Net Delay                 | 13.465(78%)                                                                                                                                                                         | 13.384(75%)                                                                                                                                                                              | 2.286(78%)                         |
| Clock Skew                |                                                                                                                                                                              -0.179 |                                                                                                                                                                                    0.007 |                             -0.289 |
| Slack                     |                                                                                                                                                                             -14.196 |                                                                                                                                                                                  -14.562 |                             -0.076 |
| Timing Exception          |                                                                                                                                                                                     |                                                                                                                                                                                          |                                    |
| Bounding Box Size         | 12% x 7%                                                                                                                                                                            | 13% x 5%                                                                                                                                                                                 | 5% x 2%                            |
| Clock Region Distance     | (0, 1)                                                                                                                                                                              | (0, 0)                                                                                                                                                                                   | (0, 1)                             |
| Cumulative Fanout         |                                                                                                                                                                                 235 |                                                                                                                                                                                      215 |                                 21 |
| Fixed Loc                 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| Fixed Route               |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| Hold Fix Detour           |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                             | Safely Timed                       |
| Logic Levels              |                                                                                                                                                                                  34 |                                                                                                                                                                                       35 |                                  5 |
| Routes                    |                                                                                                                                                                                  35 |                                                                                                                                                                                       35 |                                  5 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      | clk                                |
| End Point Clock           | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      | clk                                |
| DSP Block                 | None                                                                                                                                                                                | None                                                                                                                                                                                     | None                               |
| BRAM                      | None                                                                                                                                                                                | None                                                                                                                                                                                     | None                               |
| IO Crossings              |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| SLR Crossings             |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| PBlocks                   |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| High Fanout               |                                                                                                                                                                                  49 |                                                                                                                                                                                       16 |                                 16 |
| Dont Touch                |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| Mark Debug                |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                   | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                   | FDRE/D                             |
| Start Point Pin           | muon_cand_12.pt[1]/C                                                                                                                                                                | sr_p.sr_1_9.sector_ret_93/C                                                                                                                                                              | sr_p.sr_2_15.sector_ret_454/C      |
| End Point Pin             | sr_p.sr_1_9.sector_ret_93/D                                                                                                                                                         | sr_p.sr_2_15.sector_ret_454/D                                                                                                                                                            | sr_p.sr_1[241]/D                   |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                              Path #10                                                                                              |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                3.125 |                                                                                                                                                                                              3.125 |                                                                                                                                                                               3.125 |
| Path Delay                |                0.509 |                                                                                                                                                                                             17.502 |                                                                                                                                                                              17.356 |
| Logic Delay               | 0.096(19%)           | 3.964(23%)                                                                                                                                                                                         | 4.013(24%)                                                                                                                                                                          |
| Net Delay                 | 0.413(81%)           | 13.538(77%)                                                                                                                                                                                        | 13.343(76%)                                                                                                                                                                         |
| Clock Skew                |               -0.189 |                                                                                                                                                                                             -0.176 |                                                                                                                                                                               0.003 |
| Slack                     |                2.418 |                                                                                                                                                                                            -14.561 |                                                                                                                                                                             -14.236 |
| Timing Exception          |                      |                                                                                                                                                                                                    |                                                                                                                                                                                     |
| Bounding Box Size         | 2% x 0%              | 12% x 7%                                                                                                                                                                                           | 11% x 5%                                                                                                                                                                            |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                             | (0, 0)                                                                                                                                                                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                231 |                                                                                                                                                                                 206 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                    0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                  34 |
| Routes                    |                    1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                | clk                                                                                                                                                                                 |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                | clk                                                                                                                                                                                 |
| DSP Block                 | None                 | None                                                                                                                                                                                               | None                                                                                                                                                                                |
| BRAM                      | None                 | None                                                                                                                                                                                               | None                                                                                                                                                                                |
| IO Crossings              |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| High Fanout               |                    1 |                                                                                                                                                                                                 49 |                                                                                                                                                                                  16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[197]/C    | muon_cand_12.pt[1]/C                                                                                                                                                                               | sr_p.sr_1_15.roi_ret_30961/C                                                                                                                                                        |
| End Point Pin             | muon_cand_12.pt[1]/D | sr_p.sr_1_15.roi_ret_30961/D                                                                                                                                                                       | sr_p.sr_2_15.pt_ret_367/D                                                                                                                                                           |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+-----+-----+-----+----+----+----+----+
| End Point Clock | Requirement | 29 | 30 | 31 |  32 |  33 |  34 |  35 | 36 | 37 | 38 | 39 |
+-----------------+-------------+----+----+----+-----+-----+-----+-----+----+----+----+----+
| clk             | 3.125ns     | 16 | 45 | 71 | 103 | 213 | 202 | 136 | 82 | 58 | 56 | 18 |
+-----------------+-------------+----+----+----+-----+-----+-----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                      | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                          wrapper | 0.72 |           3.52 |           39243 | 0(0.0%) | 312(1.4%) | 1141(5.0%) | 2455(10.7%) | 6156(26.8%) | 12871(56.1%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D002-freq320retfan16_rev_1 | 0.99 |           4.40 |           26235 | 0(0.0%) | 311(1.4%) | 1137(5.0%) | 2365(10.4%) | 6142(26.9%) | 12862(56.4%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                              shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                              shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |       103% | (CLEM_X91Y585,CLEM_X91Y585)     | wrapper(60%),muon_sorter_1(40%) |            0% |         4.125 | 100%         | 0%         |  75% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                4 |       120% | (CLEM_X80Y516,CLEM_X87Y531)     | muon_sorter_1(99%)              |            0% |       4.93125 | 92%          | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                5 |       125% | (CLEL_R_X74Y521,CLEL_R_X89Y552) | muon_sorter_1(95%)              |            0% |       4.70285 | 88%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |       114% | (CLEL_R_X77Y535,CLEL_R_X85Y550) | muon_sorter_1(98%)              |            0% |       5.10781 | 97%          | 0%         |   1% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                6 |           1.498% | (CLEM_X70Y475,CLEM_R_X101Y586)  | muon_sorter_1(74%),wrapper(25%) |            0% |       2.50864 | 47%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                1 |           0.015% | (CLEM_X91Y583,CLEM_X92Y587)     | muon_sorter_1(60%),wrapper(39%) |            0% |       4.63333 | 97%          | 0%         |  31% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                5 |           0.676% | (CLEM_X75Y495,CLEM_X90Y542)     | muon_sorter_1(95%)              |            0% |       4.25081 | 80%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           1.206% | (CLEM_X77Y475,CLEM_X92Y586)     | muon_sorter_1(84%),wrapper(15%) |            0% |       4.24335 | 80%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.864% | (CLEL_R_X72Y528,NULL_X559Y604)  | muon_sorter_1(68%),wrapper(31%) |            0% |       3.30117 | 62%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                3 |           0.131% | (CLEM_X76Y516,CLEM_X85Y531)     | muon_sorter_1(96%)              |            0% |       4.52482 | 85%          | 0%         |  13% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      | Long   |                4 |           0.348% | (CLEM_X80Y528,CLEM_X91Y559)     | muon_sorter_1(96%)              |            0% |       4.40484 | 83%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Short  |                6 |           1.648% | (CLEM_X64Y484,NULL_X559Y600)    | muon_sorter_1(76%),wrapper(23%) |            0% |        2.5268 | 47%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.340% | (CLEM_X80Y476,CLEM_X87Y499)     | muon_sorter_1(98%)              |            0% |       5.20139 | 97%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                5 |           1.277% | (CLEL_R_X74Y476,CLEL_R_X89Y587) | muon_sorter_1(83%),wrapper(16%) |            0% |       4.13179 | 77%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.524% | (CLEM_X70Y467,CLEM_R_X101Y594)  | muon_sorter_1(72%),wrapper(27%) |            0% |       2.36539 | 44%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        86% | (CLEM_X84Y568,CLEM_X87Y571)   | muon_sorter_1(59%),wrapper(40%) |            0% |       4.82813 | 91%          | 0%         |  30% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        85% | (CLEM_X84Y560,CLEM_X87Y563)   | muon_sorter_1(66%),wrapper(33%) |            0% |       4.92708 | 92%          | 0%         |  23% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        85% | (CLEM_X84Y556,CLEM_X87Y559)   | muon_sorter_1(95%)              |            0% |       5.26042 | 100%         | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        86% | (CLEM_X80Y552,CLEM_X83Y555)   | muon_sorter_1(94%)              |            0% |       4.83036 | 89%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        85% | (CLEM_X80Y548,CLEM_X83Y551)   | muon_sorter_1(100%)             |            0% |       5.00893 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        85% | (CLEM_X76Y524,CLEL_R_X79Y527) | muon_sorter_1(100%)             |            0% |       5.22917 | 97%          | 0%         |   2% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      |                2 |        85% | (CLEM_X80Y524,CLEM_X83Y527)   | muon_sorter_1(100%)             |            0% |       5.17411 | 98%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        86% | (CLEM_X84Y544,CLEM_X87Y547)   | muon_sorter_1(100%)             |            0% |       5.07813 | 97%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        85% | (CLEM_X84Y532,CLEM_X87Y535)   | muon_sorter_1(98%)              |            0% |       3.39732 | 64%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEL_R_X80Y532 | 501             | 381          | 76%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X80Y530 | 501             | 383          | 75%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X80Y531 | 501             | 382          | 75%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X80Y533 | 501             | 380          | 74%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X80Y529 | 501             | 384          | 74%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X81Y533   | 502             | 380          | 73%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X81Y530   | 502             | 383          | 73%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X81Y531   | 502             | 382          | 73%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X81Y532   | 502             | 381          | 73%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X81Y534   | 502             | 379          | 73%                  | muon_sorter_1(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEM_X84Y523   | 513             | 390          | 67%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X83Y524 | 512             | 389          | 67%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X83Y523 | 512             | 390          | 65%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X84Y524 | 515             | 389          | 65%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X83Y522 | 512             | 391          | 65%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X83Y523   | 510             | 390          | 65%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X84Y526   | 513             | 387          | 65%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X83Y524   | 510             | 389          | 64%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X84Y522   | 513             | 391          | 64%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X84Y524   | 513             | 389          | 64%                  | muon_sorter_1(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


