$date
	Sun Oct 23 04:49:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#808184
b10110 !
1"
#808186
b10110 &
b10110 %
1$
#808187
0"
#808190
b1011 &
b1011 %
#808194
b100010 &
b100010 %
#808198
b10001 &
b10001 %
#808202
b110100 &
b110100 %
#808206
b11010 &
b11010 %
#808210
b1101 &
b1101 %
#808214
b101000 &
b101000 %
#808218
b10100 &
b10100 %
#808222
b1010 &
b1010 %
#808226
b101 &
b101 %
#808230
b10000 &
b10000 %
#808234
b1000 &
b1000 %
#808238
b100 &
b100 %
#808242
b10 &
b10 %
#808246
b1 &
1#
b1 %
#808250
b0 &
b0 %
0#
0$
#1751889
b10100 !
1"
#1751890
b10100 &
b10100 %
1$
#1751891
0"
#1751894
b1010 &
b1010 %
#1751898
b101 &
b101 %
#1751902
b10000 &
b10000 %
#1751906
b1000 &
b1000 %
#1751910
b100 &
b100 %
#1751914
b10 &
b10 %
#1751918
b1 &
1#
b1 %
#1751922
b0 &
b0 %
0#
0$
#2782971
b10001 !
1"
#2782974
b10001 &
b10001 %
1$
#2782975
0"
#2782978
b110100 &
b110100 %
#2782982
b11010 &
b11010 %
#2782986
b1101 &
b1101 %
#2782990
b101000 &
b101000 %
#2782994
b10100 &
b10100 %
#2782998
b1010 &
b1010 %
#2783002
b101 &
b101 %
#2783006
b10000 &
b10000 %
#2783010
b1000 &
b1000 %
#2783014
b100 &
b100 %
#2783018
b10 &
b10 %
#2783022
b1 &
1#
b1 %
#2783026
b0 &
b0 %
0#
0$
#4500012
