

================================================================
== Vitis HLS Report for 'D_drain_IO_L3_out_serialize_x0'
================================================================
* Date:           Sun Sep 18 03:44:25 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.144 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6145|     6145|  20.481 us|  20.481 us|  6145|  6145|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L3_out_serialize_x0_loop_1   |     6144|     6144|         6|          -|          -|  1024|        no|
        | + D_drain_IO_L3_out_serialize_x0_loop_2  |        4|        4|         1|          -|          -|     4|        no|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       61|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       56|     -|
|Register             |        -|      -|      157|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      157|      117|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_102_p2     |         +|   0|  0|  10|           3|           1|
    |i_V_1_fu_90_p2          |         +|   0|  0|  18|          11|           1|
    |ap_block_state3         |       and|   0|  0|   2|           1|           1|
    |icmp_ln12251_fu_118_p2  |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln878_1_fu_108_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln878_fu_96_p2     |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  61|          32|          21|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                           |  20|          4|    1|          4|
    |ap_done                                             |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L3_out_serialize_x04_blk_n  |   9|          2|    1|          2|
    |i_V_reg_67                                          |   9|          2|   11|         22|
    |p_V_reg_79                                          |   9|          2|    3|          6|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               |  56|         12|   17|         36|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+-----+----+-----+-----------+
    |       Name      |  FF | LUT| Bits| Const Bits|
    +-----------------+-----+----+-----+-----------+
    |ap_CS_fsm        |    3|   0|    3|          0|
    |ap_done_reg      |    1|   0|    1|          0|
    |i_V_1_reg_144    |   11|   0|   11|          0|
    |i_V_reg_67       |   11|   0|   11|          0|
    |p_Repl2_s_fu_44  |  128|   0|  128|          0|
    |p_V_reg_79       |    3|   0|    3|          0|
    +-----------------+-----+----+-----+-----------+
    |Total            |  157|   0|  157|          0|
    +-----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                       RTL Ports                      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                                |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_rst                                                |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_start                                              |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_done                                               |  out|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_continue                                           |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_idle                                               |  out|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_ready                                              |  out|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|fifo_D_drain_D_drain_IO_L3_out_serialize_x04_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L3_out_serialize_x04|       pointer|
|fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L3_out_serialize_x04|       pointer|
|fifo_D_drain_D_drain_IO_L3_out_serialize_x04_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L3_out_serialize_x04|       pointer|
|D_address0                                            |  out|   12|   ap_memory|                                             D|         array|
|D_ce0                                                 |  out|    1|   ap_memory|                                             D|         array|
|D_we0                                                 |  out|    1|   ap_memory|                                             D|         array|
|D_d0                                                  |  out|  128|   ap_memory|                                             D|         array|
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

