{
	"title" : "Timing Analyzer||Fast 1100mV -40C Model||Fast 1100mV -40C Model Setup Summary",
	"data" : {
		"data" : [
			{
				"0" : "pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk",
				"1" : "3.762",
				"2" : "0.000"
			},
			{
				"0" : "FPGA_CLK3_50",
				"1" : "7.135",
				"2" : "0.000"
			},
			{
				"0" : "sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk",
				"1" : "7.160",
				"2" : "0.000"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "12.374",
				"2" : "0.000"
			},
			{
				"0" : "FPGA_CLK1_50",
				"1" : "12.500",
				"2" : "0.000"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "15.842",
				"2" : "0.000"
			},
			{
				"0" : "FPGA_CLK2_50",
				"1" : "16.183",
				"2" : "0.000"
			},
			{
				"0" : "spi_sck",
				"1" : "18.045",
				"2" : "0.000"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "44.779",
				"2" : "0.000"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "58.852",
				"2" : "0.000"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "130.331",
				"2" : "0.000"
			}
		]
	}
}