%TF.GenerationSoftware,KiCad,Pcbnew,7.0.10*%
%TF.CreationDate,2024-02-12T03:45:48-06:00*%
%TF.ProjectId,HUB75-FPGA-Card,48554237-352d-4465-9047-412d43617264,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L4,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 7.0.10) date 2024-02-12 03:45:48*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12RoundRect,0.250000X-0.600000X-0.600000X0.600000X-0.600000X0.600000X0.600000X-0.600000X0.600000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14RoundRect,0.250002X-1.699998X-1.699998X1.699998X-1.699998X1.699998X1.699998X-1.699998X1.699998X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15O,1.100000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16C,1.524000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17C,3.500000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD18C,0.800000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD19C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD20C,0.203200*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD21C,1.500000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD22C,0.200000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD23C,0.210820*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,JP1,1,A*%
%TO.N,Net-(JP1-A)*%
X131826000Y-105786000D03*
D11*
%TO.P,JP1,2,B*%
%TO.N,+3V3*%
X131826000Y-108326000D03*
%TD*%
D12*
%TO.P,J3,1,Pin_1*%
%TO.N,/Level Shifters/B3_out*%
X133985000Y-62230000D03*
D13*
%TO.P,J3,2,Pin_2*%
%TO.N,/Level Shifters/G3_out*%
X136525000Y-62230000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,/Level Shifters/R3_out*%
X133985000Y-64770000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,GND*%
X136525000Y-64770000D03*
%TO.P,J3,5,Pin_5*%
%TO.N,/Level Shifters/B4_out*%
X133985000Y-67310000D03*
%TO.P,J3,6,Pin_6*%
%TO.N,/Level Shifters/G4_out*%
X136525000Y-67310000D03*
%TO.P,J3,7,Pin_7*%
%TO.N,/Level Shifters/R4_out*%
X133985000Y-69850000D03*
%TO.P,J3,8,Pin_8*%
%TO.N,GND*%
X136525000Y-69850000D03*
%TO.P,J3,9,Pin_9*%
%TO.N,/Level Shifters/A_RCLK_out*%
X133985000Y-72390000D03*
%TO.P,J3,10,Pin_10*%
%TO.N,/Level Shifters/B_out*%
X136525000Y-72390000D03*
%TO.P,J3,11,Pin_11*%
%TO.N,/Level Shifters/C_RDAT_out*%
X133985000Y-74930000D03*
%TO.P,J3,12,Pin_12*%
%TO.N,/Level Shifters/D_out*%
X136525000Y-74930000D03*
%TO.P,J3,13,Pin_13*%
%TO.N,/Level Shifters/CLK_out*%
X133985000Y-77470000D03*
%TO.P,J3,14,Pin_14*%
%TO.N,/Level Shifters/LAT_out*%
X136525000Y-77470000D03*
%TO.P,J3,15,Pin_15*%
%TO.N,/Level Shifters/BLNK_out*%
X133985000Y-80010000D03*
%TO.P,J3,16,Pin_16*%
%TO.N,GND*%
X136525000Y-80010000D03*
%TD*%
D10*
%TO.P,J6,1,Pin_1*%
%TO.N,+5V*%
X104775000Y-50800000D03*
D11*
%TO.P,J6,2,Pin_2*%
%TO.N,/Level Shifters/LED1_out*%
X104775000Y-53340000D03*
%TO.P,J6,3,Pin_3*%
%TO.N,GND*%
X104775000Y-55880000D03*
%TD*%
D10*
%TO.P,J9,1,Pin_1*%
%TO.N,+5V*%
X123825000Y-50800000D03*
D11*
%TO.P,J9,2,Pin_2*%
%TO.N,/Level Shifters/LED4_out*%
X123825000Y-53340000D03*
%TO.P,J9,3,Pin_3*%
%TO.N,GND*%
X123825000Y-55880000D03*
%TD*%
D14*
%TO.P,J4,1,Pin_1*%
%TO.N,+5V*%
X98425000Y-51435000D03*
%TD*%
D10*
%TO.P,J13,1,Pin_1*%
%TO.N,+5V*%
X99187000Y-122052000D03*
D11*
%TO.P,J13,2,Pin_2*%
%TO.N,Net-(J13-Pin_2)*%
X99187000Y-119512000D03*
%TD*%
D14*
%TO.P,J5,1,Pin_1*%
%TO.N,GND*%
X130175000Y-51435000D03*
%TD*%
D10*
%TO.P,J8,1,Pin_1*%
%TO.N,+5V*%
X117475000Y-50815000D03*
D11*
%TO.P,J8,2,Pin_2*%
%TO.N,/Level Shifters/LED3_out*%
X117475000Y-53355000D03*
%TO.P,J8,3,Pin_3*%
%TO.N,GND*%
X117475000Y-55895000D03*
%TD*%
D10*
%TO.P,J7,1,Pin_1*%
%TO.N,+5V*%
X111125000Y-50815000D03*
D11*
%TO.P,J7,2,Pin_2*%
%TO.N,/Level Shifters/LED2_out*%
X111125000Y-53355000D03*
%TO.P,J7,3,Pin_3*%
%TO.N,GND*%
X111125000Y-55895000D03*
%TD*%
D15*
%TO.P,J10,S1,SHIELD*%
%TO.N,GND*%
X135988500Y-101282000D03*
X138848500Y-101282000D03*
X135988500Y-93282000D03*
X138848500Y-93282000D03*
%TD*%
D10*
%TO.P,J12,1,Pin_1*%
%TO.N,/MCU/GPIO0*%
X108458000Y-130556000D03*
D11*
%TO.P,J12,2,Pin_2*%
%TO.N,/MCU/GPIO1*%
X108458000Y-128016000D03*
%TO.P,J12,3,Pin_3*%
%TO.N,/MCU/GPIO2*%
X110998000Y-130556000D03*
%TO.P,J12,4,Pin_4*%
%TO.N,/MCU/GPIO3*%
X110998000Y-128016000D03*
%TO.P,J12,5,Pin_5*%
%TO.N,/MCU/GPIO4*%
X113538000Y-130556000D03*
%TO.P,J12,6,Pin_6*%
%TO.N,/MCU/GPIO5*%
X113538000Y-128016000D03*
%TO.P,J12,7,Pin_7*%
%TO.N,/MCU/GPIO26*%
X116078000Y-130556000D03*
%TO.P,J12,8,Pin_8*%
%TO.N,/MCU/GPIO27*%
X116078000Y-128016000D03*
%TO.P,J12,9,Pin_9*%
%TO.N,+3V3*%
X118618000Y-130556000D03*
%TO.P,J12,10,Pin_10*%
X118618000Y-128016000D03*
%TO.P,J12,11,Pin_11*%
%TO.N,GND*%
X121158000Y-130556000D03*
%TO.P,J12,12,Pin_12*%
X121158000Y-128016000D03*
%TD*%
D16*
%TO.P,J11,1,VBUS*%
%TO.N,+5V*%
X135805000Y-118435000D03*
%TO.P,J11,2,D-*%
%TO.N,/USB Hub/USB_EXT_D-*%
X135805000Y-115935000D03*
%TO.P,J11,3,D+*%
%TO.N,/USB Hub/USB_EXT_D+*%
X135805000Y-113935000D03*
%TO.P,J11,4,GND*%
%TO.N,GND*%
X135805000Y-111435000D03*
D17*
%TO.P,J11,5,Shield*%
X138515000Y-121505000D03*
X138515000Y-108365000D03*
%TD*%
D10*
%TO.P,J1,1,Pin_1*%
%TO.N,/FPGA/TDO*%
X89911000Y-99832000D03*
D11*
%TO.P,J1,2,Pin_2*%
%TO.N,+3V3*%
X92451000Y-99832000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,/FPGA/TCK*%
X89911000Y-102372000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,/FPGA/TDI*%
X92451000Y-102372000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,/FPGA/TMS*%
X89911000Y-104912000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,/FPGA/CRESET_N*%
X92451000Y-104912000D03*
%TO.P,J1,7,Pin_7*%
%TO.N,/FPGA/SS*%
X89911000Y-107452000D03*
%TO.P,J1,8,Pin_8*%
%TO.N,GND*%
X92451000Y-107452000D03*
%TD*%
D12*
%TO.P,J2,1,Pin_1*%
%TO.N,/Level Shifters/B1_out*%
X92075000Y-62230000D03*
D13*
%TO.P,J2,2,Pin_2*%
%TO.N,/Level Shifters/G1_out*%
X94615000Y-62230000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,/Level Shifters/R1_out*%
X92075000Y-64770000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,GND*%
X94615000Y-64770000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,/Level Shifters/B2_out*%
X92075000Y-67310000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,/Level Shifters/G2_out*%
X94615000Y-67310000D03*
%TO.P,J2,7,Pin_7*%
%TO.N,/Level Shifters/R2_out*%
X92075000Y-69850000D03*
%TO.P,J2,8,Pin_8*%
%TO.N,GND*%
X94615000Y-69850000D03*
%TO.P,J2,9,Pin_9*%
%TO.N,/Level Shifters/A_RCLK_out*%
X92075000Y-72390000D03*
%TO.P,J2,10,Pin_10*%
%TO.N,/Level Shifters/B_out*%
X94615000Y-72390000D03*
%TO.P,J2,11,Pin_11*%
%TO.N,/Level Shifters/C_RDAT_out*%
X92075000Y-74930000D03*
%TO.P,J2,12,Pin_12*%
%TO.N,/Level Shifters/D_out*%
X94615000Y-74930000D03*
%TO.P,J2,13,Pin_13*%
%TO.N,/Level Shifters/CLK_out*%
X92075000Y-77470000D03*
%TO.P,J2,14,Pin_14*%
%TO.N,/Level Shifters/LAT_out*%
X94615000Y-77470000D03*
%TO.P,J2,15,Pin_15*%
%TO.N,/Level Shifters/BLNK_out*%
X92075000Y-80010000D03*
%TO.P,J2,16,Pin_16*%
%TO.N,GND*%
X94615000Y-80010000D03*
%TD*%
D10*
%TO.P,J14,1,Pin_1*%
%TO.N,+5V*%
X103124000Y-122095500D03*
D11*
%TO.P,J14,2,Pin_2*%
%TO.N,Net-(J14-Pin_2)*%
X103124000Y-119555500D03*
%TD*%
D18*
%TO.N,Net-(U3B-GPIOL_69_CBSEL1)*%
X135382000Y-105155000D03*
X115062000Y-83566000D03*
%TO.N,Net-(JP1-A)*%
X116332000Y-83566000D03*
%TO.N,GND*%
X114681000Y-75819000D03*
%TO.N,+3V3*%
X125477398Y-105538398D03*
%TO.N,/FPGA/R3*%
X126818800Y-71510300D03*
%TO.N,/FPGA/B3*%
X126117200Y-70739000D03*
%TO.N,/FPGA/G3*%
X125394193Y-69871407D03*
%TO.N,/FPGA/R3*%
X119428000Y-80454000D03*
%TO.N,/FPGA/B3*%
X118872000Y-79375000D03*
%TO.N,/FPGA/G3*%
X118872000Y-78116600D03*
%TO.N,GND*%
X114554000Y-111190000D03*
X131191000Y-82931000D03*
X102616000Y-92456000D03*
X107950000Y-68326000D03*
X105664000Y-108585000D03*
X122936000Y-97536000D03*
X98552000Y-63500000D03*
X120650000Y-72263000D03*
X132128750Y-94996000D03*
X122133400Y-60960000D03*
X108577734Y-115389400D03*
X129032000Y-124206000D03*
X108839000Y-124411000D03*
X125476000Y-94234000D03*
X132715000Y-113157000D03*
X101727000Y-108585000D03*
X110112351Y-94287898D03*
X108458000Y-70612000D03*
X126746000Y-99060000D03*
X126365000Y-119126000D03*
X128778000Y-93218000D03*
X99060000Y-91948000D03*
X114173000Y-109093000D03*
X118110000Y-68605000D03*
X101854000Y-81533994D03*
X119481638Y-113015320D03*
X117602000Y-75565000D03*
X90551000Y-122809000D03*
X118491000Y-70866000D03*
X112679144Y-94137144D03*
X122555000Y-106045000D03*
X90932000Y-91694000D03*
X109902000Y-88138000D03*
X97536000Y-104140000D03*
X131826000Y-118066000D03*
X110276299Y-103759000D03*
X111699600Y-70231000D03*
X97409000Y-94193600D03*
X105029000Y-100457000D03*
X127000000Y-79756000D03*
X106934000Y-122047000D03*
X106637500Y-75141500D03*
X111252000Y-119761000D03*
X113284000Y-117729000D03*
X121920000Y-102870000D03*
D19*
X131699000Y-101219000D03*
D18*
X108204000Y-63119000D03*
X99884452Y-97088358D03*
X90551000Y-114808000D03*
X94742000Y-99568000D03*
X130273978Y-120789157D03*
X124079000Y-112522000D03*
D19*
X124841000Y-104902000D03*
D18*
X103124000Y-77470000D03*
X115570000Y-94742000D03*
X119220934Y-83058000D03*
X121285000Y-115951000D03*
X109728000Y-75946000D03*
X92583000Y-123952000D03*
X92583000Y-115951000D03*
X114962422Y-88292423D03*
X111252000Y-117729000D03*
X112014000Y-60960000D03*
X113284000Y-119761000D03*
X104140000Y-102997000D03*
X129667000Y-66548000D03*
X118351080Y-62768147D03*
X115824000Y-126238000D03*
X97790000Y-116332000D03*
X101727000Y-116332000D03*
D19*
%TO.N,+5V*%
X137418500Y-98679000D03*
D18*
X118745000Y-61849000D03*
D19*
X136021500Y-99187000D03*
X137418500Y-95885000D03*
D18*
X126873000Y-112649000D03*
D19*
X138053500Y-95377000D03*
D18*
X96774000Y-69342000D03*
D19*
X138053500Y-99187000D03*
X136783500Y-99187000D03*
X135259500Y-95377000D03*
X131861750Y-99441000D03*
D18*
X121539000Y-113919000D03*
X131445000Y-86106000D03*
D19*
X138815500Y-99187000D03*
X139577500Y-95377000D03*
D18*
X126746000Y-105664000D03*
D19*
X138815500Y-95377000D03*
X136021500Y-95377000D03*
D18*
X108712000Y-62230000D03*
X98568222Y-62246222D03*
X122555000Y-118110000D03*
D19*
X139577500Y-99187000D03*
X135259500Y-99187000D03*
X136783500Y-95377000D03*
D18*
X131445000Y-84582000D03*
%TO.N,/FPGA/CLK_12MHZ*%
X111760000Y-123317000D03*
X97409000Y-97282000D03*
X111058400Y-81594400D03*
%TO.N,+3V3*%
X117983000Y-119634000D03*
X118491000Y-102870000D03*
X117856000Y-105537000D03*
X103665200Y-72225467D03*
X116078000Y-114492000D03*
X100076000Y-78486000D03*
X110490000Y-77216000D03*
X98044000Y-106934000D03*
X113538000Y-87630000D03*
X106934000Y-121046997D03*
X120396000Y-78116600D03*
X112649000Y-123825000D03*
X118618000Y-75692000D03*
X98171000Y-86233000D03*
X106934000Y-93218000D03*
X103632000Y-89916000D03*
X129540000Y-79502000D03*
X94107000Y-125222000D03*
X116078000Y-111252000D03*
X101346000Y-97282000D03*
X125984000Y-90932000D03*
X108722116Y-71624628D03*
X105918000Y-113919000D03*
X128270000Y-90932000D03*
X128143000Y-86868000D03*
X94107000Y-117221000D03*
%TO.N,/FPGA/TCK*%
X109026400Y-80904494D03*
%TO.N,+1V2*%
X117856000Y-87884000D03*
X120396000Y-76200000D03*
X116501600Y-71653184D03*
X118618000Y-81534000D03*
X111252000Y-87630000D03*
X113030000Y-82042000D03*
X99060000Y-76200000D03*
X113030000Y-76962000D03*
%TO.N,/Level Shifters/BLNK_out*%
X117475000Y-66929000D03*
%TO.N,/Level Shifters/LAT_out*%
X116586000Y-66421000D03*
%TO.N,/Level Shifters/CLK_out*%
X115697000Y-65913000D03*
%TO.N,/FPGA/SS*%
X108204000Y-78486000D03*
X103892718Y-88142931D03*
%TO.N,/FPGA/TMS*%
X109474000Y-82997600D03*
%TO.N,/FPGA/TDI*%
X108966000Y-83950000D03*
%TO.N,/FPGA/TDO*%
X108649709Y-79923923D03*
%TO.N,/FPGA/CRESET_N*%
X108446710Y-86542700D03*
D19*
%TO.N,/USB Hub/RAW_D-*%
X137037500Y-96647000D03*
X137672500Y-97917000D03*
D18*
%TO.N,/MCU/SCL1*%
X96647000Y-123952000D03*
X92710000Y-118618000D03*
%TO.N,/MCU/5VSW_1*%
X100076000Y-113411000D03*
X106822992Y-119268992D03*
%TO.N,/MCU/5VSW_2*%
X104013000Y-113411000D03*
X106062418Y-120174390D03*
D19*
%TO.N,Net-(J10-CC2)*%
X133985000Y-95123000D03*
X140208000Y-96520000D03*
D18*
%TO.N,Net-(U10-VDD)*%
X109220000Y-101727000D03*
X129667000Y-118872000D03*
%TO.N,Net-(U9-MICIN)*%
X128651000Y-118872000D03*
X108712000Y-100711000D03*
%TO.N,Net-(U3B-GPIOL_08_CDI0)*%
X108511720Y-85490705D03*
X94072346Y-95959222D03*
%TO.N,Net-(U3B-GPIOL_09_CDI1)*%
X104140000Y-77470000D03*
X111680000Y-84582000D03*
%TO.N,Net-(U3C-GPIOR_149_CBUS2)*%
X126111000Y-75438000D03*
X120627334Y-83567741D03*
%TO.N,Net-(U3C-GPIOR_150_CBUS1)*%
X120592300Y-84836000D03*
X127508000Y-72390000D03*
%TO.N,Net-(U3C-GPIOR_151_CBUS0)*%
X126131146Y-76835849D03*
X123450097Y-84108636D03*
%TO.N,Net-(U3C-GPIOR_158_TEST_N)*%
X123444000Y-87122000D03*
X126111000Y-78232000D03*
%TO.N,Net-(U7-CS)*%
X98425000Y-96647000D03*
D19*
X118745000Y-99187000D03*
%TO.N,Net-(U7-CLK)*%
X119593577Y-98546492D03*
D18*
X99314000Y-95885000D03*
%TO.N,/MCU/GPIO0*%
X105918000Y-115316000D03*
%TO.N,/MCU/GPIO1*%
X105918000Y-116332000D03*
%TO.N,/MCU/GPIO2*%
X105029000Y-116840000D03*
%TO.N,/MCU/GPIO3*%
X104521000Y-117729000D03*
%TO.N,/MCU/GPIO4*%
X105333766Y-118477747D03*
%TO.N,/MCU/GPIO5*%
X105221000Y-119634000D03*
%TO.N,/MCU/GPIO26*%
X116967000Y-118999000D03*
%TO.N,/MCU/GPIO27*%
X117983000Y-118237000D03*
%TO.N,/Level Shifters/A_RCLK_out*%
X112141000Y-63881000D03*
%TO.N,/Level Shifters/B_out*%
X113030000Y-64389000D03*
%TO.N,/Level Shifters/C_RDAT_out*%
X113925989Y-64897000D03*
%TO.N,/Level Shifters/D_out*%
X114808000Y-65405000D03*
%TD*%
D20*
%TO.N,Net-(JP1-A)*%
X124333000Y-98293000D02*
X131826000Y-105786000D01*
X116332000Y-83566000D02*
X124333000Y-91567000D01*
X124333000Y-91567000D02*
X124333000Y-98293000D01*
%TO.N,Net-(U3B-GPIOL_69_CBSEL1)*%
X115316000Y-83566000D02*
X115062000Y-83566000D01*
X123748800Y-91998800D02*
X115316000Y-83566000D01*
X123748800Y-98602800D02*
X123748800Y-91998800D01*
X128981200Y-105486200D02*
X128981200Y-103835200D01*
X128981200Y-103835200D02*
X123748800Y-98602800D01*
X133096000Y-107061000D02*
X130556000Y-107061000D01*
X135382000Y-105155000D02*
X135002000Y-105155000D01*
X130556000Y-107061000D02*
X128981200Y-105486200D01*
X135002000Y-105155000D02*
X133096000Y-107061000D01*
D21*
%TO.N,+1V2*%
X102484811Y-76200000D02*
X99060000Y-76200000D01*
X104893311Y-73791500D02*
X102484811Y-76200000D01*
X113030000Y-76962000D02*
X109859500Y-73791500D01*
X113030000Y-76962000D02*
X113030000Y-82042000D01*
X113030000Y-74422000D02*
X115798816Y-71653184D01*
X113030000Y-76962000D02*
X113030000Y-74422000D01*
X109859500Y-73791500D02*
X104893311Y-73791500D01*
X115798816Y-71653184D02*
X116501600Y-71653184D01*
D20*
%TO.N,/FPGA/G3*%
X120636949Y-77343000D02*
X125394193Y-72585756D01*
X119645600Y-77343000D02*
X120636949Y-77343000D01*
X125394193Y-72585756D02*
X125394193Y-69871407D01*
X118872000Y-78116600D02*
X119645600Y-77343000D01*
%TO.N,/FPGA/R3*%
X126746000Y-71583100D02*
X126818800Y-71510300D01*
X126746000Y-72771000D02*
X126746000Y-71583100D01*
X123698000Y-75819000D02*
X126746000Y-72771000D01*
X123698000Y-77470000D02*
X123698000Y-75819000D01*
X120714000Y-80454000D02*
X123698000Y-77470000D01*
X119428000Y-80454000D02*
X120714000Y-80454000D01*
%TO.N,/FPGA/B3*%
X126117200Y-72637800D02*
X126117200Y-70739000D01*
X122555000Y-76200000D02*
X126117200Y-72637800D01*
X122555000Y-77597000D02*
X122555000Y-76200000D01*
X120777000Y-79375000D02*
X122555000Y-77597000D01*
X118872000Y-79375000D02*
X120777000Y-79375000D01*
D21*
%TO.N,+1V2*%
X120396000Y-75547584D02*
X116501600Y-71653184D01*
X120396000Y-76200000D02*
X120396000Y-75547584D01*
D20*
%TO.N,Net-(U3C-GPIOR_150_CBUS1)*%
X124749000Y-78070000D02*
X119922534Y-82896466D01*
X124749000Y-76758809D02*
X124749000Y-78070000D01*
X125222000Y-75184000D02*
X125222000Y-76285808D01*
X119922534Y-82896466D02*
X119922534Y-84166234D01*
X119922534Y-84166234D02*
X120592300Y-84836000D01*
X127508000Y-72898000D02*
X125222000Y-75184000D01*
X127508000Y-72390000D02*
X127508000Y-72898000D01*
X125222000Y-76285808D02*
X124749000Y-76758809D01*
%TO.N,Net-(U3C-GPIOR_149_CBUS2)*%
X120627334Y-82781718D02*
X120627334Y-83567741D01*
X125079200Y-76895582D02*
X125079200Y-78329852D01*
X126111000Y-75863782D02*
X125079200Y-76895582D01*
X126111000Y-75438000D02*
X126111000Y-75863782D01*
X125079200Y-78329852D02*
X120627334Y-82781718D01*
%TO.N,Net-(U3C-GPIOR_151_CBUS0)*%
X123875800Y-80000227D02*
X123875800Y-83682933D01*
X125409400Y-78466626D02*
X123875800Y-80000227D01*
X125409400Y-77557595D02*
X125409400Y-78466626D01*
X123875800Y-83682933D02*
X123450097Y-84108636D01*
X126131146Y-76835849D02*
X125409400Y-77557595D01*
%TO.N,/Level Shifters/C_RDAT_out*%
X124774400Y-64703400D02*
X131953000Y-71882000D01*
X114119589Y-64703400D02*
X124774400Y-64703400D01*
X133350000Y-74930000D02*
X133985000Y-74930000D01*
X113925989Y-64897000D02*
X114119589Y-64703400D01*
X131953000Y-71882000D02*
X131953000Y-73533000D01*
X131953000Y-73533000D02*
X133350000Y-74930000D01*
%TO.N,/Level Shifters/BLNK_out*%
X132715000Y-80010000D02*
X133985000Y-80010000D01*
X129921000Y-77216000D02*
X132715000Y-80010000D01*
X129921000Y-73406000D02*
X129921000Y-77216000D01*
X123444000Y-66929000D02*
X129921000Y-73406000D01*
X117475000Y-66929000D02*
X123444000Y-66929000D01*
%TO.N,/Level Shifters/LAT_out*%
X135255000Y-78740000D02*
X136525000Y-77470000D01*
X116779600Y-66227400D02*
X123631400Y-66227400D01*
X130556000Y-73152000D02*
X130556000Y-76708000D01*
X130556000Y-76708000D02*
X132588000Y-78740000D01*
X116586000Y-66421000D02*
X116779600Y-66227400D01*
X123631400Y-66227400D02*
X130556000Y-73152000D01*
X132588000Y-78740000D02*
X135255000Y-78740000D01*
%TO.N,/Level Shifters/CLK_out*%
X132461000Y-77470000D02*
X133985000Y-77470000D01*
X131064000Y-76073000D02*
X132461000Y-77470000D01*
X131064000Y-72771000D02*
X131064000Y-76073000D01*
X115890600Y-65719400D02*
X124012400Y-65719400D01*
X124012400Y-65719400D02*
X131064000Y-72771000D01*
X115697000Y-65913000D02*
X115890600Y-65719400D01*
%TO.N,/Level Shifters/D_out*%
X132842000Y-76200000D02*
X135255000Y-76200000D01*
X131572000Y-72390000D02*
X131572000Y-74930000D01*
X135255000Y-76200000D02*
X136525000Y-74930000D01*
X115001600Y-65211400D02*
X124393400Y-65211400D01*
X124393400Y-65211400D02*
X131572000Y-72390000D01*
X131572000Y-74930000D02*
X132842000Y-76200000D01*
X114808000Y-65405000D02*
X115001600Y-65211400D01*
%TO.N,/Level Shifters/B_out*%
X135255000Y-73660000D02*
X136525000Y-72390000D01*
X132461000Y-72898000D02*
X133223000Y-73660000D01*
X132461000Y-71501000D02*
X132461000Y-72898000D01*
X125095000Y-64135000D02*
X132461000Y-71501000D01*
X133223000Y-73660000D02*
X135255000Y-73660000D01*
X113284000Y-64135000D02*
X125095000Y-64135000D01*
X113030000Y-64389000D02*
X113284000Y-64135000D01*
%TO.N,/Level Shifters/A_RCLK_out*%
X133985000Y-72009000D02*
X133985000Y-72390000D01*
X125603000Y-63627000D02*
X133985000Y-72009000D01*
X112395000Y-63627000D02*
X125603000Y-63627000D01*
X112141000Y-63881000D02*
X112395000Y-63627000D01*
%TO.N,/FPGA/CLK_12MHZ*%
X100076000Y-93599000D02*
X103124000Y-93599000D01*
X110978400Y-85744600D02*
X110978400Y-81674400D01*
X97409000Y-97282000D02*
X97409000Y-96266000D01*
D22*
X111760000Y-123317000D02*
X110490000Y-122047000D01*
X97409000Y-102362000D02*
X97409000Y-97282000D01*
X110490000Y-115443000D02*
X97409000Y-102362000D01*
X110490000Y-122047000D02*
X110490000Y-115443000D01*
D20*
X103124000Y-93599000D02*
X110978400Y-85744600D01*
X110978400Y-81674400D02*
X111058400Y-81594400D01*
X97409000Y-96266000D02*
X100076000Y-93599000D01*
%TO.N,/FPGA/TCK*%
X104117125Y-83080875D02*
X91299400Y-95898600D01*
X104208675Y-83080875D02*
X104117125Y-83080875D01*
X91299400Y-100983600D02*
X89911000Y-102372000D01*
X106252480Y-80904494D02*
X104813089Y-82343885D01*
X109026400Y-80904494D02*
X106252480Y-80904494D01*
X104813089Y-82476462D02*
X104208675Y-83080875D01*
X104813089Y-82343885D02*
X104813089Y-82476462D01*
X91299400Y-95898600D02*
X91299400Y-100983600D01*
D21*
%TO.N,+1V2*%
X113030000Y-82042000D02*
X113030000Y-85344000D01*
X111252000Y-87630000D02*
X111252000Y-88138000D01*
X113030000Y-85344000D02*
X111252000Y-87122000D01*
X118110000Y-82042000D02*
X118618000Y-81534000D01*
X111252000Y-88138000D02*
X113030000Y-89916000D01*
X113030000Y-89916000D02*
X115824000Y-89916000D01*
X111252000Y-87122000D02*
X111252000Y-87630000D01*
X115824000Y-89916000D02*
X117856000Y-87884000D01*
X113030000Y-82042000D02*
X118110000Y-82042000D01*
D20*
%TO.N,/Level Shifters/BLNK_out*%
X117221000Y-67183000D02*
X105537000Y-67183000D01*
X93345000Y-78740000D02*
X92075000Y-80010000D01*
X94973609Y-78740000D02*
X93345000Y-78740000D01*
X117475000Y-66929000D02*
X117221000Y-67183000D01*
X105537000Y-67183000D02*
X98044000Y-74676000D01*
X98044000Y-75669609D02*
X94973609Y-78740000D01*
X98044000Y-74676000D02*
X98044000Y-75669609D01*
%TO.N,/Level Shifters/LAT_out*%
X116586000Y-66421000D02*
X116332000Y-66675000D01*
X95123000Y-77470000D02*
X94615000Y-77470000D01*
X116332000Y-66675000D02*
X105156000Y-66675000D01*
X105156000Y-66675000D02*
X97536000Y-74295000D01*
X94615000Y-77470000D02*
X95250000Y-77470000D01*
X97536000Y-75057000D02*
X95123000Y-77470000D01*
X97536000Y-74295000D02*
X97536000Y-75057000D01*
%TO.N,/Level Shifters/CLK_out*%
X96901000Y-74676000D02*
X95377000Y-76200000D01*
X96901000Y-74041000D02*
X96901000Y-74676000D01*
X115443000Y-66167000D02*
X104775000Y-66167000D01*
X93345000Y-76200000D02*
X92075000Y-77470000D01*
X115697000Y-65913000D02*
X115443000Y-66167000D01*
X95377000Y-76200000D02*
X93345000Y-76200000D01*
X104775000Y-66167000D02*
X96901000Y-74041000D01*
%TO.N,/FPGA/SS*%
X103892718Y-88142931D02*
X107851129Y-88142931D01*
X92691209Y-106300400D02*
X91062600Y-106300400D01*
X95504000Y-95019787D02*
X95504000Y-98870813D01*
X93602600Y-105389009D02*
X92691209Y-106300400D01*
X91062600Y-106300400D02*
X89911000Y-107452000D01*
X97499387Y-93024400D02*
X95504000Y-95019787D01*
X95773800Y-102603800D02*
X93602600Y-104775000D01*
X108712000Y-78486000D02*
X108204000Y-78486000D01*
X107851129Y-88142931D02*
X110236000Y-85758060D01*
X110236000Y-80010000D02*
X108712000Y-78486000D01*
X103892718Y-88142931D02*
X99011249Y-93024400D01*
X99011249Y-93024400D02*
X97499387Y-93024400D01*
X93602600Y-104775000D02*
X93602600Y-105389009D01*
X95773800Y-99140614D02*
X95773800Y-102603800D01*
X95504000Y-98870813D02*
X95773800Y-99140614D01*
X110236000Y-85758060D02*
X110236000Y-80010000D01*
%TO.N,/FPGA/TMS*%
X105564566Y-82903434D02*
X92964000Y-95504000D01*
X93135626Y-101220400D02*
X91973991Y-101220400D01*
X93602600Y-97666600D02*
X93602600Y-100753426D01*
X91973991Y-101220400D02*
X91062600Y-102131791D01*
X92964000Y-97028000D02*
X93602600Y-97666600D01*
X92964000Y-95504000D02*
X92964000Y-97028000D01*
X93602600Y-100753426D02*
X93135626Y-101220400D01*
X109379834Y-82903434D02*
X105564566Y-82903434D01*
X109474000Y-82997600D02*
X109379834Y-82903434D01*
X91062600Y-102131791D02*
X91062600Y-103760400D01*
X91062600Y-103760400D02*
X89911000Y-104912000D01*
%TO.N,/FPGA/TDI*%
X108843505Y-83827505D02*
X105107469Y-83827505D01*
X93932800Y-100890199D02*
X92451000Y-102372000D01*
X93294200Y-95640774D02*
X93294200Y-96891226D01*
X93294200Y-96891226D02*
X93932800Y-97529826D01*
X105107469Y-83827505D02*
X93294200Y-95640774D01*
X108966000Y-83950000D02*
X108843505Y-83827505D01*
X93932800Y-97529826D02*
X93932800Y-100890199D01*
%TO.N,/FPGA/TDO*%
X108649709Y-79923923D02*
X106766077Y-79923923D01*
X104482889Y-82207111D02*
X104482889Y-82339688D01*
X104482889Y-82339688D02*
X104071902Y-82750675D01*
X103431325Y-82750675D02*
X89911000Y-96271000D01*
X104071902Y-82750675D02*
X103431325Y-82750675D01*
X89911000Y-96271000D02*
X89911000Y-99832000D01*
X106766077Y-79923923D02*
X104482889Y-82207111D01*
%TO.N,/FPGA/CRESET_N*%
X94996000Y-98829787D02*
X94996000Y-94996000D01*
X92451000Y-104912000D02*
X95443600Y-101919400D01*
X94996000Y-94996000D02*
X103449300Y-86542700D01*
X95443600Y-101919400D02*
X95443600Y-99277387D01*
X103449300Y-86542700D02*
X108446710Y-86542700D01*
X95443600Y-99277387D02*
X94996000Y-98829787D01*
D23*
%TO.N,/USB Hub/RAW_D-*%
X137037500Y-96647000D02*
X137418500Y-97028000D01*
X137418500Y-97028000D02*
X137418500Y-97663000D01*
X137418500Y-97663000D02*
X137672500Y-97917000D01*
D22*
%TO.N,/MCU/SCL1*%
X96647000Y-123952000D02*
X96647000Y-122555000D01*
X96647000Y-122555000D02*
X92710000Y-118618000D01*
%TO.N,/MCU/5VSW_1*%
X106822992Y-119268992D02*
X107823000Y-118268984D01*
X107823000Y-113919000D02*
X106172000Y-112268000D01*
X106172000Y-112268000D02*
X101219000Y-112268000D01*
X101219000Y-112268000D02*
X100076000Y-113411000D01*
X107823000Y-118268984D02*
X107823000Y-113919000D01*
%TO.N,/MCU/5VSW_2*%
X107061000Y-117602000D02*
X107061000Y-114072050D01*
X106207950Y-113219000D02*
X104205000Y-113219000D01*
X104205000Y-113219000D02*
X104013000Y-113411000D01*
X107061000Y-114072050D02*
X106207950Y-113219000D01*
X106011984Y-118651016D02*
X107061000Y-117602000D01*
X106011984Y-120123956D02*
X106011984Y-118651016D01*
X106062418Y-120174390D02*
X106011984Y-120123956D01*
D20*
%TO.N,Net-(J10-CC2)*%
X134493000Y-94615000D02*
X133985000Y-95123000D01*
X140208000Y-96520000D02*
X140208000Y-95123000D01*
X139700000Y-94615000D02*
X134493000Y-94615000D01*
X140208000Y-95123000D02*
X139700000Y-94615000D01*
%TO.N,Net-(U10-VDD)*%
X129667000Y-118872000D02*
X128965400Y-119573600D01*
X128360387Y-119573600D02*
X127889000Y-119102213D01*
X127889000Y-119102213D02*
X127889000Y-105410000D01*
X128965400Y-119573600D02*
X128360387Y-119573600D01*
X127889000Y-105410000D02*
X124206000Y-101727000D01*
X124206000Y-101727000D02*
X109220000Y-101727000D01*
%TO.N,Net-(U9-MICIN)*%
X128651000Y-118872000D02*
X128651000Y-104775000D01*
X128651000Y-104775000D02*
X126111000Y-102235000D01*
X126111000Y-102235000D02*
X124587000Y-100711000D01*
X124587000Y-100711000D02*
X108712000Y-100711000D01*
%TO.N,Net-(U3B-GPIOL_08_CDI0)*%
X94072346Y-95411654D02*
X103993295Y-85490705D01*
X94072346Y-95959222D02*
X94072346Y-95411654D01*
X103993295Y-85490705D02*
X108511720Y-85490705D01*
%TO.N,Net-(U3B-GPIOL_09_CDI1)*%
X109093000Y-77470000D02*
X104140000Y-77470000D01*
X111760000Y-84502000D02*
X111760000Y-80137000D01*
X111760000Y-80137000D02*
X109093000Y-77470000D01*
X111680000Y-84582000D02*
X111760000Y-84502000D01*
%TO.N,Net-(U3C-GPIOR_158_TEST_N)*%
X126111000Y-78232000D02*
X124206000Y-80137000D01*
X124206000Y-80137000D02*
X124206000Y-86360000D01*
X124206000Y-86360000D02*
X123444000Y-87122000D01*
%TO.N,Net-(U7-CS)*%
X118618000Y-99314000D02*
X99101026Y-99314000D01*
X118745000Y-99187000D02*
X118618000Y-99314000D01*
X98425000Y-98637974D02*
X98425000Y-96647000D01*
X99101026Y-99314000D02*
X98425000Y-98637974D01*
%TO.N,Net-(U7-CLK)*%
X119593577Y-98546492D02*
X119588069Y-98552000D01*
X99182852Y-98016065D02*
X99182852Y-96016148D01*
X99718787Y-98552000D02*
X99182852Y-98016065D01*
X119588069Y-98552000D02*
X99718787Y-98552000D01*
X99182852Y-96016148D02*
X99314000Y-95885000D01*
D22*
%TO.N,/MCU/GPIO0*%
X103759000Y-115316000D02*
X100711000Y-118364000D01*
X106807000Y-130556000D02*
X108458000Y-130556000D01*
X100711000Y-118364000D02*
X100711000Y-124460000D01*
X100711000Y-124460000D02*
X106807000Y-130556000D01*
X105918000Y-115316000D02*
X103759000Y-115316000D01*
%TO.N,/MCU/GPIO1*%
X101092000Y-118618000D02*
X101092000Y-124079000D01*
X105918000Y-116332000D02*
X105726000Y-116140000D01*
X101092000Y-124079000D02*
X105029000Y-128016000D01*
X105726000Y-116140000D02*
X103570000Y-116140000D01*
X105029000Y-128016000D02*
X108458000Y-128016000D01*
X103570000Y-116140000D02*
X101092000Y-118618000D01*
%TO.N,/MCU/GPIO2*%
X101473000Y-118745000D02*
X101473000Y-123698000D01*
X108814346Y-126746000D02*
X109848000Y-127779654D01*
X105029000Y-116840000D02*
X103378000Y-116840000D01*
X101473000Y-123698000D02*
X104521000Y-126746000D01*
X109848000Y-129406000D02*
X110998000Y-130556000D01*
X109848000Y-127779654D02*
X109848000Y-129406000D01*
X104521000Y-126746000D02*
X108814346Y-126746000D01*
X103378000Y-116840000D02*
X101473000Y-118745000D01*
%TO.N,/MCU/GPIO3*%
X101854000Y-123235552D02*
X104983448Y-126365000D01*
X101854000Y-119199154D02*
X101854000Y-123235552D01*
X109347000Y-126365000D02*
X110998000Y-128016000D01*
X103324154Y-117729000D02*
X101854000Y-119199154D01*
X104521000Y-117729000D02*
X103324154Y-117729000D01*
X104983448Y-126365000D02*
X109347000Y-126365000D01*
%TO.N,/MCU/GPIO4*%
X112268000Y-129286000D02*
X113538000Y-130556000D01*
X112268000Y-127659654D02*
X112268000Y-129286000D01*
X104521000Y-123825000D02*
X106680000Y-125984000D01*
X110592346Y-125984000D02*
X112268000Y-127659654D01*
X106680000Y-125984000D02*
X110592346Y-125984000D01*
X104521000Y-119290513D02*
X104521000Y-123825000D01*
X105333766Y-118477747D02*
X104521000Y-119290513D01*
%TO.N,/MCU/GPIO5*%
X104902000Y-123444000D02*
X107061000Y-125603000D01*
X105221000Y-119634000D02*
X104902000Y-119953000D01*
X104902000Y-119953000D02*
X104902000Y-123444000D01*
X107061000Y-125603000D02*
X111125000Y-125603000D01*
X111125000Y-125603000D02*
X113538000Y-128016000D01*
%TO.N,/MCU/GPIO26*%
X114928000Y-121038000D02*
X114928000Y-129406000D01*
X116967000Y-118999000D02*
X114928000Y-121038000D01*
X114928000Y-129406000D02*
X116078000Y-130556000D01*
%TO.N,/MCU/GPIO27*%
X117983000Y-118237000D02*
X118683000Y-118937000D01*
X118683000Y-125411000D02*
X116078000Y-128016000D01*
X118683000Y-118937000D02*
X118683000Y-125411000D01*
D20*
%TO.N,/Level Shifters/A_RCLK_out*%
X93345000Y-71120000D02*
X92075000Y-72390000D01*
X103505000Y-63881000D02*
X96266000Y-71120000D01*
X96266000Y-71120000D02*
X93345000Y-71120000D01*
X112141000Y-63881000D02*
X103505000Y-63881000D01*
%TO.N,/Level Shifters/B_out*%
X95885000Y-72390000D02*
X94615000Y-72390000D01*
X112836400Y-64582600D02*
X103692400Y-64582600D01*
X113030000Y-64389000D02*
X112836400Y-64582600D01*
X103692400Y-64582600D02*
X95885000Y-72390000D01*
%TO.N,/Level Shifters/C_RDAT_out*%
X113925989Y-64897000D02*
X113732389Y-65090600D01*
X113732389Y-65090600D02*
X104200400Y-65090600D01*
X104200400Y-65090600D02*
X95631000Y-73660000D01*
X95631000Y-73660000D02*
X93345000Y-73660000D01*
X93345000Y-73660000D02*
X92075000Y-74930000D01*
%TO.N,/Level Shifters/D_out*%
X95250000Y-74930000D02*
X94615000Y-74930000D01*
X104521000Y-65659000D02*
X95250000Y-74930000D01*
X114808000Y-65405000D02*
X114554000Y-65659000D01*
X114554000Y-65659000D02*
X104521000Y-65659000D01*
%TD*%
M02*
