0.6
2016.4
Jan 23 2017
19:19:20
/media/atishya/New_Volume1/books_and_papers/Iit/2nd_year/2nd_sem/COl216/Labs/ArchitectureAssignments/Lab4And5/Processor_4/Processor_4.sim/sim_1/synth/timing/mainBus_time_synth.v,1524888229,verilog,,,,ALU;BRAM;BRAM_blk_mem_gen_0_0;BRAM_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;BRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width;BRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0;BRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;BRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0;BRAM_blk_mem_gen_0_0_blk_mem_gen_top;BRAM_blk_mem_gen_0_0_blk_mem_gen_v8_3_5;BRAM_blk_mem_gen_0_0_blk_mem_gen_v8_3_5_synth;BRAM_wrapper;Display;MainController;MainDataPath;MainProcessor;MasterController;MasterInterfaceProc;MemoryModule;OpcodeGen;RegisterFile;SlaveInterfaceLed;SlaveInterfaceMemory;SlaveInterfaceSSD;SlaveInterfaceSwitch;StateController;glbl;mainBus;multiplier,,,,,,,,
