L1_ROM.v,verilog,xil_defaultlib,../../../../GRU.gen/sources_1/ip/L1_ROM/sim/L1_ROM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
