$date
	Fri May 31 20:54:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module TESTER $end
$var wire 1 ! gate $end
$var reg 1 " Switch $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$upscope $end
$scope module UUT $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 3 ' nextState [2:0] $end
$var reg 3 ( state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
z&
z%
0$
1#
x"
z!
$end
#1
0#
#2
1$
1#
#3
0#
