{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 03:23:56 2017 " "Info: Processing started: Fri Jun 09 03:23:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off action2 -c action2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off action2 -c action2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "baud:bd\|bclk " "Info: Detected ripple clock \"baud:bd\|bclk\" as buffer" {  } { { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud:bd\|bclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register transfer:tran\|txd_done register cnt\[31\] 85.52 MHz 11.693 ns Internal " "Info: Clock \"clk\" has Internal fmax of 85.52 MHz between source register \"transfer:tran\|txd_done\" and destination register \"cnt\[31\]\" (period= 11.693 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.570 ns + Longest register register " "Info: + Longest register to register delay is 5.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transfer:tran\|txd_done 1 REG LCFF_X53_Y23_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y23_N5; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.596 ns) 2.079 ns cnt\[0\]~65 2 COMB LCCOMB_X60_Y23_N0 2 " "Info: 2: + IC(1.483 ns) + CELL(0.596 ns) = 2.079 ns; Loc. = LCCOMB_X60_Y23_N0; Fanout = 2; COMB Node = 'cnt\[0\]~65'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { transfer:tran|txd_done cnt[0]~65 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.165 ns cnt\[1\]~67 3 COMB LCCOMB_X60_Y23_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.165 ns; Loc. = LCCOMB_X60_Y23_N2; Fanout = 2; COMB Node = 'cnt\[1\]~67'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[0]~65 cnt[1]~67 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.251 ns cnt\[2\]~69 4 COMB LCCOMB_X60_Y23_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.251 ns; Loc. = LCCOMB_X60_Y23_N4; Fanout = 2; COMB Node = 'cnt\[2\]~69'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[1]~67 cnt[2]~69 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.337 ns cnt\[3\]~71 5 COMB LCCOMB_X60_Y23_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.337 ns; Loc. = LCCOMB_X60_Y23_N6; Fanout = 2; COMB Node = 'cnt\[3\]~71'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[2]~69 cnt[3]~71 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.423 ns cnt\[4\]~73 6 COMB LCCOMB_X60_Y23_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.423 ns; Loc. = LCCOMB_X60_Y23_N8; Fanout = 2; COMB Node = 'cnt\[4\]~73'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[3]~71 cnt[4]~73 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.509 ns cnt\[5\]~75 7 COMB LCCOMB_X60_Y23_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.509 ns; Loc. = LCCOMB_X60_Y23_N10; Fanout = 2; COMB Node = 'cnt\[5\]~75'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[4]~73 cnt[5]~75 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.595 ns cnt\[6\]~77 8 COMB LCCOMB_X60_Y23_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.595 ns; Loc. = LCCOMB_X60_Y23_N12; Fanout = 2; COMB Node = 'cnt\[6\]~77'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[5]~75 cnt[6]~77 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.785 ns cnt\[7\]~79 9 COMB LCCOMB_X60_Y23_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.785 ns; Loc. = LCCOMB_X60_Y23_N14; Fanout = 2; COMB Node = 'cnt\[7\]~79'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[6]~77 cnt[7]~79 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.871 ns cnt\[8\]~81 10 COMB LCCOMB_X60_Y23_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.871 ns; Loc. = LCCOMB_X60_Y23_N16; Fanout = 2; COMB Node = 'cnt\[8\]~81'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[7]~79 cnt[8]~81 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.957 ns cnt\[9\]~83 11 COMB LCCOMB_X60_Y23_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.957 ns; Loc. = LCCOMB_X60_Y23_N18; Fanout = 2; COMB Node = 'cnt\[9\]~83'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[8]~81 cnt[9]~83 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.043 ns cnt\[10\]~85 12 COMB LCCOMB_X60_Y23_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.043 ns; Loc. = LCCOMB_X60_Y23_N20; Fanout = 2; COMB Node = 'cnt\[10\]~85'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[9]~83 cnt[10]~85 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.129 ns cnt\[11\]~87 13 COMB LCCOMB_X60_Y23_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.129 ns; Loc. = LCCOMB_X60_Y23_N22; Fanout = 2; COMB Node = 'cnt\[11\]~87'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[10]~85 cnt[11]~87 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.215 ns cnt\[12\]~89 14 COMB LCCOMB_X60_Y23_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.215 ns; Loc. = LCCOMB_X60_Y23_N24; Fanout = 2; COMB Node = 'cnt\[12\]~89'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[11]~87 cnt[12]~89 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.301 ns cnt\[13\]~91 15 COMB LCCOMB_X60_Y23_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.301 ns; Loc. = LCCOMB_X60_Y23_N26; Fanout = 2; COMB Node = 'cnt\[13\]~91'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[12]~89 cnt[13]~91 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.387 ns cnt\[14\]~93 16 COMB LCCOMB_X60_Y23_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.387 ns; Loc. = LCCOMB_X60_Y23_N28; Fanout = 2; COMB Node = 'cnt\[14\]~93'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[13]~91 cnt[14]~93 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.562 ns cnt\[15\]~95 17 COMB LCCOMB_X60_Y23_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 3.562 ns; Loc. = LCCOMB_X60_Y23_N30; Fanout = 2; COMB Node = 'cnt\[15\]~95'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { cnt[14]~93 cnt[15]~95 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.648 ns cnt\[16\]~97 18 COMB LCCOMB_X60_Y22_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.648 ns; Loc. = LCCOMB_X60_Y22_N0; Fanout = 2; COMB Node = 'cnt\[16\]~97'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[15]~95 cnt[16]~97 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.734 ns cnt\[17\]~99 19 COMB LCCOMB_X60_Y22_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.734 ns; Loc. = LCCOMB_X60_Y22_N2; Fanout = 2; COMB Node = 'cnt\[17\]~99'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[16]~97 cnt[17]~99 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.820 ns cnt\[18\]~101 20 COMB LCCOMB_X60_Y22_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.820 ns; Loc. = LCCOMB_X60_Y22_N4; Fanout = 2; COMB Node = 'cnt\[18\]~101'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[17]~99 cnt[18]~101 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.906 ns cnt\[19\]~103 21 COMB LCCOMB_X60_Y22_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.906 ns; Loc. = LCCOMB_X60_Y22_N6; Fanout = 2; COMB Node = 'cnt\[19\]~103'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[18]~101 cnt[19]~103 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.992 ns cnt\[20\]~105 22 COMB LCCOMB_X60_Y22_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.992 ns; Loc. = LCCOMB_X60_Y22_N8; Fanout = 2; COMB Node = 'cnt\[20\]~105'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[19]~103 cnt[20]~105 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.078 ns cnt\[21\]~107 23 COMB LCCOMB_X60_Y22_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 4.078 ns; Loc. = LCCOMB_X60_Y22_N10; Fanout = 2; COMB Node = 'cnt\[21\]~107'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[20]~105 cnt[21]~107 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.164 ns cnt\[22\]~109 24 COMB LCCOMB_X60_Y22_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 4.164 ns; Loc. = LCCOMB_X60_Y22_N12; Fanout = 2; COMB Node = 'cnt\[22\]~109'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[21]~107 cnt[22]~109 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.354 ns cnt\[23\]~111 25 COMB LCCOMB_X60_Y22_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 4.354 ns; Loc. = LCCOMB_X60_Y22_N14; Fanout = 2; COMB Node = 'cnt\[23\]~111'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[22]~109 cnt[23]~111 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.440 ns cnt\[24\]~113 26 COMB LCCOMB_X60_Y22_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.440 ns; Loc. = LCCOMB_X60_Y22_N16; Fanout = 2; COMB Node = 'cnt\[24\]~113'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[23]~111 cnt[24]~113 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.526 ns cnt\[25\]~115 27 COMB LCCOMB_X60_Y22_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.526 ns; Loc. = LCCOMB_X60_Y22_N18; Fanout = 2; COMB Node = 'cnt\[25\]~115'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[24]~113 cnt[25]~115 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.612 ns cnt\[26\]~117 28 COMB LCCOMB_X60_Y22_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.612 ns; Loc. = LCCOMB_X60_Y22_N20; Fanout = 2; COMB Node = 'cnt\[26\]~117'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[25]~115 cnt[26]~117 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.698 ns cnt\[27\]~119 29 COMB LCCOMB_X60_Y22_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.698 ns; Loc. = LCCOMB_X60_Y22_N22; Fanout = 2; COMB Node = 'cnt\[27\]~119'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[26]~117 cnt[27]~119 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.784 ns cnt\[28\]~121 30 COMB LCCOMB_X60_Y22_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.784 ns; Loc. = LCCOMB_X60_Y22_N24; Fanout = 2; COMB Node = 'cnt\[28\]~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[27]~119 cnt[28]~121 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.870 ns cnt\[29\]~123 31 COMB LCCOMB_X60_Y22_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.870 ns; Loc. = LCCOMB_X60_Y22_N26; Fanout = 2; COMB Node = 'cnt\[29\]~123'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[28]~121 cnt[29]~123 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.956 ns cnt\[30\]~125 32 COMB LCCOMB_X60_Y22_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.956 ns; Loc. = LCCOMB_X60_Y22_N28; Fanout = 1; COMB Node = 'cnt\[30\]~125'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[29]~123 cnt[30]~125 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.462 ns cnt\[31\]~126 33 COMB LCCOMB_X60_Y22_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 5.462 ns; Loc. = LCCOMB_X60_Y22_N30; Fanout = 1; COMB Node = 'cnt\[31\]~126'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt[30]~125 cnt[31]~126 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.570 ns cnt\[31\] 34 REG LCFF_X60_Y22_N31 8 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 5.570 ns; Loc. = LCFF_X60_Y22_N31; Fanout = 8; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt[31]~126 cnt[31] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 73.38 % ) " "Info: Total cell delay = 4.087 ns ( 73.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.483 ns ( 26.62 % ) " "Info: Total interconnect delay = 1.483 ns ( 26.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { transfer:tran|txd_done cnt[0]~65 cnt[1]~67 cnt[2]~69 cnt[3]~71 cnt[4]~73 cnt[5]~75 cnt[6]~77 cnt[7]~79 cnt[8]~81 cnt[9]~83 cnt[10]~85 cnt[11]~87 cnt[12]~89 cnt[13]~91 cnt[14]~93 cnt[15]~95 cnt[16]~97 cnt[17]~99 cnt[18]~101 cnt[19]~103 cnt[20]~105 cnt[21]~107 cnt[22]~109 cnt[23]~111 cnt[24]~113 cnt[25]~115 cnt[26]~117 cnt[27]~119 cnt[28]~121 cnt[29]~123 cnt[30]~125 cnt[31]~126 cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { transfer:tran|txd_done {} cnt[0]~65 {} cnt[1]~67 {} cnt[2]~69 {} cnt[3]~71 {} cnt[4]~73 {} cnt[5]~75 {} cnt[6]~77 {} cnt[7]~79 {} cnt[8]~81 {} cnt[9]~83 {} cnt[10]~85 {} cnt[11]~87 {} cnt[12]~89 {} cnt[13]~91 {} cnt[14]~93 {} cnt[15]~95 {} cnt[16]~97 {} cnt[17]~99 {} cnt[18]~101 {} cnt[19]~103 {} cnt[20]~105 {} cnt[21]~107 {} cnt[22]~109 {} cnt[23]~111 {} cnt[24]~113 {} cnt[25]~115 {} cnt[26]~117 {} cnt[27]~119 {} cnt[28]~121 {} cnt[29]~123 {} cnt[30]~125 {} cnt[31]~126 {} cnt[31] {} } { 0.000ns 1.483ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.859 ns - Smallest " "Info: - Smallest clock skew is -5.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.352 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.666 ns) 3.352 ns cnt\[31\] 3 REG LCFF_X60_Y22_N31 8 " "Info: 3: + IC(1.451 ns) + CELL(0.666 ns) = 3.352 ns; Loc. = LCFF_X60_Y22_N31; Fanout = 8; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { clk~clkctrl cnt[31] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.68 % ) " "Info: Total cell delay = 1.766 ns ( 52.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.586 ns ( 47.32 % ) " "Info: Total interconnect delay = 1.586 ns ( 47.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.352 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.451ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.211 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.970 ns) 4.216 ns baud:bd\|bclk 2 REG LCFF_X41_Y28_N13 1 " "Info: 2: + IC(2.146 ns) + CELL(0.970 ns) = 4.216 ns; Loc. = LCFF_X41_Y28_N13; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.894 ns) + CELL(0.000 ns) 7.110 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G0 84 " "Info: 3: + IC(2.894 ns) + CELL(0.000 ns) = 7.110 ns; Loc. = CLKCTRL_G0; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.666 ns) 9.211 ns transfer:tran\|txd_done 4 REG LCFF_X53_Y23_N5 8 " "Info: 4: + IC(1.435 ns) + CELL(0.666 ns) = 9.211 ns; Loc. = LCFF_X53_Y23_N5; Fanout = 8; REG Node = 'transfer:tran\|txd_done'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 29.70 % ) " "Info: Total cell delay = 2.736 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.475 ns ( 70.30 % ) " "Info: Total interconnect delay = 6.475 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.352 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.451ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { transfer:tran|txd_done cnt[0]~65 cnt[1]~67 cnt[2]~69 cnt[3]~71 cnt[4]~73 cnt[5]~75 cnt[6]~77 cnt[7]~79 cnt[8]~81 cnt[9]~83 cnt[10]~85 cnt[11]~87 cnt[12]~89 cnt[13]~91 cnt[14]~93 cnt[15]~95 cnt[16]~97 cnt[17]~99 cnt[18]~101 cnt[19]~103 cnt[20]~105 cnt[21]~107 cnt[22]~109 cnt[23]~111 cnt[24]~113 cnt[25]~115 cnt[26]~117 cnt[27]~119 cnt[28]~121 cnt[29]~123 cnt[30]~125 cnt[31]~126 cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { transfer:tran|txd_done {} cnt[0]~65 {} cnt[1]~67 {} cnt[2]~69 {} cnt[3]~71 {} cnt[4]~73 {} cnt[5]~75 {} cnt[6]~77 {} cnt[7]~79 {} cnt[8]~81 {} cnt[9]~83 {} cnt[10]~85 {} cnt[11]~87 {} cnt[12]~89 {} cnt[13]~91 {} cnt[14]~93 {} cnt[15]~95 {} cnt[16]~97 {} cnt[17]~99 {} cnt[18]~101 {} cnt[19]~103 {} cnt[20]~105 {} cnt[21]~107 {} cnt[22]~109 {} cnt[23]~111 {} cnt[24]~113 {} cnt[25]~115 {} cnt[26]~117 {} cnt[27]~119 {} cnt[28]~121 {} cnt[29]~123 {} cnt[30]~125 {} cnt[31]~126 {} cnt[31] {} } { 0.000ns 1.483ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.352 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.135ns 1.451ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txd_done } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txd_done {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 47 " "Warning: Circuit may not operate. Detected 47 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cmd transfer:tran\|state.x_idle clk 4.795 ns " "Info: Found hold time violation between source  pin or register \"cmd\" and destination pin or register \"transfer:tran\|state.x_idle\" for clock \"clk\" (Hold time is 4.795 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.879 ns + Largest " "Info: + Largest clock skew is 5.879 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.211 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.970 ns) 4.216 ns baud:bd\|bclk 2 REG LCFF_X41_Y28_N13 1 " "Info: 2: + IC(2.146 ns) + CELL(0.970 ns) = 4.216 ns; Loc. = LCFF_X41_Y28_N13; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.894 ns) + CELL(0.000 ns) 7.110 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G0 84 " "Info: 3: + IC(2.894 ns) + CELL(0.000 ns) = 7.110 ns; Loc. = CLKCTRL_G0; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.666 ns) 9.211 ns transfer:tran\|state.x_idle 4 REG LCFF_X53_Y23_N27 5 " "Info: 4: + IC(1.435 ns) + CELL(0.666 ns) = 9.211 ns; Loc. = LCFF_X53_Y23_N27; Fanout = 5; REG Node = 'transfer:tran\|state.x_idle'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { baud:bd|bclk~clkctrl transfer:tran|state.x_idle } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 29.70 % ) " "Info: Total cell delay = 2.736 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.475 ns ( 70.30 % ) " "Info: Total interconnect delay = 6.475 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_idle {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.332 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.666 ns) 3.332 ns cmd 3 REG LCFF_X52_Y23_N9 6 " "Info: 3: + IC(1.431 ns) + CELL(0.666 ns) = 3.332 ns; Loc. = LCFF_X52_Y23_N9; Fanout = 6; REG Node = 'cmd'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { clk~clkctrl cmd } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.00 % ) " "Info: Total cell delay = 1.766 ns ( 53.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 47.00 % ) " "Info: Total interconnect delay = 1.566 ns ( 47.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.431ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_idle {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.431ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.086 ns - Shortest register register " "Info: - Shortest register to register delay is 1.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cmd 1 REG LCFF_X52_Y23_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y23_N9; Fanout = 6; REG Node = 'cmd'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.206 ns) 0.978 ns transfer:tran\|Selector9~0 2 COMB LCCOMB_X53_Y23_N26 1 " "Info: 2: + IC(0.772 ns) + CELL(0.206 ns) = 0.978 ns; Loc. = LCCOMB_X53_Y23_N26; Fanout = 1; COMB Node = 'transfer:tran\|Selector9~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { cmd transfer:tran|Selector9~0 } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.086 ns transfer:tran\|state.x_idle 3 REG LCFF_X53_Y23_N27 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.086 ns; Loc. = LCFF_X53_Y23_N27; Fanout = 5; REG Node = 'transfer:tran\|state.x_idle'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { transfer:tran|Selector9~0 transfer:tran|state.x_idle } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 28.91 % ) " "Info: Total cell delay = 0.314 ns ( 28.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.772 ns ( 71.09 % ) " "Info: Total interconnect delay = 0.772 ns ( 71.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { cmd transfer:tran|Selector9~0 transfer:tran|state.x_idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.086 ns" { cmd {} transfer:tran|Selector9~0 {} transfer:tran|state.x_idle {} } { 0.000ns 0.772ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|state.x_idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|state.x_idle {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { clk clk~clkctrl cmd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { clk {} clk~combout {} clk~clkctrl {} cmd {} } { 0.000ns 0.000ns 0.135ns 1.431ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { cmd transfer:tran|Selector9~0 transfer:tran|state.x_idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.086 ns" { cmd {} transfer:tran|Selector9~0 {} transfer:tran|state.x_idle {} } { 0.000ns 0.772ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "buf3\[0\] reset clk 9.414 ns register " "Info: tsu for register \"buf3\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is 9.414 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.808 ns + Longest pin register " "Info: + Longest pin to register delay is 12.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AE5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE5; Fanout = 7; PIN Node = 'reset'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.656 ns) + CELL(0.589 ns) 10.189 ns buf2\[1\]~50 2 COMB LCCOMB_X53_Y19_N20 7 " "Info: 2: + IC(8.656 ns) + CELL(0.589 ns) = 10.189 ns; Loc. = LCCOMB_X53_Y19_N20; Fanout = 7; COMB Node = 'buf2\[1\]~50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.245 ns" { reset buf2[1]~50 } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.764 ns) + CELL(0.855 ns) 12.808 ns buf3\[0\] 3 REG LCFF_X59_Y23_N9 1 " "Info: 3: + IC(1.764 ns) + CELL(0.855 ns) = 12.808 ns; Loc. = LCFF_X59_Y23_N9; Fanout = 1; REG Node = 'buf3\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { buf2[1]~50 buf3[0] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 18.64 % ) " "Info: Total cell delay = 2.388 ns ( 18.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.420 ns ( 81.36 % ) " "Info: Total interconnect delay = 10.420 ns ( 81.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.808 ns" { reset buf2[1]~50 buf3[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.808 ns" { reset {} reset~combout {} buf2[1]~50 {} buf3[0] {} } { 0.000ns 0.000ns 8.656ns 1.764ns } { 0.000ns 0.944ns 0.589ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.354 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.666 ns) 3.354 ns buf3\[0\] 3 REG LCFF_X59_Y23_N9 1 " "Info: 3: + IC(1.453 ns) + CELL(0.666 ns) = 3.354 ns; Loc. = LCFF_X59_Y23_N9; Fanout = 1; REG Node = 'buf3\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { clk~clkctrl buf3[0] } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.65 % ) " "Info: Total cell delay = 1.766 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.588 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { clk clk~clkctrl buf3[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { clk {} clk~combout {} clk~clkctrl {} buf3[0] {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.808 ns" { reset buf2[1]~50 buf3[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.808 ns" { reset {} reset~combout {} buf2[1]~50 {} buf3[0] {} } { 0.000ns 0.000ns 8.656ns 1.764ns } { 0.000ns 0.944ns 0.589ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { clk clk~clkctrl buf3[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { clk {} clk~combout {} clk~clkctrl {} buf3[0] {} } { 0.000ns 0.000ns 0.135ns 1.453ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk txd transfer:tran\|txds 17.382 ns register " "Info: tco from clock \"clk\" to destination pin \"txd\" through register \"transfer:tran\|txds\" is 17.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.211 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.970 ns) 4.216 ns baud:bd\|bclk 2 REG LCFF_X41_Y28_N13 1 " "Info: 2: + IC(2.146 ns) + CELL(0.970 ns) = 4.216 ns; Loc. = LCFF_X41_Y28_N13; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.894 ns) + CELL(0.000 ns) 7.110 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G0 84 " "Info: 3: + IC(2.894 ns) + CELL(0.000 ns) = 7.110 ns; Loc. = CLKCTRL_G0; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.666 ns) 9.211 ns transfer:tran\|txds 4 REG LCFF_X53_Y23_N25 2 " "Info: 4: + IC(1.435 ns) + CELL(0.666 ns) = 9.211 ns; Loc. = LCFF_X53_Y23_N25; Fanout = 2; REG Node = 'transfer:tran\|txds'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 29.70 % ) " "Info: Total cell delay = 2.736 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.475 ns ( 70.30 % ) " "Info: Total interconnect delay = 6.475 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txds {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.867 ns + Longest register pin " "Info: + Longest register to pin delay is 7.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transfer:tran\|txds 1 REG LCFF_X53_Y23_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y23_N25; Fanout = 2; REG Node = 'transfer:tran\|txds'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { transfer:tran|txds } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.661 ns) + CELL(3.206 ns) 7.867 ns txd 2 PIN PIN_C17 0 " "Info: 2: + IC(4.661 ns) + CELL(3.206 ns) = 7.867 ns; Loc. = PIN_C17; Fanout = 0; PIN Node = 'txd'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.867 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.206 ns ( 40.75 % ) " "Info: Total cell delay = 3.206 ns ( 40.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.661 ns ( 59.25 % ) " "Info: Total interconnect delay = 4.661 ns ( 59.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.867 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.867 ns" { transfer:tran|txds {} txd {} } { 0.000ns 4.661ns } { 0.000ns 3.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|txds } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|txds {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.867 ns" { transfer:tran|txds txd } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.867 ns" { transfer:tran|txds {} txd {} } { 0.000ns 4.661ns } { 0.000ns 3.206ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "transfer:tran\|xcnt16\[4\] reset clk -1.639 ns register " "Info: th for register \"transfer:tran\|xcnt16\[4\]\" (data pin = \"reset\", clock pin = \"clk\") is -1.639 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.205 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.970 ns) 4.216 ns baud:bd\|bclk 2 REG LCFF_X41_Y28_N13 1 " "Info: 2: + IC(2.146 ns) + CELL(0.970 ns) = 4.216 ns; Loc. = LCFF_X41_Y28_N13; Fanout = 1; REG Node = 'baud:bd\|bclk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk baud:bd|bclk } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.894 ns) + CELL(0.000 ns) 7.110 ns baud:bd\|bclk~clkctrl 3 COMB CLKCTRL_G0 84 " "Info: 3: + IC(2.894 ns) + CELL(0.000 ns) = 7.110 ns; Loc. = CLKCTRL_G0; Fanout = 84; COMB Node = 'baud:bd\|bclk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { baud:bd|bclk baud:bd|bclk~clkctrl } "NODE_NAME" } } { "baud.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/baud.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.666 ns) 9.205 ns transfer:tran\|xcnt16\[4\] 4 REG LCFF_X52_Y22_N3 6 " "Info: 4: + IC(1.429 ns) + CELL(0.666 ns) = 9.205 ns; Loc. = LCFF_X52_Y22_N3; Fanout = 6; REG Node = 'transfer:tran\|xcnt16\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { baud:bd|bclk~clkctrl transfer:tran|xcnt16[4] } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 29.72 % ) " "Info: Total cell delay = 2.736 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.469 ns ( 70.28 % ) " "Info: Total interconnect delay = 6.469 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.205 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|xcnt16[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.205 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|xcnt16[4] {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.429ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.150 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AE5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE5; Fanout = 7; PIN Node = 'reset'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "action2.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/action2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.252 ns) + CELL(0.606 ns) 9.802 ns transfer:tran\|xcnt16\[4\]~17 2 COMB LCCOMB_X53_Y23_N16 5 " "Info: 2: + IC(8.252 ns) + CELL(0.606 ns) = 9.802 ns; Loc. = LCCOMB_X53_Y23_N16; Fanout = 5; COMB Node = 'transfer:tran\|xcnt16\[4\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.858 ns" { reset transfer:tran|xcnt16[4]~17 } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.206 ns) 11.042 ns transfer:tran\|xcnt16\[4\]~19 3 COMB LCCOMB_X52_Y22_N2 1 " "Info: 3: + IC(1.034 ns) + CELL(0.206 ns) = 11.042 ns; Loc. = LCCOMB_X52_Y22_N2; Fanout = 1; COMB Node = 'transfer:tran\|xcnt16\[4\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { transfer:tran|xcnt16[4]~17 transfer:tran|xcnt16[4]~19 } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.150 ns transfer:tran\|xcnt16\[4\] 4 REG LCFF_X52_Y22_N3 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 11.150 ns; Loc. = LCFF_X52_Y22_N3; Fanout = 6; REG Node = 'transfer:tran\|xcnt16\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { transfer:tran|xcnt16[4]~19 transfer:tran|xcnt16[4] } "NODE_NAME" } } { "transfer.vhd" "" { Text "D:/code/vhdl/red_packet_robot/action2/transfer.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.864 ns ( 16.72 % ) " "Info: Total cell delay = 1.864 ns ( 16.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.286 ns ( 83.28 % ) " "Info: Total interconnect delay = 9.286 ns ( 83.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.150 ns" { reset transfer:tran|xcnt16[4]~17 transfer:tran|xcnt16[4]~19 transfer:tran|xcnt16[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.150 ns" { reset {} reset~combout {} transfer:tran|xcnt16[4]~17 {} transfer:tran|xcnt16[4]~19 {} transfer:tran|xcnt16[4] {} } { 0.000ns 0.000ns 8.252ns 1.034ns 0.000ns } { 0.000ns 0.944ns 0.606ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.205 ns" { clk baud:bd|bclk baud:bd|bclk~clkctrl transfer:tran|xcnt16[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.205 ns" { clk {} clk~combout {} baud:bd|bclk {} baud:bd|bclk~clkctrl {} transfer:tran|xcnt16[4] {} } { 0.000ns 0.000ns 2.146ns 2.894ns 1.429ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.150 ns" { reset transfer:tran|xcnt16[4]~17 transfer:tran|xcnt16[4]~19 transfer:tran|xcnt16[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.150 ns" { reset {} reset~combout {} transfer:tran|xcnt16[4]~17 {} transfer:tran|xcnt16[4]~19 {} transfer:tran|xcnt16[4] {} } { 0.000ns 0.000ns 8.252ns 1.034ns 0.000ns } { 0.000ns 0.944ns 0.606ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 03:23:56 2017 " "Info: Processing ended: Fri Jun 09 03:23:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
