{
    "fileIDs": {
        "1": "rtl/Trivium_Module.vhd",
        "2": "rtl/Key_Sequence_Module.vhd"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "initialize_ready",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "name": "current_key",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                }
            ],
            "language": "VHDL_2008",
            "line": 17,
            "moduleInsts": [
                {
                    "file": "1",
                    "instName": "Key_Sequence_Module_1",
                    "line": 55,
                    "module": "Key_Sequence_Module_DATA_LENGTH#80",
                    "parameters": [
                        {
                            "name": "DATA_LENGTH",
                            "value": "80"
                        }
                    ]
                }
            ],
            "parameters": [
                {
                    "name": "DATA_LENGTH",
                    "value": 80
                }
            ],
            "ports": [
                {
                    "direction": "Output",
                    "name": "cipher_text",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "clock",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "init",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "k",
                    "range": {
                        "lsb": 0,
                        "msb": 79
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "iv",
                    "range": {
                        "lsb": 0,
                        "msb": 79
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "open_text",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                }
            ],
            "topModule": "trivium_module"
        }
    ],
    "modules": {
        "Key_Sequence_Module_DATA_LENGTH#80": {
            "file": "2",
            "internalSignals": [
                {
                    "name": "init_done",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "boolean"
                },
                {
                    "name": "temp_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                }
            ],
            "language": "VHDL_2008",
            "line": 16,
            "module": "key_sequence_module",
            "parameters": [
                {
                    "name": "DATA_LENGTH",
                    "value": 80
                }
            ],
            "ports": [
                {
                    "direction": "Output",
                    "name": "z",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "finish",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "clock",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "init",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "k",
                    "range": {
                        "lsb": 0,
                        "msb": 79
                    },
                    "type": "std_logic_vector"
                },
                {
                    "direction": "Input",
                    "name": "iv",
                    "range": {
                        "lsb": 0,
                        "msb": 79
                    },
                    "type": "std_logic_vector"
                }
            ]
        }
    }
}
