###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:34:11 2016
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTSHold -outDir timingReports
###############################################################
Path 1: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_rs/clk_gate_
wakeuptimer_d_reg /main_gate/B 
Endpoint:   \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /U2      | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /latch   | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /main_ga | A ^          | AND2X1 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | te                                                 |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /main_ga | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | te                                                 |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/la | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | tch                                                |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | A ^          | AND2X2 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | in_gate                                            |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | in_gate                                            |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/lat | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | ch                                                 |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | A ^          | AND2X2 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][4][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][4][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][4][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | ][4][head_ptr] /U2                                 |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | ][4][head_ptr] /latch                              |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][3][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | ][3][head_ptr] /U2                                 |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | ][3][head_ptr] /latch                              |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | ][3][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | ][3][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /\link_
addr_1_fifo/clk_gate_data_mem_reg[1] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[1] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[1] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | ta_mem_reg[1] /U2                                  |              |        |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | ta_mem_reg[1] /latch                               |              |        |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A ^          | AND2X2 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | ta_mem_reg[1] /main_gate                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | ta_mem_reg[1] /main_gate                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /\link_
addr_0_fifo/clk_gate_data_mem_reg[1] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[1] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[1] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | ta_mem_reg[1] /U2                                  |              |        |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | ta_mem_reg[1] /latch                               |              |        |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A ^          | AND2X2 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | ta_mem_reg[1] /main_gate                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | ta_mem_reg[1] /main_gate                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /clk_gate_
pfifo_datain_0_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | /U2                                                |              |        |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | /latch                                             |              |        |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | A ^          | AND2X2 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | /main_gate                                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | /main_gate                                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crc_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/U2       | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/latch    | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/main_gat | A ^          | AND2X1 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | e                                                  |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/main_gat | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | e                                                  |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][14][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][14][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][14][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | ][14][head_ptr] /U2                                |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | ][14][head_ptr] /latch                             |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | ][14][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | ][14][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][13][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][13][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][13][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | ][13][head_ptr] /U2                                |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | ][13][head_ptr] /latch                             |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | ][13][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | ][13][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /clk_
gate_pfifo_datain_ctrl2_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/A 
(^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d_reg/latch/Q     
(^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | _reg/U2                                            |              |        |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | _reg/latch                                         |              |        |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | A ^          | AND2X2 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | _reg/main_gate                                     |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | _reg/main_gate                                     |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crc_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/U2       | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/latch    | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/main_gat | A ^          | AND2X1 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | e                                                  |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/main_gat | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | e                                                  |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][11][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][11][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][11][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | ][11][head_ptr] /U2                                |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | ][11][head_ptr] /latch                             |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | ][11][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | ][11][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][9][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][9][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][9][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | ][9][head_ptr] /U2                                 |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | ][9][head_ptr] /latch                              |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | ][9][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | ][9][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][7][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][7][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][7][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | ][7][head_ptr] /U2                                 |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | ][7][head_ptr] /latch                              |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | ][7][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | ][7][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][6][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | ][6][head_ptr] /U2                                 |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | ][6][head_ptr] /latch                              |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /\link_
addr_2_fifo/clk_gate_data_mem_reg[0] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[0] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[0] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | ta_mem_reg[0] /U2                                  |              |        |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | ta_mem_reg[0] /latch                               |              |        |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A ^          | AND2X2 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | ta_mem_reg[0] /main_gate                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | ta_mem_reg[0] /main_gate                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /clk_
gate_haddr1_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_haddr1_d_reg/main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_haddr1_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/axi_master /clk_gate_haddr1_d_reg/U2      | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | \tx_core/axi_master /clk_gate_haddr1_d_reg/latch   | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | \tx_core/axi_master /clk_gate_haddr1_d_reg/main_ga | A ^          | AND2X1 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | te                                                 |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/axi_master /clk_gate_haddr1_d_reg/main_ga | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | te                                                 |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /clk_
gate_link_datain_2_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_link_datain_2_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_link_datain_2_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.754
  Slack Time                   -0.146
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.796 | 
     | \tx_core/axi_master /clk_gate_link_datain_2_d_reg/ | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.796 | 
     | U2                                                 |              |        |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_2_d_reg/ | CLK ^ -> Q ^ | LATCH  | 0.039 | 0.104 |   1.754 |    1.900 | 
     | latch                                              |              |        |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_2_d_reg/ | A ^          | AND2X1 | 0.039 | 0.000 |   1.754 |    1.900 | 
     | main_gate                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.504 | 
     | \tx_core/axi_master /clk_gate_link_datain_2_d_reg/ | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.504 | 
     | main_gate                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.795 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.795 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/lat | CLK ^ -> Q ^ | LATCH  | 0.040 | 0.104 |   1.754 |    1.900 | 
     | ch                                                 |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | A ^          | AND2X2 | 0.040 | 0.000 |   1.755 |    1.900 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.505 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /clk_
gate_link_datain_1_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_link_datain_1_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_link_datain_1_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.795 | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.795 | 
     | U2                                                 |              |        |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | CLK ^ -> Q ^ | LATCH  | 0.040 | 0.104 |   1.754 |    1.900 | 
     | latch                                              |              |        |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | A ^          | AND2X1 | 0.040 | 0.000 |   1.755 |    1.900 | 
     | main_gate                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.505 | 
     | main_gate                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_rs/clk_gate_crc_
tx_d_reg /main_gate/B 
Endpoint:   \tx_core/tx_rs/clk_gate_crc_tx_d_reg /main_gate/A (^) checked with 
trailing edge of 'clk'
Beginpoint: \tx_core/tx_rs/clk_gate_crc_tx_d_reg /latch/Q     (^) triggered by 
trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |              |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  v |        | 0.000 |       |   1.650 |    1.795 | 
     | \tx_core/tx_rs/clk_gate_crc_tx_d_reg /U2        | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.795 | 
     | \tx_core/tx_rs/clk_gate_crc_tx_d_reg /latch     | CLK ^ -> Q ^ | LATCH  | 0.040 | 0.104 |   1.754 |    1.900 | 
     | \tx_core/tx_rs/clk_gate_crc_tx_d_reg /main_gate | A ^          | AND2X1 | 0.040 | 0.000 |   1.755 |    1.900 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |              |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/tx_rs/clk_gate_crc_tx_d_reg /main_gate | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.505 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_rs/clk_gate_
xgmii_txd_d_reg /main_gate/B 
Endpoint:   \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.795 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /U2        | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.795 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /latch     | CLK ^ -> Q ^ | LATCH  | 0.040 | 0.104 |   1.754 |    1.900 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate | A ^          | AND2X1 | 0.040 | 0.000 |   1.755 |    1.900 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.505 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][1][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.795 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.795 | 
     | ][1][head_ptr] /U2                                 |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.040 | 0.104 |   1.754 |    1.900 | 
     | ][1][head_ptr] /latch                              |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.040 | 0.000 |   1.755 |    1.900 | 
     | ][1][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.505 | 
     | ][1][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_rs/clk_gate_pkt_
ctrl_d_reg /main_gate/B 
Endpoint:   \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |              |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  v |        | 0.000 |       |   1.650 |    1.795 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /U2        | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.795 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /latch     | CLK ^ -> Q ^ | LATCH  | 0.040 | 0.105 |   1.755 |    1.900 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate | A ^          | AND2X2 | 0.040 | 0.000 |   1.755 |    1.900 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |              |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.505 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.795 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.795 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/lat | CLK ^ -> Q ^ | LATCH  | 0.040 | 0.104 |   1.754 |    1.900 | 
     | ch                                                 |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/mai | A ^          | AND2X1 | 0.040 | 0.000 |   1.755 |    1.900 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/mai | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.505 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crc_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.795 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/U2       | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.795 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/latch    | CLK ^ -> Q ^ | LATCH  | 0.040 | 0.105 |   1.755 |    1.900 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/main_gat | A ^          | AND2X1 | 0.040 | 0.000 |   1.755 |    1.900 | 
     | e                                                  |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/main_gat | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.505 | 
     | e                                                  |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.795 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.795 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/lat | CLK ^ -> Q ^ | LATCH  | 0.040 | 0.105 |   1.755 |    1.900 | 
     | ch                                                 |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | A ^          | AND2X1 | 0.040 | 0.000 |   1.755 |    1.900 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.505 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][5][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.795 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.795 | 
     | ][5][head_ptr] /U2                                 |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.040 | 0.105 |   1.755 |    1.900 | 
     | ][5][head_ptr] /latch                              |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.040 | 0.000 |   1.755 |    1.900 | 
     | ][5][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.505 | 
     | ][5][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][0][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][0][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][0][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.795 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.795 | 
     | ][0][head_ptr] /U2                                 |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.040 | 0.105 |   1.755 |    1.900 | 
     | ][0][head_ptr] /latch                              |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.040 | 0.000 |   1.755 |    1.900 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.505 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.795 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.795 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/lat | CLK ^ -> Q ^ | LATCH  | 0.040 | 0.105 |   1.755 |    1.900 | 
     | ch                                                 |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | A ^          | AND2X2 | 0.040 | 0.000 |   1.755 |    1.900 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.505 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][8][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][8][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][8][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.795 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.795 | 
     | ][8][head_ptr] /U2                                 |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.040 | 0.105 |   1.755 |    1.900 | 
     | ][8][head_ptr] /latch                              |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.040 | 0.000 |   1.755 |    1.900 | 
     | ][8][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.505 | 
     | ][8][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_rs/clk_gate_crc_
left_d_reg /main_gate/B 
Endpoint:   \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_rs/clk_gate_crc_left_d_reg /latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.755
  Slack Time                   -0.145
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |              |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  v |        | 0.000 |       |   1.650 |    1.794 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /U2        | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.794 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /latch     | CLK ^ -> Q ^ | LATCH  | 0.041 | 0.105 |   1.755 |    1.900 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | A ^          | AND2X1 | 0.041 | 0.000 |   1.755 |    1.900 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |              |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  v |        | 0.000 |       |   1.650 |    1.505 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.505 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /\clk_
gate_ctrl_hdr2_d_reg[last_bvalid] /main_gate/B 
Endpoint:   \tx_core/axi_master /\clk_gate_ctrl_hdr2_d_reg[last_bvalid] /main_
gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\clk_gate_ctrl_hdr2_d_reg[last_bvalid] /latch/
Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.756
  Slack Time                   -0.144
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.794 | 
     | \tx_core/axi_master /\clk_gate_ctrl_hdr2_d_reg[las | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.794 | 
     | t_bvalid] /U2                                      |              |        |       |       |         |          | 
     | \tx_core/axi_master /\clk_gate_ctrl_hdr2_d_reg[las | CLK ^ -> Q ^ | LATCH  | 0.041 | 0.105 |   1.755 |    1.900 | 
     | t_bvalid] /latch                                   |              |        |       |       |         |          | 
     | \tx_core/axi_master /\clk_gate_ctrl_hdr2_d_reg[las | A ^          | AND2X1 | 0.041 | 0.000 |   1.756 |    1.900 | 
     | t_bvalid] /main_gate                               |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.506 | 
     | \tx_core/axi_master /\clk_gate_ctrl_hdr2_d_reg[las | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.506 | 
     | t_bvalid] /main_gate                               |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /\link_
addr_2_fifo/clk_gate_data_mem_reg[1] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[1] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[1] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.756
  Slack Time                   -0.144
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.794 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.794 | 
     | ta_mem_reg[1] /U2                                  |              |        |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | CLK ^ -> Q ^ | LATCH  | 0.041 | 0.105 |   1.755 |    1.900 | 
     | ta_mem_reg[1] /latch                               |              |        |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A ^          | AND2X2 | 0.041 | 0.000 |   1.756 |    1.900 | 
     | ta_mem_reg[1] /main_gate                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.506 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.506 | 
     | ta_mem_reg[1] /main_gate                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.756
  Slack Time                   -0.144
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.794 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.794 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/lat | CLK ^ -> Q ^ | LATCH  | 0.041 | 0.105 |   1.755 |    1.900 | 
     | ch                                                 |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | A ^          | AND2X2 | 0.041 | 0.000 |   1.756 |    1.900 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.506 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.506 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /clk_
gate_link_datain_0_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_link_datain_0_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_link_datain_0_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.756
  Slack Time                   -0.144
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.794 | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.794 | 
     | U2                                                 |              |        |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | CLK ^ -> Q ^ | LATCH  | 0.041 | 0.105 |   1.755 |    1.900 | 
     | latch                                              |              |        |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | A ^          | AND2X1 | 0.041 | 0.000 |   1.756 |    1.900 | 
     | main_gate                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.506 | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.506 | 
     | main_gate                                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][12][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][12][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][12][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.756
  Slack Time                   -0.144
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.794 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.794 | 
     | ][12][head_ptr] /U2                                |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.041 | 0.106 |   1.756 |    1.900 | 
     | ][12][head_ptr] /latch                             |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.041 | 0.000 |   1.756 |    1.900 | 
     | ][12][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.506 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.506 | 
     | ][12][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.756
  Slack Time                   -0.144
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.794 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.794 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/lat | CLK ^ -> Q ^ | LATCH  | 0.042 | 0.106 |   1.756 |    1.900 | 
     | ch                                                 |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | A ^          | AND2X2 | 0.042 | 0.000 |   1.756 |    1.900 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.506 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.506 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.756
  Slack Time                   -0.144
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.794 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.794 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/lat | CLK ^ -> Q ^ | LATCH  | 0.042 | 0.106 |   1.756 |    1.900 | 
     | ch                                                 |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/mai | A ^          | AND2X2 | 0.042 | 0.000 |   1.756 |    1.900 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.506 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/mai | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.506 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.756
  Slack Time                   -0.144
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.794 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.794 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/lat | CLK ^ -> Q ^ | LATCH  | 0.042 | 0.106 |   1.756 |    1.900 | 
     | ch                                                 |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | A ^          | AND2X2 | 0.042 | 0.000 |   1.756 |    1.900 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.506 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.506 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][2][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.756
  Slack Time                   -0.144
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.794 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.794 | 
     | ][2][head_ptr] /U2                                 |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.042 | 0.106 |   1.756 |    1.900 | 
     | ][2][head_ptr] /latch                              |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.042 | 0.000 |   1.756 |    1.900 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.506 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.506 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Clock Gating Hold Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][15][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][15][head_ptr] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][15][head_ptr] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.756
  Slack Time                   -0.144
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.794 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.794 | 
     | ][15][head_ptr] /U2                                |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^ -> Q ^ | LATCH  | 0.042 | 0.106 |   1.756 |    1.900 | 
     | ][15][head_ptr] /latch                             |              |        |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A ^          | AND2X1 | 0.042 | 0.000 |   1.756 |    1.900 | 
     | ][15][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.506 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.506 | 
     | ][15][head_ptr] /main_gate                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.757
  Slack Time                   -0.143
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.793 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.793 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/la | CLK ^ -> Q ^ | LATCH  | 0.042 | 0.106 |   1.756 |    1.900 | 
     | tch                                                |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | A ^          | AND2X2 | 0.042 | 0.000 |   1.757 |    1.900 | 
     | in_gate                                            |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.507 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.507 | 
     | in_gate                                            |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.757
  Slack Time                   -0.143
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.793 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.793 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/lat | CLK ^ -> Q ^ | LATCH  | 0.043 | 0.106 |   1.756 |    1.900 | 
     | ch                                                 |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | A ^          | AND2X2 | 0.043 | 0.000 |   1.757 |    1.900 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.507 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.507 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.757
  Slack Time                   -0.143
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.793 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/U2  | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.793 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/lat | CLK ^ -> Q ^ | LATCH  | 0.043 | 0.107 |   1.757 |    1.900 | 
     | ch                                                 |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/mai | A ^          | AND2X1 | 0.043 | 0.000 |   1.757 |    1.900 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.507 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/mai | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.507 | 
     | n_gate                                             |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /\link_
addr_0_fifo/clk_gate_data_mem_reg[0] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[0] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[0] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.757
  Slack Time                   -0.143
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.793 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.793 | 
     | ta_mem_reg[0] /U2                                  |              |        |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | CLK ^ -> Q ^ | LATCH  | 0.043 | 0.107 |   1.757 |    1.900 | 
     | ta_mem_reg[0] /latch                               |              |        |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A ^          | AND2X2 | 0.043 | 0.000 |   1.757 |    1.900 | 
     | ta_mem_reg[0] /main_gate                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.507 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.507 | 
     | ta_mem_reg[0] /main_gate                           |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /clk_
gate_pfifo_datain_1_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.757
  Slack Time                   -0.143
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.793 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.793 | 
     | /U2                                                |              |        |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | CLK ^ -> Q ^ | LATCH  | 0.043 | 0.107 |   1.757 |    1.900 | 
     | /latch                                             |              |        |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | A ^          | AND2X2 | 0.043 | 0.000 |   1.757 |    1.900 | 
     | /main_gate                                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.507 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | B v          | AND2X2 | 0.000 | 0.000 |   1.650 |    1.507 | 
     | /main_gate                                         |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Clock Gating Hold Check with Pin \tx_core/axi_master /clk_
gate_haddr0_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_haddr0_d_reg/main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_haddr0_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          1.650
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.900
  Arrival Time                  1.757
  Slack Time                   -0.143
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.793 | 
     | \tx_core/axi_master /clk_gate_haddr0_d_reg/U2      | A v -> Y ^   | INVX1  | 0.000 | 0.000 |   1.650 |    1.793 | 
     | \tx_core/axi_master /clk_gate_haddr0_d_reg/latch   | CLK ^ -> Q ^ | LATCH  | 0.043 | 0.107 |   1.757 |    1.900 | 
     | \tx_core/axi_master /clk_gate_haddr0_d_reg/main_ga | A ^          | AND2X1 | 0.043 | 0.000 |   1.757 |    1.900 | 
     | te                                                 |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.000 |       |   1.650 |    1.507 | 
     | \tx_core/axi_master /clk_gate_haddr0_d_reg/main_ga | B v          | AND2X1 | 0.000 | 0.000 |   1.650 |    1.507 | 
     | te                                                 |              |        |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 

