// Seed: 375030718
`timescale 1ps / 1ps
module module_0 ();
  assign id_0[1] = id_0;
  assign id_1 = 1;
  logic id_2;
endmodule
