[
{
  "directory": "D:/FPGA/PE_array/Vitis/hello_world/build",
  "command": "D:/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -isystem D:/FPGA/PE_array/Vitis/platform/export/platform/sw/standalone_ps7_cortexa9_0/include -isystem D:/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem D:/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem D:/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=D:/FPGA/PE_array/Vitis/platform/export/platform/sw/standalone_ps7_cortexa9_0/Xilinx.spec -ID:/FPGA/PE_array/Vitis/platform/export/platform/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/hello_world.elf.dir/main.c.obj -c D:/FPGA/PE_array/Vitis/hello_world/src/main.c",
  "file": "D:/FPGA/PE_array/Vitis/hello_world/src/main.c"
},
{
  "directory": "D:/FPGA/PE_array/Vitis/hello_world/build",
  "command": "D:/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -isystem D:/FPGA/PE_array/Vitis/platform/export/platform/sw/standalone_ps7_cortexa9_0/include -isystem D:/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem D:/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem D:/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=D:/FPGA/PE_array/Vitis/platform/export/platform/sw/standalone_ps7_cortexa9_0/Xilinx.spec -ID:/FPGA/PE_array/Vitis/platform/export/platform/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/hello_world.elf.dir/platform.c.obj -c D:/FPGA/PE_array/Vitis/hello_world/src/platform.c",
  "file": "D:/FPGA/PE_array/Vitis/hello_world/src/platform.c"
}
]