// Seed: 3619482866
module module_0 (
    id_1
);
  output wire id_1;
  tri1 id_3 = 1;
  id_4(
      .id_0(id_3), .id_1(id_1), .id_2(id_1 && 1 && 1), .id_3(id_5), .id_4(id_3), .id_5(1 * ~1'b0)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  logic [7:0] id_4;
  module_0(
      id_2
  );
  assign id_3 = id_4;
  id_5 :
  assert property (@(negedge id_4 or negedge id_1) id_5)
  else;
  assign id_4[0-!"" : 1] = 1'b0;
endmodule
