// Seed: 3418531638
module module_0 (
    id_1
);
  output wire id_1;
  wand id_2;
  wire id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    output wor id_8,
    input uwire id_9
);
  assign id_0 = 1'd0;
  wire id_11, id_12;
  module_0(
      id_11
  );
endmodule
module module_2 ();
  tri0 id_1 = 1;
  module_0(
      id_1
  );
endmodule
