# Decoder3x8-in-SystemVerilog
## Decoder3x8 Structurally in SystemVerilog

This is one of my HWs in Computer Architecture course in Spring 2022.

We have to design and implement a 3x8 decoder with 2x4 and 1x2 decoders.
