[
  {
    "text": "Overview of the IoT PCB Design 1. Design Objectives The target board is a medium‑complexity, four‑layer IoT development platform built around an Espressif ESP‑32 C3/S2 system‑on‑chip . Key functional goals are: Provide a robust power‑distribution network (3.3 V rail, optional 5 V input). Expose the ESP‑32’s high‑speed interfaces (UART, SPI, I²C, USB, Wi‑Fi/BT) with controlled‑impedance routing where required. Offer a set of generic connectors (programming, sensor I/O, power) that are conveniently placed for rapid prototyping. Keep the bill of materials (BOM) affordable while still demonstrating good PCB‑design practices. These goals drive the subsequent decisions on component selection, stack‑up, placement, and manufacturability. --- 2. Component Selection & BOM Considerations | Subsystem ",
    "source_file": "01_overview_of_the_iot_pcb_design.docs.md",
    "chunk_id": 0
  },
  {
    "text": "k‑up, placement, and manufacturability. --- 2. Component Selection & BOM Considerations | Subsystem | Typical Parts | Design Implications | |-----------|---------------|---------------------| | MCU | ESP‑32 C3 or ESP‑32 S2 (dual‑core, Wi‑Fi/BT) | Requires careful decoupling, 3.3 V LDO, and high‑speed trace control for RF and USB. | | Power Management | 3.3 V LDO, optional buck‑boost for 5 V input | Must provide low‑noise supply; placement of bulk and high‑frequency decoupling caps is critical. | | Connectors | USB‑C, 2 mm pitch header, screw terminals | Connector footprints dictate board edge clearance and mechanical reinforcement. | | Passive Components | 0.1 µF, 1 µF, 10 µF capacitors, 10 kΩ pull‑ups | Capacitor placement close to the ESP‑32 pins reduces loop inductance. | | Sensors / Ex",
    "source_file": "01_overview_of_the_iot_pcb_design.docs.md",
    "chunk_id": 1
  },
  {
    "text": "kΩ pull‑ups | Capacitor placement close to the ESP‑32 pins reduces loop inductance. | | Sensors / Expansion | Generic I²C, SPI, UART peripherals (optional) | Provide routing channels and keep signal‑pair lengths matched where needed. | All parts are sourced from the NextPCB catalog, the chosen fabricator for this project. The designer consulted each component’s datasheet to extract recommended footprint dimensions, recommended pad‑and‑via patterns, and recommended decoupling schemes. > Note: The need to read datasheets and derive connection details is a standard practice for any non‑trivial board and was explicitly highlighted as a design step. [Verified] --- 3. Schematic Capture (KiCad 9 RC1) The schematic was created in KiCad 9 release‑candidate 1 , released in January 2025. The final Ki",
    "source_file": "01_overview_of_the_iot_pcb_design.docs.md",
    "chunk_id": 2
  },
  {
    "text": "1) The schematic was created in KiCad 9 release‑candidate 1 , released in January 2025. The final KiCad 9 release is expected to be binary‑compatible, so no redesign is required when the stable version becomes available. Key schematic‑level actions: Define hierarchical blocks for power, MCU, and peripheral groups to keep the sheet readable. Run Electrical Rule Check (ERC) after each major edit to catch missing connections, duplicate nets, or un‑powered pins. Annotate nets with clear names (e.g., VDD 3V3, GND, USB DP, USB DM) to simplify later layout constraints. > The ERC/DRC workflow in KiCad mirrors industry practice and helps avoid costly re‑spins. [Verified] --- 4. PCB Stack‑up & Layer Strategy A four‑layer board offers a good balance between cost and performance for an IoT development",
    "source_file": "01_overview_of_the_iot_pcb_design.docs.md",
    "chunk_id": 3
  },
  {
    "text": "trategy A four‑layer board offers a good balance between cost and performance for an IoT development platform. The typical stack‑up, inferred from the design intent, is: Ground plane on Layer 2 provides a solid reference for high‑frequency signals and improves EMI shielding. Power plane on Layer 3 reduces voltage drop and eases decoupling capacitor placement. Signal layers are kept thin enough to meet the required impedance for USB and high‑speed SPI (≈ 90 Ω differential). > The exact stack‑up is not stated in the transcript but follows standard practice for 4‑layer IoT boards. [Inference] 4.1 Controlled‑Impedance Considerations USB‑C differential pair and ESP‑32 high‑speed SPI lines are routed as 90 Ω differential pairs with length matching within a few mils. Trace width/spacing is calcul",
    "source_file": "01_overview_of_the_iot_pcb_design.docs.md",
    "chunk_id": 4
  },
  {
    "text": "ted as 90 Ω differential pairs with length matching within a few mils. Trace width/spacing is calculated based on the chosen dielectric thickness (typically 0.17 mm for 4‑layer FR‑4) using KiCad’s impedance calculator. > Controlled‑impedance routing is essential for reliable USB and Wi‑Fi/BT operation. [Inference] --- 5. Layout Guidelines 5.1 Component Placement MCU is placed near the board centre to minimise trace lengths to all peripherals. Decoupling capacitors (0.1 µF, 1 µF) are placed as close as possible to the ESP‑32 power pins, with a short via to the ground plane. Connectors are positioned on the board edges to facilitate board‑to‑board or host‑to‑board connections. > The transcript emphasizes that “the location of capacitors and connectors matters.” [Verified] 5.2 Routing Strateg",
    "source_file": "01_overview_of_the_iot_pcb_design.docs.md",
    "chunk_id": 5
  },
  {
    "text": " emphasizes that “the location of capacitors and connectors matters.” [Verified] 5.2 Routing Strategies | Signal Type | Routing Rules | |-------------|---------------| | Power nets | Wide traces, polygon pours, thermal relief pads for through‑hole parts. | | High‑speed differential pairs | Matched length, constant spacing, keep away from noisy digital traces. | | General digital | Keep traces short, avoid 90° bends (use 45° or arc), maintain clearance from the board edge. | | Via usage | Prefer through‑hole vias for simplicity; blind/buried vias are unnecessary for a 4‑layer board and would increase cost. | 5.3 Design‑for‑Manufacturability (DFM) Silkscreen clearance of at least 0.2 mm from pads to avoid solder mask bridging. Minimum annular ring of 0.15 mm for standard SMT pads (per NextPC",
    "source_file": "01_overview_of_the_iot_pcb_design.docs.md",
    "chunk_id": 6
  },
  {
    "text": "ads to avoid solder mask bridging. Minimum annular ring of 0.15 mm for standard SMT pads (per NextPCB’s capabilities). Copper pour islands are connected to the appropriate plane to avoid floating copper. Test points are added on the bottom layer for critical nets (e.g., VDD 3V3, GND, USB DP). > These DFM rules are standard for most PCB fab houses and help reduce yield loss. [Verified] --- 6. Design Verification 1. Electrical Rule Check (ERC) – run after schematic completion. 2. Design Rule Check (DRC) – run after layout to enforce clearance, width, and via rules. 3. Signal Integrity Simulation – optional but recommended for the USB differential pair; KiCad’s built‑in simulation can verify impedance and return‑loss. Any violations are corrected before generating Gerbers for fabrication. ---",
    "source_file": "01_overview_of_the_iot_pcb_design.docs.md",
    "chunk_id": 7
  },
  {
    "text": "pedance and return‑loss. Any violations are corrected before generating Gerbers for fabrication. --- 7. Fabrication & Assembly Manufacturer: NextPCB (sponsor of the project). Fabrication data: Gerber files exported from KiCad 9 RC1; the final board will be ordered once the design is locked. Assembly: Standard SMT pick‑and‑place with hand‑soldered through‑hole components (e.g., connectors). > The board has already been sent to NextPCB for fabrication, and a physical prototype is expected shortly. [Verified] --- 8. Project Timeline & Effort Estimate Schematic capture & component research: ~½ day. Layout (placement, routing, DFM checks): ~1 day. Verification (ERC/DRC, SI simulation): ~½ day. > An experienced engineer can complete the entire design in 1–2 days , as stated in the source materia",
    "source_file": "01_overview_of_the_iot_pcb_design.docs.md",
    "chunk_id": 8
  },
  {
    "text": "An experienced engineer can complete the entire design in 1–2 days , as stated in the source material. [Verified] --- 9. Tooling & Versioning CAD tool: KiCad 9 RC1 (January 2025). The final KiCad 9 release is expected in early 2025 with no breaking changes, ensuring the design remains compatible. > The transcript confirms the use of KiCad 9 RC1 and anticipates negligible differences in the final release. [Verified] --- 10. Development Flow (Mermaid Diagram) The diagram captures the linear yet iterative nature of PCB development for an IoT board, emphasizing verification steps before committing to fabrication. --- 11. Summary The IoT development board described here exemplifies a well‑balanced, four‑layer PCB that integrates a modern ESP‑32 SoC with essential power, connectivity, and expans",
    "source_file": "01_overview_of_the_iot_pcb_design.docs.md",
    "chunk_id": 9
  },
  {
    "text": "d, four‑layer PCB that integrates a modern ESP‑32 SoC with essential power, connectivity, and expansion features. By adhering to proven component‑selection practices , rigorous schematic and layout verification , and DFM guidelines , the design can be realized quickly (1–2 days for an experienced engineer) and manufactured reliably through a standard fab house such as NextPCB. The use of KiCad 9 (RC1) provides a modern, open‑source environment that aligns with industry workflows while keeping the learning curve low for newcomers. ---",
    "source_file": "01_overview_of_the_iot_pcb_design.docs.md",
    "chunk_id": 10
  },
  {
    "text": "Component Placement and Design Challenges Overview The board is a four‑layer IoT development platform built around an ESP32 MCU. It integrates non‑volatile storage (SD‑card slot and flash memory), environmental sensing (BME280, ambient‑light sensor, microphone), a USB‑C receptacle for power and data, user‑interface buttons, a full‑featured USB‑to‑UART bridge, a linear regulator, Li‑Po battery management, and a set of breakout headers for external peripherals such as OLED displays. Designing a compact, reliable board that meets both functional and manufacturability goals requires careful allocation of these diverse blocks, a disciplined stack‑up, and adherence to signal‑integrity, power‑distribution, and DFM (Design‑for‑Manufacturing) best practices. The following sections detail the key PC",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 0
  },
  {
    "text": "ibution, and DFM (Design‑for‑Manufacturing) best practices. The following sections detail the key PCB‑related decisions and constraints that shape the final layout. --- Functional Block Diagram The diagram captures the high‑level interconnections; each arrow represents the primary bus or signal path used on the PCB. --- Layer Stack‑up and Signal Integrity A four‑layer stack is chosen as a cost‑effective compromise that still provides solid reference planes for both power and ground. A typical stack for this design is: | Layer | Function | |------|----------| | Top | Signal routing (high‑speed USB‑C, MCU pins, sensor interfaces) | | Inner 1 | Continuous ground plane – serves as return for high‑frequency signals and provides shielding | | Inner 2 | Continuous power plane (3.3 V) – supplies t",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 1
  },
  {
    "text": "h‑frequency signals and provides shielding | | Inner 2 | Continuous power plane (3.3 V) – supplies the MCU, sensors, and regulators | | Bottom | Signal routing (debug headers, low‑speed lines, optional antenna) | The ground plane directly beneath the top signal layer reduces loop area, improves EMI immunity, and enables controlled‑impedance routing for the USB‑C differential pair. The power plane on the opposite inner layer provides a low‑impedance supply network and simplifies decoupling capacitor placement. [Inference] The stack‑up described follows standard practice for modest‑cost four‑layer boards that host a mix of high‑speed (USB) and low‑speed (sensor) signals. --- Component Placement Strategy 1. High‑Speed USB‑C Interface The USB‑C receptacle is placed on the board edge to facilit",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 2
  },
  {
    "text": "t Strategy 1. High‑Speed USB‑C Interface The USB‑C receptacle is placed on the board edge to facilitate cable access and to keep the differential pair short. The USB‑to‑UART bridge (often a CP2102/CH340 family) is positioned adjacent to the connector, allowing the DP/DM traces to be routed as a tightly coupled differential pair with a target impedance of 90 Ω (controlled‑impedance). Length matching between DP and DM is kept within a few mils, and a pair of ground stitching vias flank the route to maintain return continuity. [Verified] The transcript mentions a USB‑C connector used for power and data and a serial‑communication IC that “helps to manage the USB and the serial communications of the board.” 2. Power Regulation and Battery Management The linear regulator and Li‑Po charging IC ar",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 3
  },
  {
    "text": "the board.” 2. Power Regulation and Battery Management The linear regulator and Li‑Po charging IC are clustered near the board centre to minimise voltage drop to the MCU and sensors. Input and output decoupling capacitors are placed as close as possible to each regulator pin (within 0.5 mm) to suppress high‑frequency noise. The battery connector is routed to the charging IC with a short, wide trace to handle charging currents, and a dedicated thermal pad (if applicable) is kept clear of high‑current paths. [Inference] Grouping power‑related ICs reduces the length of high‑current paths and eases thermal management. 3. Sensor and Memory Modules The BME280, ambient‑light sensor, microphone, SD‑card slot, and flash memory are arranged on the same side of the board, grouped by bus type (I²C for",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 4
  },
  {
    "text": "card slot, and flash memory are arranged on the same side of the board, grouped by bus type (I²C for BME280, ADC for light/mic, SPI for SD/flash). Analog sensors (light, microphone) are placed away from noisy digital switching nodes (e.g., regulator switching, USB‑C) and are shielded by the ground plane to improve signal‑to‑noise ratio. The SD‑card and flash memory share the same SPI bus; they are placed close to the MCU’s SPI pins to keep trace lengths short and to reduce skew. [Inference] Proximity to the MCU and separation of analog from digital domains are standard layout heuristics for mixed‑signal boards. 4. User Interface Buttons and Headers The enable and boot buttons are positioned near the MCU’s GPIO pins they control, with minimal trace length to avoid debounce‑induced ringing. ",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 5
  },
  {
    "text": "near the MCU’s GPIO pins they control, with minimal trace length to avoid debounce‑induced ringing. Breakout headers are placed on the board perimeter to provide easy access for external peripherals (e.g., OLED display). The header pins are staggered to accommodate standard 0.1 in pitch connectors and to leave clearance for solder‑mask and silkscreen. [Verified] The transcript lists “a couple of buttons on the right side” and “a couple of headers … to connect … external components.” --- Power Distribution Network (PDN) A robust PDN is essential for the ESP32’s Wi‑Fi/BLE bursts and for the USB‑C power delivery. The design follows these guidelines: Plane‑based distribution: The inner power plane supplies the bulk of the current; local decoupling caps handle high‑frequency transients. Via sti",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 6
  },
  {
    "text": "ne supplies the bulk of the current; local decoupling caps handle high‑frequency transients. Via stitching: Arrays of 0.3 mm vias connect the top ground plane to the inner ground plane around high‑speed traces and near the USB‑C connector, reducing impedance and EMI. Separation of analog and digital domains: Analog sensor supplies are filtered with RC networks and, where possible, routed on separate copper islands to avoid digital switching noise. [Inference] These practices are widely adopted in IoT boards that combine wireless radios, USB power, and analog sensing. --- High‑Speed USB‑C Considerations Controlled Impedance: The DP/DM pair is routed on the top layer over the continuous ground plane with a width/spacing that yields 90 Ω differential impedance. The exact geometry depends on t",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 7
  },
  {
    "text": " plane with a width/spacing that yields 90 Ω differential impedance. The exact geometry depends on the board stack‑up and is verified with a field‑solver or impedance calculator. Length Matching & Skew: The pair is length‑matched within a tolerance of ~10 ps (≈ 150 µm) to prevent eye‑pattern degradation. Return Path Continuity: Ground stitching vias are placed every 5 mm along the pair to maintain a low‑inductance return path. EMI Shielding: The USB‑C connector’s metal shell is electrically bonded to the ground plane via a dedicated via to improve shielding. [Speculation] The transcript does not detail impedance control, but such measures are mandatory for USB‑C compliance. --- Battery Management and Safety Charging IC Placement: The Li‑Po charging IC is placed close to the battery connect",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 8
  },
  {
    "text": "ement and Safety Charging IC Placement: The Li‑Po charging IC is placed close to the battery connector to minimise the series resistance of the charging path. Protection Features: A dedicated protection MOSFET and a thermistor (if used) are routed with sufficient creepage/clearance to meet safety standards for Li‑Po cells. Isolation: The charging circuit is isolated from the USB‑C power path using a Schottky diode or ideal diode controller to prevent back‑feeding when the board is powered from USB. [Inference] These safety measures are typical for boards that support both USB power and a rechargeable battery. --- Mechanical and Assembly Considerations Component Height: The USB‑C receptacle and the battery connector are the tallest parts; the board outline provides adequate clearance for a ",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 9
  },
  {
    "text": "nd the battery connector are the tallest parts; the board outline provides adequate clearance for a standard USB‑C plug and for a Li‑Po cell. Silkscreen & Legend: Reference designators for the headers and buttons are placed on the opposite side of the silkscreen to avoid obscuring the copper pads during assembly. DFM Checks: Minimum annular ring, pad‑to‑pad clearance, and via drill sizes are selected according to the chosen fab house’s capabilities (typically 6 mil trace/space for a 4‑layer board). Test Points: Accessible test points are added for the 3.3 V rail, USB‑C VBUS, and key sensor lines to simplify production testing. [Inference] The transcript mentions a “four layer PCB” and “preparing it for manufacturing,” implying standard DFM considerations. --- Design Flow The flowchart outl",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 10
  },
  {
    "text": "ring it for manufacturing,” implying standard DFM considerations. --- Design Flow The flowchart outlines the end‑to‑end process from concept to production, emphasizing the iterative nature of DRC/ERC checks and DFM reviews. --- Trade‑offs and Best Practices | Aspect | Decision | Rationale | |--------|----------|-----------| | Layer Count | Four layers | Balances cost with the need for solid reference planes and controlled‑impedance routing for USB‑C. | | Component Density | Moderate (spaced for hand‑assembly) | Reduces risk of solder bridges and eases rework, especially for fine‑pitch headers. | | High‑Speed vs. Simplicity | Controlled‑impedance USB‑C pair, but other interfaces (I²C, SPI) left as standard traces | Only the USB‑C interface requires strict impedance; keeping other buses simp",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 11
  },
  {
    "text": "ft as standard traces | Only the USB‑C interface requires strict impedance; keeping other buses simple saves layout time. | | Battery vs. USB Power | Dual‑source with diode isolation | Provides flexibility for field operation while protecting the battery from reverse current. | | Thermal Management | No active cooling; rely on copper planes and component placement | Power dissipation is modest; adding heatsinks would increase cost and size unnecessarily. | Key Best Practices 1. Keep high‑speed pairs short, matched, and over a solid ground plane. 2. Place decoupling capacitors as close as possible to each IC power pin. 3. Separate analog sensor traces from noisy digital or switching nodes. 4. Use via stitching around critical signal regions to maintain return‑path integrity. 5. Perform DRC/",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 12
  },
  {
    "text": " Use via stitching around critical signal regions to maintain return‑path integrity. 5. Perform DRC/ERC early and iterate placement before routing to avoid costly redesigns. [Verified] These practices are directly aligned with the design goals described in the transcript and with industry‑standard PCB engineering methodology.",
    "source_file": "02_component_placement_and_design_challenges.docs.md",
    "chunk_id": 13
  },
  {
    "text": "Design Guidelines and Workflow Overview 1. Introduction The design of an intermediate‑complexity PCB that incorporates an ESP‑32 C3 system‑on‑chip (SoC), assorted sensors, and power‑management circuitry demands a disciplined workflow that balances performance, cost, and manufacturability. By following a structured sequence—from high‑level requirements through schematic capture, layout, and finally hand‑off to a trusted fabricator/assembler—designers can reliably translate a concept into a functional board. This chapter outlines the essential stages of that workflow, highlights the key decisions that shape the final product, and records best‑practice considerations that keep the design DFM‑friendly and assembly‑ready. 2. End‑to‑End PCB Development Flow The figure below captures the canonica",
    "source_file": "03_design_guidelines_and_workflow_overview.docs.md",
    "chunk_id": 0
  },
  {
    "text": "iendly and assembly‑ready. 2. End‑to‑End PCB Development Flow The figure below captures the canonical flow used throughout the project. Each block represents a major activity; the arrows indicate the logical progression and feedback loops that occur when design reviews uncover issues. The flowchart reflects a typical iterative loop where DRC/SI checks and post‑assembly testing feed back into the layout stage. 3. High‑Level Design Challenges Designing a board around the ESP‑32 C3 introduces several constraints that must be addressed early: Signal Integrity for High‑Speed Interfaces – The ESP‑32 C3 provides Wi‑Fi, Bluetooth, and multiple UART/SPI/I²C buses. These digital lines operate at frequencies where controlled‑impedance routing, proper return‑path planning, and length matching become i",
    "source_file": "03_design_guidelines_and_workflow_overview.docs.md",
    "chunk_id": 1
  },
  {
    "text": "encies where controlled‑impedance routing, proper return‑path planning, and length matching become important to avoid reflections and EMI. Power Distribution – The SoC draws peak currents in the hundreds of milliamps during radio transmission. A low‑impedance power plane, adequate decoupling, and careful via placement are required to maintain voltage stability across the board. Component Density vs. Manufacturability – Sensors and peripheral ICs often come in fine‑pitch packages. While a compact layout reduces board size, it can increase the risk of solder defects and raise assembly cost. Thermal Management – Continuous radio operation can generate localized heating. Providing copper pours and thermal vias beneath the ESP‑32 C3 helps spread heat without adding a dedicated heatsink. These c",
    "source_file": "03_design_guidelines_and_workflow_overview.docs.md",
    "chunk_id": 2
  },
  {
    "text": "nd thermal vias beneath the ESP‑32 C3 helps spread heat without adding a dedicated heatsink. These challenges drive the subsequent decisions on stack‑up, placement, and routing strategies. 4. Component Selection and Library Management Choosing components that are readily available from the selected fabricator (BCB) simplifies the bill‑of‑materials (BOM) and reduces lead time. It is advisable to: Prefer parts with standard land patterns that KiCad libraries already support, or create verified custom footprints that respect the manufacturer’s panelization rules. Verify that the selected sensors and power‑management ICs meet the required voltage, current, and environmental specifications, and that their datasheet‑recommended layout guidelines (e.g., recommended decoupling capacitor values and",
    "source_file": "03_design_guidelines_and_workflow_overview.docs.md",
    "chunk_id": 3
  },
  {
    "text": "hat their datasheet‑recommended layout guidelines (e.g., recommended decoupling capacitor values and placement) are incorporated into the schematic. These practices minimize the risk of DFM violations later in the flow. 5. Schematic Capture and Electrical Verification The schematic stage is where functional intent is encoded. After placing all symbols and wiring nets, run KiCad’s Electrical Rule Check (ERC) to catch: Unconnected pins, mismatched power domains, and missing pull‑up/down resistors. Violations of the ESP‑32 C3’s recommended pin assignments (e.g., ensuring that the RF antenna trace is kept short and isolated from noisy digital lines). ERC results should be resolved before proceeding to layout, as they often reveal design‑level oversights that are far cheaper to fix than post‑fa",
    "source_file": "03_design_guidelines_and_workflow_overview.docs.md",
    "chunk_id": 4
  },
  {
    "text": "ing to layout, as they often reveal design‑level oversights that are far cheaper to fix than post‑fabrication re‑spins. 6. PCB Stack‑up Definition For an intermediate‑complexity board a two‑layer stack‑up is often sufficient, but the decision hinges on cost versus performance trade‑offs: A two‑layer board with a solid ground plane on the bottom provides adequate shielding for most sensor‑centric designs and keeps fabrication inexpensive. If the design includes high‑speed differential pairs (e.g., USB or high‑rate SPI), a four‑layer stack‑up may be justified to allocate dedicated signal and reference planes, thereby simplifying impedance control and reducing crosstalk. The chosen stack‑up must be communicated to the fabricator early, as it influences panelization, copper weight, and via spe",
    "source_file": "03_design_guidelines_and_workflow_overview.docs.md",
    "chunk_id": 5
  },
  {
    "text": "t be communicated to the fabricator early, as it influences panelization, copper weight, and via specifications. 7. Component Placement and Routing Strategies 7.1 Placement Place the ESP‑32 C3 near the board’s mechanical centre to equalize trace lengths to peripheral connectors and to provide symmetric thermal dissipation. Sensors that interface directly with the MCU should be positioned close to the relevant I/O pins to minimize trace length and parasitic inductance. 7.2 Power Routing Create a continuous copper pour for the 3.3 V rail, stitching it to the ground plane with multiple via arrays to lower impedance. Decoupling capacitors (0.1 µF and 10 µF) should be placed within a few millimetres of each power pin, with their leads oriented perpendicular to the current flow to reduce loop ar",
    "source_file": "03_design_guidelines_and_workflow_overview.docs.md",
    "chunk_id": 6
  },
  {
    "text": "res of each power pin, with their leads oriented perpendicular to the current flow to reduce loop area. 7.3 Signal Routing High‑speed digital lines (e.g., SPI, UART) are routed on the outer layer with controlled width/spacing to achieve the target impedance (typically 50 Ω single‑ended). Differential pairs (if present) are kept parallel, with matched lengths and a consistent spacing that satisfies the pair’s differential impedance requirement. Sensitive analog or RF traces are isolated from noisy digital routes by maintaining a minimum clearance and, where possible, routing them over a solid ground plane. After routing, run KiCad’s Design Rule Check (DRC) with manufacturer‑provided tolerances to ensure that trace widths, clearances, and via sizes meet the fab house’s capabilities. 8. Desig",
    "source_file": "03_design_guidelines_and_workflow_overview.docs.md",
    "chunk_id": 7
  },
  {
    "text": "s to ensure that trace widths, clearances, and via sizes meet the fab house’s capabilities. 8. Design for Manufacturability (DFM) and Design for Assembly (DFA) A DFM‑aware layout reduces the probability of assembly defects and lowers cost: Avoid acute angles (< 90°) and keep all trace ends rounded to facilitate solder flow. Maintain a minimum annular ring around pads as specified by the assembler (typically ≥ 0.15 mm) to ensure reliable solder fillet formation. Provide adequate test points for critical nets (e.g., VCC, GND, reset) to simplify post‑assembly verification. Standardize component orientation (e.g., all resistors and capacitors facing the same direction) to speed up pick‑and‑place programming. These considerations are especially important when the board is produced by an externa",
    "source_file": "03_design_guidelines_and_workflow_overview.docs.md",
    "chunk_id": 8
  },
  {
    "text": " programming. These considerations are especially important when the board is produced by an external partner such as BCB, which offers both fabrication and assembly services. 9. Generating Fabrication and Assembly Outputs Once the layout passes DRC and SI checks, generate the following files for hand‑off: Gerber files for each copper, solder mask, silkscreen, and drill layer. NC drill files that list via and through‑hole locations. Pick‑and‑place (centroid) data in CSV or IPC‑2581 format, containing component reference, footprint, and exact X/Y coordinates. Bill of Materials (BOM) with manufacturer part numbers, preferred vendors, and any required substitutions. These deliverables constitute the complete package that the fabricator/assembler uses to produce the board. 10. Partner Manufact",
    "source_file": "03_design_guidelines_and_workflow_overview.docs.md",
    "chunk_id": 9
  },
  {
    "text": "e the complete package that the fabricator/assembler uses to produce the board. 10. Partner Manufacturer Considerations Working with a dedicated partner such as BCB provides several advantages: Panelization expertise – BCB can optimize panel layout to maximize yield while respecting the board’s mechanical constraints. Assembly capabilities – Their pick‑and‑place machines support a wide range of component sizes, and they offer optional conformal coating for added reliability. Feedback loop – Post‑assembly test results and any observed yield issues are communicated back to the designer, enabling rapid iteration and design refinement. When submitting files, adhere to the manufacturer’s design‑for‑manufacturing checklist (e.g., minimum trace width, spacing, and via drill tolerances) to avoid c",
    "source_file": "03_design_guidelines_and_workflow_overview.docs.md",
    "chunk_id": 10
  },
  {
    "text": "or‑manufacturing checklist (e.g., minimum trace width, spacing, and via drill tolerances) to avoid costly revisions. 11. Summary of Best Practices Begin with a clear definition of system requirements and a realistic component list that aligns with the chosen fab house’s capabilities. Leverage KiCad’s ERC and DRC tools early and often; resolve all warnings before moving to the next stage. Choose a stack‑up that balances cost with the need for controlled impedance; document the decision for the fabricator. Prioritize component placement that minimizes critical trace lengths and supports efficient thermal dissipation. Apply DFM/DFA guidelines—rounded trace ends, adequate annular rings, consistent component orientation—to reduce assembly risk. Produce a complete, well‑organized set of fabricat",
    "source_file": "03_design_guidelines_and_workflow_overview.docs.md",
    "chunk_id": 11
  },
  {
    "text": "nt component orientation—to reduce assembly risk. Produce a complete, well‑organized set of fabrication and assembly files, and maintain open communication with the manufacturer to incorporate yield feedback into future revisions. By adhering to this workflow and the associated design principles, engineers can confidently develop intermediate‑level PCBs that meet performance targets while remaining cost‑effective and manufacturable.",
    "source_file": "03_design_guidelines_and_workflow_overview.docs.md",
    "chunk_id": 12
  },
  {
    "text": "Operational Requirements and Component Selection --- 1. High‑Level Design Goals The board was conceived to satisfy three top‑level requirements : | Requirement | Rationale | |------------|-----------| | Demonstration platform – a medium‑complexity PCB that can be used to record a tutorial video. | Guarantees that the design remains approachable while still showcasing advanced KiCad features. | | Modern MCU with wireless capability – an ESP‑32 (Wi‑Fi/BLE) with ample processing headroom. | Provides a realistic IoT use‑case and forces the inclusion of power‑management, sensor, and storage subsystems. | | Manufacturability at a professional fab – the final design must be fabricable by NextPCB (or an equivalent low‑cost, high‑volume house). | Drives component‑availability checks, DFM‑friendly f",
    "source_file": "04_operational_requirements_and_component_selection.docs.md",
    "chunk_id": 0
  },
  {
    "text": "r an equivalent low‑cost, high‑volume house). | Drives component‑availability checks, DFM‑friendly footprints, and a stack‑up that matches typical fab capabilities. | A “plus‑one” requirement was added: the board must be four‑layer to accommodate the required signal density, power distribution, and EMI control while still being cost‑effective. [Verified] --- 2. Component Selection Strategy 2.1 Availability‑First Sourcing Primary distributor: SnapMagic (or any equivalent distributor with real‑time stock data). Selection criteria: In‑stock status → guarantees that the BOM can be fulfilled without lead‑time surprises. Presence of a 3‑D model in the distributor’s library → enables visual clearance checks in the 3‑D viewer. Well‑defined footprint that matches the KiCad library (or a verified cu",
    "source_file": "04_operational_requirements_and_component_selection.docs.md",
    "chunk_id": 1
  },
  {
    "text": "ce checks in the 3‑D viewer. Well‑defined footprint that matches the KiCad library (or a verified custom footprint). By anchoring the BOM to a live‑stock source, the design team eliminates the classic “design‑then‑search” loop that often leads to last‑minute part swaps. [Inference] 2.2 Critical vs. Non‑Critical Parts Critical parts (e.g., USB‑C receptacle, power‑management ICs, ESP‑32 module) were cross‑checked against multiple distributors and locked to a single part number with a verified footprint and 3‑D model. Non‑critical passive components (standard resistors, generic capacitors) were left as generic values in the schematic, allowing the fab to source the cheapest equivalent. 2.3 3‑D Model Integration Every component that could affect board height or mechanical clearance (connectors",
    "source_file": "04_operational_requirements_and_component_selection.docs.md",
    "chunk_id": 2
  },
  {
    "text": "Model Integration Every component that could affect board height or mechanical clearance (connectors, sensors, the USB‑C jack) received a representative 3‑D model. This practice: Confirms that there are no physical interferences once the board is populated. Provides a visual aid for reviewers and for the assembly house to verify component orientation. [Verified] --- 3. Signal Conditioning and Power Integrity 3.1 Decoupling Strategy Placement: Decoupling capacitors are placed as close as possible to each IC’s power pins (e.g., C8 sits directly on top of the ESP‑32). Types & values: A mix of ceramic (high‑frequency) and tantalum (low‑frequency) devices is used to cover a broad spectrum of noise. The exact values are taken from each device’s datasheet. [Verified] Why it matters: Near‑pin plac",
    "source_file": "04_operational_requirements_and_component_selection.docs.md",
    "chunk_id": 3
  },
  {
    "text": "e. The exact values are taken from each device’s datasheet. [Verified] Why it matters: Near‑pin placement minimizes loop inductance, improving transient response and reducing voltage droop during high‑current events. [Inference] A solid ground plane underneath the decoupling network provides a low‑impedance return path, further suppressing EMI. [Inference] 3.2 Pull‑Up / Pull‑Down Resistors I²C bus (SDA/SCL) to the BME280 sensor uses pull‑up resistors on both lines, ensuring reliable startup and bus arbitration. Pull‑ups are sized according to the bus capacitance and the ESP‑32’s I²C driver specifications (as recommended in the sensor’s datasheet). [Verified] 3.3 Power‑Rail Decoupling The 3.3 V inner plane is reinforced with a large copper pour that acts as a distributed bulk capacitor, red",
    "source_file": "04_operational_requirements_and_component_selection.docs.md",
    "chunk_id": 4
  },
  {
    "text": " V inner plane is reinforced with a large copper pour that acts as a distributed bulk capacitor, reducing voltage ripple across the board. [Inference] --- 4. Schematic Organization A multi‑page schematic was adopted to keep the design readable: | Page | Content | |------|---------| | Root | Power management, battery‑charging circuitry. | | Page 2 | ESP‑32 core, SD‑card interface, USB power‑delivery. | | Page 3 | Sensor cluster (BME280, etc.). | | Page 4 | User‑interface: OLED display, breakout GPIOs, reset/boot buttons. | Segregating functional blocks prevents a single, unwieldy sheet and makes ERC (Electrical Rule Check) runs faster because each page can be validated independently. [Verified] --- 5. PCB Stack‑up and Layer Allocation The board uses a four‑layer stack‑up that balances cost,",
    "source_file": "04_operational_requirements_and_component_selection.docs.md",
    "chunk_id": 5
  },
  {
    "text": "d] --- 5. PCB Stack‑up and Layer Allocation The board uses a four‑layer stack‑up that balances cost, signal integrity, and thermal performance: Ground plane provides a low‑impedance return for high‑speed signals and a shield against radiated emissions. [Verified] Power plane supplies a stable 3.3 V rail to the ESP‑32 and peripherals, reducing IR drop and simplifying decoupling. [Inference] Signal layers are kept relatively sparse to ease routing and to keep the copper density within fab tolerances. [Inference] 5.1 Stack‑up Justification Four layers are the minimum required to separate analog/digital grounds, provide a dedicated power plane, and still leave enough routing channels for the dense ESP‑32 pinout. The chosen stack‑up is compatible with standard FR‑4 processes used by NextPCB, av",
    "source_file": "04_operational_requirements_and_component_selection.docs.md",
    "chunk_id": 6
  },
  {
    "text": "se ESP‑32 pinout. The chosen stack‑up is compatible with standard FR‑4 processes used by NextPCB, avoiding the need for exotic materials or micro‑vias. [Verified] --- 6. Copper Zones, Trace Widths, and Thermal Management 6.1 Copper Zones Ground zone (inner layer 1) is a solid pour that follows the board outline, with a clearance margin to prevent accidental shorts. 3.3 V zone (inner layer 2) mirrors the ground pour, providing a low‑impedance distribution network for the entire board. Power‑rail zones on the outer signal layers are used for high‑current paths (e.g., the main 3.3 V feed from the regulator to the ESP‑32). These zones improve thermal spreading and reduce voltage drop across the board, especially under burst loads from Wi‑Fi transmission. [Inference] 6.2 Trace Width Selection P",
    "source_file": "04_operational_requirements_and_component_selection.docs.md",
    "chunk_id": 7
  },
  {
    "text": "board, especially under burst loads from Wi‑Fi transmission. [Inference] 6.2 Trace Width Selection Power traces are deliberately wide (often several mils) to handle the board’s peak current without excessive heating. Signal traces are kept narrow (typical 6‑8 mil) because they carry only low‑current logic signals. Widths were chosen based on the KiCad Design Rules and the manufacturer’s current‑carrying capacity charts . [Verified] 6.3 Thermal Considerations The solid copper planes act as heat sinks , dissipating heat generated by the ESP‑32 and the voltage regulator. No dedicated thermal vias were required because the power dissipation stays within the limits of the chosen copper thickness and board size. [Speculation] --- 7. Design‑for‑Manufacturability (DFM) Practices | Practice | Benef",
    "source_file": "04_operational_requirements_and_component_selection.docs.md",
    "chunk_id": 8
  },
  {
    "text": "and board size. [Speculation] --- 7. Design‑for‑Manufacturability (DFM) Practices | Practice | Benefit | |----------|---------| | Verified footprints (matching manufacturer‑approved land patterns) | Eliminates assembly re‑work caused by mis‑aligned pads. | | 3‑D clearance checks using the integrated model viewer | Detects mechanical clashes before fabrication. | | Standardized pad sizes for common passives | Allows the fab to use generic stencil files, reducing cost. | | Explicit BOM fields (manufacturer part number, distributor link, 3‑D model reference) | Streamlines the procurement and assembly workflow for the fab. | | Avoidance of blind/micro‑vias | Keeps the board within the capabilities of low‑cost fab houses like NextPCB. | By embedding these DFM considerations early, the design re",
    "source_file": "04_operational_requirements_and_component_selection.docs.md",
    "chunk_id": 9
  },
  {
    "text": "es of low‑cost fab houses like NextPCB. | By embedding these DFM considerations early, the design remains cost‑effective while still meeting the functional requirements. [Verified] --- 8. Development Workflow Overview The flow emphasizes early verification of component availability and continuous DFM checks , which are crucial for a smooth hand‑off to the fab. [Verified] --- 9. Subsystem Interaction Diagram The diagram shows the primary signal paths and the shared power/ground infrastructure , reinforcing why a dedicated ground and 3.3 V plane are essential for reliable operation. [Verified] --- Key Takeaways Signal integrity starts with proper decoupling and pull‑up placement; proximity to IC pins is non‑negotiable. Component sourcing should be locked to in‑stock parts with verified footp",
    "source_file": "04_operational_requirements_and_component_selection.docs.md",
    "chunk_id": 10
  },
  {
    "text": "IC pins is non‑negotiable. Component sourcing should be locked to in‑stock parts with verified footprints and 3‑D models to avoid late‑stage redesigns. A four‑layer stack‑up with dedicated ground and power planes provides the necessary EMI shielding and low‑impedance distribution for an ESP‑32‑centric IoT board while staying within low‑cost fab capabilities. DFM awareness throughout the design (footprints, clearances, via strategy) ensures that the board can be fabricated and assembled without costly iterations. By adhering to these practices, the resulting PCB meets the operational goals, remains manufacturable at a modern fab, and serves as a solid reference design for future IoT projects.",
    "source_file": "04_operational_requirements_and_component_selection.docs.md",
    "chunk_id": 11
  },
  {
    "text": "Researching and Sourcing Components This section documents the systematic approach used to research, select, and organise every part that populates the ESP‑32‑based IoT board. It captures the engineering rationale, the constraints that shaped the design, and the best‑practice workflow that keeps the schematic and layout clean, reproducible, and manufacturable. --- 1. System‑level Architecture The board is organised around four functional subsystems that interact through the ESP‑32 MCU: | Subsystem | Primary Parts | Purpose | |-----------|---------------|---------| | Core MCU | ESP‑32‑D0WDQ6 (dual‑core, Wi‑Fi / BLE, integrated antenna) | Central processing, wireless communication, AI inference | | Sensors | BME280 (temperature / pressure / humidity), MEMS microphone, ambient‑light sensor | ",
    "source_file": "05_researching_and_sourcing_components.docs.md",
    "chunk_id": 0
  },
  {
    "text": "e | | Sensors | BME280 (temperature / pressure / humidity), MEMS microphone, ambient‑light sensor | Acquire environmental data for IoT telemetry | | Power Management | USB‑C 3.0 receptacle, 2 × Li‑ion battery connector, DC‑DC buck/boost regulators, protection fuse | Dual‑source power (USB or battery) with seamless switchover | | Data Storage & UI | Micro‑SD card module, 8‑Mbit SPI flash, tactile buttons, status LEDs | Local logging, firmware/config storage, user interaction | The relationships are illustrated in the flowchart below. The diagram shows the high‑level signal paths and power distribution. All subsystems share a common ground plane to minimise EMI and ensure reliable reference for the analog sensors. [Verified] --- 2. Component Selection Criteria 2.1 MCU – ESP‑32 Processing & C",
    "source_file": "05_researching_and_sourcing_components.docs.md",
    "chunk_id": 1
  },
  {
    "text": "r the analog sensors. [Verified] --- 2. Component Selection Criteria 2.1 MCU – ESP‑32 Processing & Connectivity – Dual‑core architecture provides ample headroom for real‑time sensor fusion and on‑board AI inference. Integrated 2.4 GHz Wi‑Fi and BLE remove the need for external transceivers. Antenna Integration – The ESP‑32’s on‑board PCB antenna imposes strict placement rules (clearance from copper, keep‑out from metal enclosures). The chosen footprint follows the manufacturer‑recommended “Position 3” layout, combined with a secondary placement that keeps the antenna recessed to protect it inside a project box. [Inference] 2.2 Sensors BME280 – Provides temperature, pressure, and humidity in a single package; requires a low‑noise I²C pull‑up network and a decoupling capacitor close to the V",
    "source_file": "05_researching_and_sourcing_components.docs.md",
    "chunk_id": 2
  },
  {
    "text": "a single package; requires a low‑noise I²C pull‑up network and a decoupling capacitor close to the VDD pin. MEMS Microphone – Needs an AC‑coupling capacitor and a bias resistor; placed away from the RF antenna to avoid desensitising the Wi‑Fi front‑end. [Inference] Light Sensor – Simple photodiode or phototransistor interface; also kept clear of high‑frequency traces. 2.3 Power Management USB‑C 3.0 Receptacle – Chosen for its robust mechanical profile and 5 V VBUS capability. The initial connector footprint proved too large for the board edge, prompting a redesign after a DRC run flagged clearance violations. [Verified] Battery Connector – A dedicated 2‑pin JST‑PH plug with reverse‑polarity protection diode and a fuse for over‑current safety. Regulation – A buck‑boost converter supplies a ",
    "source_file": "05_researching_and_sourcing_components.docs.md",
    "chunk_id": 3
  },
  {
    "text": "protection diode and a fuse for over‑current safety. Regulation – A buck‑boost converter supplies a stable 3.3 V rail to the ESP‑32 and peripherals; the converter’s recommended layout (short high‑current loops, copper pours for input/output caps) is followed verbatim from the datasheet. 2.4 Storage Micro‑SD Card Module – Offers high‑capacity, removable logging; communicates via SPI. The module is placed on the board periphery to simplify board‑to‑card insertion and to keep the SD‑card traces short. On‑Board Flash (8 Mbit SPI) – Stores firmware, calibration data, and configuration files. It complements the SD card by providing fast, non‑volatile storage that survives power cycles without user intervention. 2.5 User Interface & Connectors Tactile Buttons – “Boot” and “Enable” buttons are gro",
    "source_file": "05_researching_and_sourcing_components.docs.md",
    "chunk_id": 4
  },
  {
    "text": " intervention. 2.5 User Interface & Connectors Tactile Buttons – “Boot” and “Enable” buttons are grouped near the ESP‑32’s reset pins to minimise trace length and debounce circuitry. Status LEDs – Placed on the board edge for easy visual inspection; each LED is driven through a current‑limiting resistor sized per the LED’s forward voltage. --- 3. Library, Symbol, and Footprint Management | Tool / Source | What It Provides | How It Is Integrated | |---------------|------------------|----------------------| | SnapEDA / SnapMagic | Symbol, footprint, 3D model, datasheet PDF | Downloaded files are stored in the project’s libraries/ folder; KiCad’s Symbol and Footprint editors import them directly. | | Component Search Engines (e.g., Octopart, Digi‑Key) | Real‑time stock & pricing, alternate pa",
    "source_file": "05_researching_and_sourcing_components.docs.md",
    "chunk_id": 5
  },
  {
    "text": "y. | | Component Search Engines (e.g., Octopart, Digi‑Key) | Real‑time stock & pricing, alternate part numbers | Used to verify availability before finalising the BOM; alternate parts are recorded in KiCad’s Fields table. | | Manufacturer Portals (TI, Silicon Labs, etc.) | Reference schematics, application notes, recommended layout guidelines | Directly copied into the schematic where applicable (e.g., power‑stage reference designs). | All parts are annotated in KiCad with custom fields: Source – URL or distributor part number. Datasheet – Relative path to the PDF stored in the project directory. Notes – Design‑specific constraints (e.g., “keep‑out 5 mm from antenna”). These fields enable rapid traceability, simplify hand‑off to contract manufacturers, and support automated BOM generation.",
    "source_file": "05_researching_and_sourcing_components.docs.md",
    "chunk_id": 6
  },
  {
    "text": "pid traceability, simplify hand‑off to contract manufacturers, and support automated BOM generation. [Verified] --- 4. Design‑for‑Manufacturability (DFM) & Design‑for‑Assembly (DFA) 1. Component Availability – Parts that were out of stock during the initial layout (e.g., the first USB‑C connector) were swapped for a more readily available package before the final DRC run. This avoids costly redesigns after fabrication. [Inference] 2. Footprint Density – High‑density, fine‑pitch components (e.g., the ESP‑32 QFN) are placed with a minimum 0.5 mm clearance to the board edge and a 0.2 mm keep‑out from the antenna to satisfy EMI guidelines. [Speculation] 3. Grouping of Related Functions – Power‑stage components (regulators, bulk caps, fuses) are clustered near the power entry points; sensor sup",
    "source_file": "05_researching_and_sourcing_components.docs.md",
    "chunk_id": 7
  },
  {
    "text": "tage components (regulators, bulk caps, fuses) are clustered near the power entry points; sensor support circuitry (bias resistors, filtering caps) stays adjacent to the respective sensor pins. This reduces trace lengths, improves signal integrity, and eases assembly testing. [Verified] 4. Mechanical Constraints – The board dimensions were kept as compact as possible while respecting the manufacturer‑specified antenna placement zones. The final outline leaves a 2 mm margin around the antenna to protect it from enclosure metal. [Inference] --- 5. Datasheet‑Driven Design Every component’s reference design from its datasheet is reproduced in the schematic wherever feasible: Power Regulators – Input and output capacitors placed exactly as recommended (type, ESR, placement). RF Antenna – Ground",
    "source_file": "05_researching_and_sourcing_components.docs.md",
    "chunk_id": 8
  },
  {
    "text": "nput and output capacitors placed exactly as recommended (type, ESR, placement). RF Antenna – Ground plane cut‑outs and keep‑out zones follow the ESP‑32’s layout guide. Sensors – Pull‑up/down resistor values and filter capacitor placements are taken verbatim from the manufacturers’ application notes. Storing the original PDF alongside the KiCad project ensures that future reviewers can verify that the implemented circuitry matches the vendor’s intent. [Verified] --- 6. Toolchain & Version Management KiCad 8 (stable) – Used for the final production schematic and layout. KiCad 9 (release‑candidate) – Employed for early‑stage experimentation with new footprint libraries and 3‑D view improvements. Maintaining both versions side‑by‑side prevents lock‑in to a single release and allows the design",
    "source_file": "05_researching_and_sourcing_components.docs.md",
    "chunk_id": 9
  },
  {
    "text": "s. Maintaining both versions side‑by‑side prevents lock‑in to a single release and allows the designer to adopt new features as they mature. [Verified] All project files—including symbols, footprints, 3‑D models, and datasheets—are kept under version control (e.g., Git) with a clear directory hierarchy: This structure guarantees reproducibility and simplifies hand‑off to PCB fabricators and assemblers. [Verified] --- 7. Key Take‑aways & Best Practices | Practice | Reason | |----------|--------| | Research before design – Gather symbols, footprints, and datasheets early to avoid mid‑project interruptions. | Reduces redesign cycles and keeps the schematic clean. | | Record source information in schematic fields – URL, part number, and notes. | Enables traceability, eases BOM generation, and ",
    "source_file": "05_researching_and_sourcing_components.docs.md",
    "chunk_id": 10
  },
  {
    "text": "n schematic fields – URL, part number, and notes. | Enables traceability, eases BOM generation, and improves communication with manufacturers. | | Follow manufacturer layout recommendations – Especially for RF antennas and high‑speed interfaces. | Guarantees compliance with EMI/EMC requirements and maximises performance. | | Validate component availability – Use distributor search engines to confirm stock before finalising the BOM. | Prevents supply‑chain delays and costly redesigns. | | Group related circuitry – Power, sensor, and storage blocks stay physically close to their respective IC pins. | Minimises trace length, reduces noise coupling, and simplifies testing. | | Maintain a clean project directory – Separate libraries, datasheets, and design files. | Facilitates version control a",
    "source_file": "05_researching_and_sourcing_components.docs.md",
    "chunk_id": 11
  },
  {
    "text": "roject directory – Separate libraries, datasheets, and design files. | Facilitates version control and collaborative work. | | Leverage multiple KiCad versions – Stable for production, RC for early‑stage feature testing. | Balances reliability with access to newer library/3‑D capabilities. | By adhering to these guidelines, the resulting PCB is not only functionally robust but also ready for efficient manufacturing and future iteration. [Verified]",
    "source_file": "05_researching_and_sourcing_components.docs.md",
    "chunk_id": 12
  },
  {
    "text": "Setting Up KiCad 9 for the Project This section documents the complete workflow for preparing a KiCad 9 project that targets an ESP‑32‑based board. It captures the decisions, constraints, and best‑practice recommendations that arise when moving from a raw bill‑of‑materials (BOM) to a fully‑configured KiCad environment ready for schematic capture and PCB layout. --- 1. Overview A clean, reproducible project layout begins with two parallel activities : 1. Component research & library acquisition – gathering datasheets, symbols, and footprints. 2. KiCad environment configuration – creating the project folder, setting editor preferences, and loading the required libraries and plugins. Both activities are independent of the KiCad version you run; multiple KiCad installations can coexist on the ",
    "source_file": "06_setting_up_kicad_9_for_the_project.docs.md",
    "chunk_id": 0
  },
  {
    "text": "ities are independent of the KiCad version you run; multiple KiCad installations can coexist on the same workstation without conflict. [Verified] --- 2. Preparing the Bill of Materials and Libraries | Activity | Typical effort | Tools / Sources | |----------|----------------|-----------------| | Identify every part (ICs, passive components, connectors) | ~5–6 h for a modest design | Manufacturer datasheets, online part‑search portals (e.g., SnapEDA, UltraLibrarian) | | Download symbol (.kicad sym) and footprint (.kicad mod) files | Included in the above effort | Same portals; often provide both files in a single package | | Verify footprints against mechanical drawings | Critical for fit & clearance | 3‑D viewer in KiCad, mechanical CAD reference models | > Why this matters – A complete, v",
    "source_file": "06_setting_up_kicad_9_for_the_project.docs.md",
    "chunk_id": 1
  },
  {
    "text": "learance | 3‑D viewer in KiCad, mechanical CAD reference models | > Why this matters – A complete, verified library set eliminates later re‑work, prevents ERC/DRC violations, and ensures that the generated BOM matches the fabricated board. [Inference] --- 3. Creating the KiCad Project Structure 1. Select an existing project directory – KiCad can store all project files (.kicad pro, .kicad sch, .kicad pcb, etc.) directly in a pre‑created folder. 2. Disable “Create new folder” – this avoids an extra level of nesting and keeps the directory layout tidy. 3. Name the project – e.g., kicad9 esp32 demo project. > Storing the project alongside the library folder simplifies relative path handling for project‑specific libraries. [Inference] --- 4. Configuring Global and Project‑Specific Settings 4.1",
    "source_file": "06_setting_up_kicad_9_for_the_project.docs.md",
    "chunk_id": 2
  },
  {
    "text": " project‑specific libraries. [Inference] --- 4. Configuring Global and Project‑Specific Settings 4.1 Schematic Editor Preferences | Setting | Recommended value | Rationale | |---------|-------------------|-----------| | High‑quality anti‑aliasing | Enabled | Improves readability of symbols and nets, especially on high‑resolution displays. [Verified] | | Display options | Defaults (grid, net names, pin numbers) | Adequate for most designs; can be tweaked later. | | Grid list | 150 mil, 25 mil, 10 mil (plus fast‑switching 50 mil, 25 mil) | Provides coarse placement for large blocks and fine placement for dense components. [Verified] | | Annotation | Automatic, sequential | Guarantees unique reference designators across the schematic. | 4.2 PCB Editor Preferences | Setting | Recommended value",
    "source_file": "06_setting_up_kicad_9_for_the_project.docs.md",
    "chunk_id": 3
  },
  {
    "text": "ference designators across the schematic. | 4.2 PCB Editor Preferences | Setting | Recommended value | Rationale | |---------|-------------------|-----------| | Crosshair mode | Four‑window crosshairs | Facilitates precise alignment of components and tracks across the full canvas. [Verified] | | Grid overrides | Same list as schematic (plus any custom grids) | Keeps placement consistency between schematic and layout. | | Origin access & editing options | Defaults (unless a custom origin is required for mechanical alignment) | Simpler for a single‑board design. | > Keeping schematic and PCB grid settings synchronized reduces accidental mis‑alignment when transferring components from schematic to layout. [Inference] --- 5. Managing Grids and Crosshairs for Precise Placement - Grid selection ",
    "source_file": "06_setting_up_kicad_9_for_the_project.docs.md",
    "chunk_id": 4
  },
  {
    "text": " to layout. [Inference] --- 5. Managing Grids and Crosshairs for Precise Placement - Grid selection : Use the coarse grid (150 mil) for block‑level placement (e.g., MCU, power module) and switch to finer grids (25 mil, 10 mil) when routing high‑density nets or placing fine‑pitch components. - Fast‑switching grids : The 50 mil / 25 mil shortcuts allow rapid toggling without opening the grid dialog, speeding up iterative placement. - Crosshair visibility : Enabling the four‑window crosshair draws a full‑screen guide that snaps to the active grid, making it trivial to line up pads, vias, and keep‑out zones. > These visual aids are especially valuable when working with ESP‑32 footprints that have many pins and when routing differential pairs for Wi‑Fi/BT signals. [Inference] --- 6. Installing ",
    "source_file": "06_setting_up_kicad_9_for_the_project.docs.md",
    "chunk_id": 5
  },
  {
    "text": "e many pins and when routing differential pairs for Wi‑Fi/BT signals. [Inference] --- 6. Installing and Leveraging Useful Plugins | Plugin | Core functionality | Recommendation | |--------|--------------------|----------------| | Interactive HTML BOM | Generates a web‑viewable BOM with part links and 3‑D models. | Useful for design reviews and procurement. | | PCB Action Tools | Batch operations (e.g., renumbering, netlist manipulation). | Saves time on large designs. | | Round Tracks | Converts straight tracks to rounded‑corner traces for better manufacturability. | Improves DFM scores. | | Free Routing | Automatic routing engine that respects design rules. | Ideal for initial placement of power nets and bulk routing. | | HQ DFM | Performs high‑quality Design‑for‑Manufacturability checks ",
    "source_file": "06_setting_up_kicad_9_for_the_project.docs.md",
    "chunk_id": 6
  },
  {
    "text": "power nets and bulk routing. | | HQ DFM | Performs high‑quality Design‑for‑Manufacturability checks (clearance, drill‑hole tolerances, etc.). | Must be run before generating Gerbers. | > Minimum required set – Free Routing (to accelerate early routing) and HQ DFM (to catch manufacturability issues before release). [Verified] --- 7. Importing Symbol and Footprint Libraries 1. Open Preferences → Manage Symbol Libraries (or Footprint Libraries ). 2. Select “Project Specific” rather than “Global” unless the library will be reused across many projects. This keeps the project self‑contained and simplifies version control. [Inference] 3. Add a library : - Click the folder icon, navigate to the project’s libraries/footprints (or symbols) directory. - Choose the desired .kicad mod (or .kicad sym) f",
    "source_file": "06_setting_up_kicad_9_for_the_project.docs.md",
    "chunk_id": 7
  },
  {
    "text": "ect’s libraries/footprints (or symbols) directory. - Choose the desired .kicad mod (or .kicad sym) files. - Assign a nickname (e.g., esp32 project footprints) for quick lookup in the library picker. 4. Repeat for symbols – KiCad requires individual selection or multi‑select; bulk‑selecting the entire folder is not supported. > Using a nickname avoids path‑related errors when the project is moved between machines or shared via version‑control systems. [Inference] --- 8. Best‑Practice Checklist | ✅ Item | Why it matters | |--------|----------------| | BOM and library files are stored inside the project folder . | Guarantees reproducibility and simplifies repository commits. | | Project‑specific libraries are used for all parts unique to the design. | Prevents accidental library updates that ",
    "source_file": "06_setting_up_kicad_9_for_the_project.docs.md",
    "chunk_id": 8
  },
  {
    "text": "c libraries are used for all parts unique to the design. | Prevents accidental library updates that could break the layout. | | Grid and crosshair settings are aligned between schematic and PCB editors. | Reduces placement errors when transferring components. | | Free Routing and HQ DFM plugins are installed and enabled. | Accelerates early routing and catches manufacturability problems early. | | All footprints are verified against the component datasheet before placement. | Avoids clearance violations and ensures correct pad dimensions. | | High‑quality anti‑aliasing is enabled for both editors. | Improves visual inspection, especially on high‑resolution monitors. | --- 9. Visual Summary of the Setup Flow The flowchart illustrates the logical progression from component research to a read",
    "source_file": "06_setting_up_kicad_9_for_the_project.docs.md",
    "chunk_id": 9
  },
  {
    "text": "f the Setup Flow The flowchart illustrates the logical progression from component research to a ready‑to‑use KiCad environment. [Verified] --- Closing Remarks By adhering to the configuration steps and best‑practice guidelines outlined above, the KiCad 9 environment becomes a deterministic, reproducible platform for the ESP‑32 demo board. This foundation minimizes downstream errors, accelerates the design cycle, and ensures that the final Gerber set passes both ERC/DRC and HQ DFM validation before shipment to the fabricator. [Inference]",
    "source_file": "06_setting_up_kicad_9_for_the_project.docs.md",
    "chunk_id": 10
  },
  {
    "text": "Creating the Schematic This section documents the systematic approach used to build the schematic for the ESP‑32 sensor board . It captures the architectural decisions, component‑selection strategy, net‑naming conventions, and the design‑for‑manufacturability (DFM) practices that were applied. The goal is to provide a reproducible workflow that can be followed for similar mixed‑signal, low‑power designs. --- 1. Project Structure & Sheet Organization A clear hierarchy reduces visual clutter and makes later layout work easier. The schematic is split into four logical pages : | Sheet | Primary Function | Typical Contents | |------|------------------|------------------| | 1 – USB & Power | USB receptacle, Li‑Po charger, 5 V/3.3 V regulators, poly‑fuse, bulk decoupling | USB‑C connector, MCP738",
    "source_file": "07_creating_the_schematic.docs.md",
    "chunk_id": 0
  },
  {
    "text": "eceptacle, Li‑Po charger, 5 V/3.3 V regulators, poly‑fuse, bulk decoupling | USB‑C connector, MCP73871 charger, LM1117 LDO, JST‑XH battery connector, power‑LEDs | | 2 – MCU & USB‑to‑UART | ESP‑32‑C3 module, USB‑UART bridge, status LEDs | ESP‑32‑C3, FTDI‑style converter, LED indicators | | 3 – Sensors | Analog/digital sensor interfaces, I²C bus, ADC inputs | Temperature, humidity, pressure sensors, I²C pull‑ups | | 4 – User Interface | Buttons, displays, user‑feedback circuitry | Push‑buttons, OLED driver, additional LEDs | Each sheet is created as a hierarchical symbol so that higher‑level sheets can reference the lower‑level nets without duplicating symbols. This approach also enables independent ERC checks per sheet. The diagram shows the logical data‑flow between the four schematic shee",
    "source_file": "07_creating_the_schematic.docs.md",
    "chunk_id": 1
  },
  {
    "text": "endent ERC checks per sheet. The diagram shows the logical data‑flow between the four schematic sheets. --- 2. Library Management All required symbols were imported into the Project‑Specific library to guarantee version control and reproducibility. The workflow used: 1. Batch import – All .lib files were selected with Shift‑click and opened simultaneously. 2. Verification – Each symbol (e.g., SS52400 USB‑C receptacle, MCP73871 charger, LM1117 LDO) was cross‑checked against the manufacturer’s datasheet to ensure pin‑out accuracy. 3. Naming convention – Symbols retain the manufacturer part number as the reference designator prefix (e.g., U1 for the charger IC, U2 for the LDO). This makes Bill‑of‑Materials (BOM) extraction straightforward. > Best practice: Keep a dedicated library folder per ",
    "source_file": "07_creating_the_schematic.docs.md",
    "chunk_id": 2
  },
  {
    "text": "of‑Materials (BOM) extraction straightforward. > Best practice: Keep a dedicated library folder per project and commit it to version control. This prevents accidental symbol updates that could break pin compatibility. [Verified] --- 3. Component Placement & Logical Grouping 3.1 Power‑Domain Blocks - USB‑C block – All USB‑related parts (connector, poly‑fuse, 0.1 µF input filter) are placed together. - Charging block – MCP73871, its sense resistors, and the battery‑connector JST‑XH are clustered to reflect the physical proximity required on the PCB. - Regulation block – LM1117 LDO, its input/output decoupling caps (0.1 µF ceramic + 10 µF electrolytic) are placed adjacent to the regulator pins to minimise loop inductance. > Design rule: Decoupling capacitors should be placed as close as possi",
    "source_file": "07_creating_the_schematic.docs.md",
    "chunk_id": 3
  },
  {
    "text": "to minimise loop inductance. > Design rule: Decoupling capacitors should be placed as close as possible to the power pins they serve. This reduces high‑frequency impedance and improves transient response. [Verified] 3.2 Indicator LEDs Three LEDs (red, green, blue) indicate charging status. Each LED is paired with a current‑limiting resistor (470 Ω) sized for the LED forward current and the 3.3 V rail. The LEDs are grouped near the regulator output to keep the trace length short and to simplify routing of the common anode to the 3.3 V net. > Inference: The 470 Ω value was chosen assuming a typical LED forward voltage of ~2 V and a target current of ~5 mA ( (3.3 V‑2 V)/470 Ω ≈ 2.8 mA ). This provides visible illumination while conserving power. 3.3 Pull‑Down Resistors - USB CC pins – 5.1 kΩ ",
    "source_file": "07_creating_the_schematic.docs.md",
    "chunk_id": 4
  },
  {
    "text": "rovides visible illumination while conserving power. 3.3 Pull‑Down Resistors - USB CC pins – 5.1 kΩ pull‑downs on CC1/CC2 ensure proper USB‑C detection when no host is attached. - GPIO status pins – 10 kΩ pull‑downs on unused MCU pins prevent floating inputs that could increase power consumption. > Speculation: The 5.1 kΩ value follows the USB‑C specification for default pull‑down on the configuration channel. --- 4. Net Naming & Differential Pair Handling 4.1 Naming Conventions - Power nets – +5V USB, +3V3, VBAT, VSS (ground). - USB data – USB DP and USB DN (differential pair). The suffix P/N is required by KiCad to treat the pair as a differential pair for later length‑matching and impedance control. - Status signals – CHG GOOD, CHG DONE, CHG ACTIVE (mapped to LED anodes). > Best practic",
    "source_file": "07_creating_the_schematic.docs.md",
    "chunk_id": 5
  },
  {
    "text": "ce control. - Status signals – CHG GOOD, CHG DONE, CHG ACTIVE (mapped to LED anodes). > Best practice: Use uppercase, underscore‑separated names for nets. This avoids case‑sensitivity issues in downstream tools (e.g., PCB layout, simulation). [Verified] 4.2 Differential Pair Declaration The USB data lines were labeled with the P/N suffix, enabling KiCad’s pair routing wizard . This ensures that the pair will be routed with matched length and controlled differential impedance (≈90 Ω) in the layout stage. > Inference: The designer intends to use the pair routing feature, which is essential for high‑speed USB 2.0 operation. --- 5. Power Flags & ERC Management KiCad treats pins marked as Power Input (PWR FLAG) specially during Electrical Rule Check (ERC) . The following steps were taken: 1. Ad",
    "source_file": "07_creating_the_schematic.docs.md",
    "chunk_id": 6
  },
  {
    "text": "nput (PWR FLAG) specially during Electrical Rule Check (ERC) . The following steps were taken: 1. Add PWR FLAG to the VSS pin of the MCP73871 and the VOUT pin of the LM1117. 2. Suppress “unconnected power pin” warnings by explicitly flagging that the designer is aware of the connection. > Best practice: Always place a PWR FLAG on any power‑input pin that is deliberately tied to a net (especially ground) to avoid false ERC errors. [Verified] --- 6. Hierarchical Sheet Integration A hierarchical symbol was placed on Sheet 1 to represent Sheet 2 (ESP‑32 subsystem). The symbol’s pins expose only the nets required by the higher‑level sheet (e.g., +3V3, GND, USB DP, USB DN, status LEDs). This encapsulation: - Reduces visual noise on the top‑level schematic. - Allows independent editing of the MCU",
    "source_file": "07_creating_the_schematic.docs.md",
    "chunk_id": 7
  },
  {
    "text": "sulation: - Reduces visual noise on the top‑level schematic. - Allows independent editing of the MCU sheet without affecting the power block. - Facilitates reuse of the MCU block in other projects. > Speculation: The hierarchical symbol likely includes a pin‑order that matches the physical connector layout on the PCB, simplifying placement during layout. --- 7. Design‑for‑Manufacturability (DFM) Considerations | Issue | Mitigation Implemented | |-------|------------------------| | Component density – Overcrowding of USB‑C and charger block could hinder solder paste application. | Grouped related parts, left clear spacing for the poly‑fuse and bulk capacitor. | | Via placement – High‑current paths (VBUS) require low‑impedance connections. | Planned a via‑in‑pad for the poly‑fuse to the copp",
    "source_file": "07_creating_the_schematic.docs.md",
    "chunk_id": 8
  },
  {
    "text": "paths (VBUS) require low‑impedance connections. | Planned a via‑in‑pad for the poly‑fuse to the copper pour, reducing current crowding. | | Silk‑screen readability – Small reference designators can be misread. | Used full part numbers (e.g., MCP73871) on the schematic and will propagate them to the silkscreen via the BOM. | | Backup & version control – Accidental loss of work. | Configured KiCad’s auto‑backup to keep ten snapshots, five minutes apart. | | Power‑net integrity – Ground loops can cause noise. | Added multiple ground symbols close to each functional block, ensuring a solid ground plane connection in the layout. | > Inference: The designer is aware of typical DFM pitfalls and proactively addresses them at the schematic stage, which reduces downstream re‑work. --- 8. Summary of ",
    "source_file": "07_creating_the_schematic.docs.md",
    "chunk_id": 9
  },
  {
    "text": "actively addresses them at the schematic stage, which reduces downstream re‑work. --- 8. Summary of Key Practices 1. Modular sheet hierarchy – separates power, MCU, sensors, and UI for clarity. 2. Project‑specific libraries – guarantee symbol consistency and traceability. 3. Logical grouping of related components – mirrors physical placement on the PCB. 4. Explicit net naming – facilitates automated checks and downstream routing. 5. Power flags & ERC handling – prevents false error reports. 6. DFM‑aware placement – leaves room for solder paste, vias, and silkscreen. 7. Version‑control‑friendly backups – safeguard design progress. Following this workflow yields a clean, well‑documented schematic that streamlines the transition to PCB layout, simulation, and manufacturing. --- End of Chapter",
    "source_file": "07_creating_the_schematic.docs.md",
    "chunk_id": 10
  },
  {
    "text": "tic that streamlines the transition to PCB layout, simulation, and manufacturing. --- End of Chapter 07 – Creating the Schematic",
    "source_file": "07_creating_the_schematic.docs.md",
    "chunk_id": 11
  },
  {
    "text": "Designing the ESP‑32 Circuitry This section documents the schematic architecture, component choices, and PCB‑level considerations for the ESP‑32‑C3‑based board. All recommendations follow the design decisions made in the schematic and are annotated with the level of certainty. --- 1. Overview The board is split into three hierarchical schematic sheets: | Sheet | Purpose | Designator Prefix | Colour (for visual aid) | |------|---------|-------------------|------------------------| | Root | Power entry, USB connector, global nets | – | – | | ESP‑32 | Core MCU, USB‑UART bridge, flash, SD‑card, status LEDs | U3‑U6, R‑C, J‑ | Light‑blue | | Sensors | Microphone pre‑amp, BME‑280, ambient‑light sensor | U‑, R‑, C‑ | Green | | User‑Interface | Buttons, displays, optional peripherals | – | Orange |",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 0
  },
  {
    "text": "sor | U‑, R‑, C‑ | Green | | User‑Interface | Buttons, displays, optional peripherals | – | Orange | The hierarchy enables clean net‑label propagation between subsystems and simplifies ERC/DRC checks. The diagram reflects the logical sheet relationships used in the design. --- 2. Hierarchical Schematic Organization Sheet Labels – Hierarchical labels (USB DP, USB DN, VBUS, VDD33) are placed on the ESP‑32 sheet and exposed on the root sheet via Place Sheet Pins . This method guarantees a single source of truth for each net and avoids accidental duplication. Colour‑Coded Symbols – Symbol fill colours (with opacity) are used to visually separate functional blocks. This practice improves readability during review and reduces the chance of wiring errors. Designator Consistency – All components a",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 1
  },
  {
    "text": "ity during review and reduces the chance of wiring errors. Designator Consistency – All components are renamed to match the engineering notes (e.g., U5 = ESD suppressor, U4 = CP2102 USB‑UART bridge, U3 = ESP‑32‑C3, U6 = SPI flash). Consistent designators simplify BOM generation and downstream assembly documentation. > Best practice: Keep a master spreadsheet of designators ↔︎ functional description and verify it against the schematic before proceeding to layout. [Verified] --- 3. USB Interface 3.1 USB‑UART Bridge (CP2102) Footprint – QFN‑20 package (U4). Selecting the correct land pattern is critical for reliable soldering; the 0.5 mm pitch requires a minimum aperture of 0.2 mm for via‑in‑pad if used. ESD Protection (U5) – A dedicated ESD suppressor (U5, 2SC6 package) is placed directly on",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 2
  },
  {
    "text": "d if used. ESD Protection (U5) – A dedicated ESD suppressor (U5, 2SC6 package) is placed directly on the D+ / D‑ lines. The suppressor clamps high‑voltage spikes before they reach the CP2102, preserving device integrity. Differential Pair Routing – Net names USB DP and USB DN include the + / ‑ suffixes, allowing the layout tool to treat them as a differential pair. Controlled‑impedance routing (≈ 90 Ω differential) is recommended for USB 2.0 high‑speed operation. Voltage Ladder for VBUS Detection – A resistor divider formed by R12 = 22 kΩ and R13 = 47.5 kΩ creates a scaled VBUS voltage (VBUS) that feeds the ESP‑32’s VBUS‑sense pin. Decoupling – C11 = 1 µF placed close to the CP2102 VDD pin filters USB power fluctuations. > Design tip: Keep the USB trace length under 5 cm and maintain a con",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 3
  },
  {
    "text": "ilters USB power fluctuations. > Design tip: Keep the USB trace length under 5 cm and maintain a constant spacing to the ground plane to preserve impedance. [Inference] 3.2 Power‑On Reset & Boot Reset Network – R11 = 1 kΩ pulls the ESP‑32 reset pin low through the reset button; a 0.1 µF (C10) and 4.7 µF (C9) capacitor pair provide the required RC time constant for a clean power‑on reset. Boot Button – Connected to the ESP‑32 GPIO0 (boot mode select) with a pull‑up resistor (R16 = 50 Ω series) to limit inrush current when the button is pressed. > Reliability note: Series resistors on GPIO lines help protect the MCU from electro‑static discharge and accidental short circuits. [Verified] --- 4. Core ESP‑32‑C3 Block 4.1 Pin Assignment Strategy | ESP‑32 Pin | Function | Net Name | Remarks | |--",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 4
  },
  {
    "text": " Core ESP‑32‑C3 Block 4.1 Pin Assignment Strategy | ESP‑32 Pin | Function | Net Name | Remarks | |------------|----------|----------|---------| | EN | Power‑enable | EN | Connected to reset network | | GPIO0 | Boot mode select | BOOT | Tied to button | | GPIO2 | I²C SCL (BME‑280) | SCL | Pull‑up 4.7 kΩ (R24, R25) | | GPIO3 | I²C SDA (BME‑280) | SDA | Pull‑up 4.7 kΩ | | GPIO4‑7 | SPI (Flash & SD) | MOSI, MISO, SCK, CS | Series 50 Ω resistors (R16, R19, R22) for signal conditioning | | GPIO8 | LED TX indicator | LED TX | Red LED + 330 Ω current‑limit | | GPIO9 | LED RX indicator | LED RX | Green LED + 330 Ω | | GPIO10‑11 | UART (debug) | UART TX, UART RX | Optional, routed to test points | All GPIOs used for high‑speed interfaces (SPI, UART) are placed near the respective peripheral footprin",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 5
  },
  {
    "text": " GPIOs used for high‑speed interfaces (SPI, UART) are placed near the respective peripheral footprints to minimise trace length and skew. 4.2 Decoupling Strategy Near‑Pin Bypass – Every VDD33 pin of the ESP‑32 receives a 0.1 µF ceramic capacitor (C7) placed within 1 mm of the pin. A bulk 10 µF electrolytic (C8) is located nearby to handle transient load. Power‑Rail Separation – The 3.3 V rail is split into a digital domain (ESP‑32, USB bridge) and an analog domain (sensor I²C, audio pre‑amp). Separate filtering caps are used to reduce digital noise coupling into analog sections. > DFM tip: Verify that the capacitor footprints do not violate the minimum copper‑to‑pad clearance rules of the chosen fab house. [Speculation] --- 5. SPI Flash & SD‑Card Subsystems 5.1 Shared SPI Bus Both the exte",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 6
  },
  {
    "text": "osen fab house. [Speculation] --- 5. SPI Flash & SD‑Card Subsystems 5.1 Shared SPI Bus Both the external flash (U6) and the micro‑SD card connector (J3) share the SPI bus (MOSI, MISO, SCK). Chip‑select lines (CS FLASH, CS SD) are individually controlled by the ESP‑32. Series Resistors – 50 Ω resistors (R16, R22) are placed on MOSI and MISO to dampen ringing and improve signal integrity at the relatively high SPI frequencies (up to 40 MHz). Pull‑Up on CS SD – R19 = 10 kΩ pulls the SD‑card CS line high when not selected, preventing accidental activation. 5.2 SD‑Card Connector Pin Usage (SPI mode) – Only CMD (MOSI), DAT0 (MISO), CLK, and CS are routed. The DAT1‑DAT3 pins are left unconnected (or tied to ground) because SPI mode does not require the 4‑bit SD bus. Test Points – Dedicated test p",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 7
  },
  {
    "text": "r tied to ground) because SPI mode does not require the 4‑bit SD bus. Test Points – Dedicated test points (TP MOSI, TP MISO, TP SCK, TP CS SD) are placed near the connector to facilitate in‑circuit verification without probing the fine‑pitch pins. > Signal‑integrity note: Keep the SPI traces short (< 2 cm) and maintain a constant spacing to the ground plane to control impedance. [Inference] 5.3 Flash Memory (U6) Power‑up Hold – The HOLD pin is tied to 3.3 V via a 0.1 µF capacitor (C14) to keep the flash active during normal operation. Decoupling – A 0.1 µF capacitor (C14) is placed close to the VCC pin of the flash. --- 6. Sensor Subsystem (Separate Sheet) The sensor sheet hosts: | Component | Function | Key Connections | |-----------|----------|-----------------| | BME‑280 | Temperature /",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 8
  },
  {
    "text": " | Function | Key Connections | |-----------|----------|-----------------| | BME‑280 | Temperature / Humidity / Pressure | I²C (SCL, SDA) with 4.7 kΩ pull‑ups | | Microphone Pre‑amp (MAX4466) | Analog audio front‑end | Powered from 3.3 V, output to ADC pin | | Ambient Light Sensor (TSL2561) | Light intensity | I²C bus (shared with BME‑280) | | Microphone (electret) | Acoustic source | Coupled to pre‑amp | All I²C devices share the same pull‑up network; the bus is terminated with the same 4.7 kΩ resistors used on the ESP‑32 sheet (R24, R25). > Design recommendation: Keep the I²C lines routed as a differential pair with matched lengths (< 5 mm mismatch) to minimise skew, especially when multiple devices are present. [Speculation] --- 7. Test‑Point Strategy Five test points are added for the ",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 9
  },
  {
    "text": "le devices are present. [Speculation] --- 7. Test‑Point Strategy Five test points are added for the SPI bus: | TP | Net | |----|-----| | TP MOSI | MOSI | | TP MISO | MISO | | TP SCK | SCK | | TP CS SD| CS SD | | TP CS FLASH| CS FLASH | Test points are placed on the top layer with a 0.6 mm drill, compatible with standard probe needles. They enable functional verification of the high‑speed bus without desoldering components. > Manufacturability tip: Ensure that test‑point pads have a solder mask clearance of at least 0.2 mm to avoid solder bridging during reflow. [Speculation] --- 8. PCB Layout Considerations 8.1 Layer Stack‑up A four‑layer stack‑up is recommended: 1. Top Layer – Components, signal routing (USB, SPI, I²C). 2. Ground Plane – Continuous solid plane for return currents, EMI shi",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 10
  },
  {
    "text": "ignal routing (USB, SPI, I²C). 2. Ground Plane – Continuous solid plane for return currents, EMI shielding. 3. Power Plane – 3.3 V distribution, decoupling capacitors placed on both sides of this plane. 4. Bottom Layer – Additional routing, test points, optional ground fills. The solid ground plane directly beneath the high‑speed USB and SPI traces reduces impedance and provides a low‑inductance return path. 8.2 Controlled‑Impedance Routing USB D+/D‑ – Route as a 90 Ω differential pair with a spacing of 0.15 mm (typical for 1.6 mm FR‑4). Length matching within 0.13 mm is advisable. SPI – While not strictly required, maintaining a characteristic impedance of ~50 Ω and keeping trace lengths matched (< 2 mm mismatch) improves signal integrity at high clock rates. 8.3 Component Placement USB B",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 11
  },
  {
    "text": "tched (< 2 mm mismatch) improves signal integrity at high clock rates. 8.3 Component Placement USB Bridge – Placed near the USB connector to minimise D+/D‑ trace length. ESP‑32 – Centered on the board to equalise trace lengths to peripheral modules (flash, SD, sensors). Decoupling Capacitors – Placed on the same side as the associated IC, as close as possible to the power pins (≤ 1 mm). High‑Current Paths – The VBUS detection resistor ladder (R12, R13) and the 3.3 V rail are kept away from high‑frequency signal traces to avoid coupling. 8.4 Design‑for‑Manufacturability (DFM) Via‑in‑Pad – Used for QFN packages (CP2102, ESP‑32) to improve thermal performance; ensure annular ring complies with fab house (≥ 0.15 mm). Silk‑Screen Labels – Hierarchical sheet names and net identifiers are printed",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 12
  },
  {
    "text": "fab house (≥ 0.15 mm). Silk‑Screen Labels – Hierarchical sheet names and net identifiers are printed on the silkscreen for easier assembly debugging. Clearance & Creepage – Minimum 0.2 mm clearance between high‑speed traces and the USB connector’s shielding is maintained to satisfy standard IPC‑2221 requirements. --- 9. Design Verification ERC (Electrical Rule Check) – Run after each hierarchical sheet is completed to catch un‑connected pins, mismatched net names, and missing power pins. DRC (Design Rule Check) – Verify that all trace widths, spacing, and via sizes meet the selected fab house’s capabilities (e.g., 6 mil minimum trace, 6 mil spacing). Signal‑Integrity Simulation – For the USB differential pair, a simple SPICE model or a dedicated SI tool can confirm the 90 Ω target. BOM Rev",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 13
  },
  {
    "text": " differential pair, a simple SPICE model or a dedicated SI tool can confirm the 90 Ω target. BOM Review – Cross‑check component designators against the master spreadsheet to avoid part‑number mismatches. > Best practice: Perform a “design freeze” after ERC/DRC passes and before layout to prevent late‑stage changes that could invalidate the schematic. [Verified] --- 10. Summary of Key Decisions | Decision | Rationale | Impact | |----------|-----------|--------| | Hierarchical sheets | Improves net management and readability | Easier debugging, modular design | | ESD suppressor on USB | Protects CP2102 from electro‑static events | Increases reliability | | Resistor ladder for VBUS | Provides scaled VBUS voltage to ESP‑32 | Enables USB‑detect without extra IC | | Series 50 Ω resistors on SPI ",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 14
  },
  {
    "text": "caled VBUS voltage to ESP‑32 | Enables USB‑detect without extra IC | | Series 50 Ω resistors on SPI | Damps ringing, improves eye‑diagram | Better high",
    "source_file": "08_designing_the_esp32_circuitry.docs.md",
    "chunk_id": 15
  },
  {
    "text": "Adding Sensors & User‑Interface Components This section documents the schematic‑level decisions, PCB‑layout considerations, and best‑practice guidelines used when integrating environmental sensors, an analog light sensor, a microphone pre‑amplifier, and the user‑interface circuitry (buttons, transistors, and breakout connectors) with an ESP‑32‑S3 MCU. --- 1. Power Distribution & Decoupling | Net | Purpose | Typical Implementation | |-----|---------|------------------------| | 3.3 V | Primary supply for all low‑power peripherals (BME280, light sensor, microphone, UI logic). | A single 3.3 V symbol (VCC) is placed on each sheet. All IC VDD and VDDIO pins are tied directly to this net. | | GND | Reference plane for analog and digital sections. | A solid ground plane is kept continuous under t",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 0
  },
  {
    "text": "| Reference plane for analog and digital sections. | A solid ground plane is kept continuous under the entire board; local ground symbols are used only for schematic clarity. | | Decoupling Capacitors | Suppress supply noise and provide local charge. | 0.1 µF ceramic caps are placed as close as possible to each IC power pin (e.g., C50 for the BME280, C18 for the microphone pre‑amp). The same footprint/value is reused to maintain consistency. [Verified] | Best practice: - Place a decoupling capacitor within 1 mm of each power pin. - Group caps of the same value and footprint to simplify BOM generation. --- 2. I²C Sensor – BME280 The BME280 environmental sensor is accessed via the I²C bus. - Address selection: SDA and SCL are routed to the ESP‑32. SDO is tied to GND, fixing the 7‑bit address",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 1
  },
  {
    "text": "ddress selection: SDA and SCL are routed to the ESP‑32. SDO is tied to GND, fixing the 7‑bit address to 0x76 (hex). [Verified] - Pull‑up network: Two 10 kΩ resistors pull SDA and SCL up to 3.3 V. The resistors are placed on the same sheet as the sensor to keep the I²C termination compact. - Hierarchical labels: SCL and SDA are exported as sheet pins so the same nets can be reused on the ESP‑32 sheet without duplication. Layout tip: Keep the I²C traces short and parallel, avoid 90° corners, and maintain a consistent spacing from the ground plane to reduce crosstalk. [Inference] --- 3. Ambient Light Sensor (Analog) A simple photodiode‑type sensor is used; it provides an analog voltage proportional to ambient light. - Pull‑up resistor: 10 kΩ to 3.3 V creates a voltage divider with the photodi",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 2
  },
  {
    "text": "onal to ambient light. - Pull‑up resistor: 10 kΩ to 3.3 V creates a voltage divider with the photodiode. - Output label: The analog node is exported as PHOTO C and connected to an ESP‑32 ADC pin. - Grounding: The sensor’s cathode is tied directly to GND. Design note: Because the sensor is analog, keep its trace away from high‑frequency digital lines and place a small series resistor (≤ 100 Ω) if the source impedance exceeds the ADC’s recommended limit. [Speculation] --- 4. Microphone & Preamplifier The microphone front‑end consists of a small electret microphone, a gain stage, and a two‑stage voltage‑divider network to match the ESP‑32 ADC range. 4.1. Core Circuit | Element | Value | Function | |---------|-------|----------| | C18 | 0.1 µF | Decoupling for the pre‑amp supply rail. | | R31 ",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 3
  },
  {
    "text": "n | |---------|-------|----------| | C18 | 0.1 µF | Decoupling for the pre‑amp supply rail. | | R31 | 100 kΩ | Feedback resistor setting the gain of the op‑amp stage. | | C20 | 0.1 µF | AC coupling capacitor after the gain stage. | | R29 | 1 MΩ | High‑value input resistor to limit bias current. | | R30 | 10 kΩ | Pull‑down to define the DC operating point. | | R27 / R29 | 1 MΩ each | Upper voltage‑divider to bias the input at mid‑rail. | | R26 / R28 | 2 kΩ each | Lower voltage‑divider to scale the microphone output to the ADC range. | | C16 | 0.1 µF | Bypass capacitor across the mid‑point of the divider, improving stability. | | MIC OUT | – | Hierarchical label exported to the ESP‑32 ADC. | All components are grouped in a rectangular “box” on the schematic for visual clarity and to aid plac",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 4
  },
  {
    "text": "ll components are grouped in a rectangular “box” on the schematic for visual clarity and to aid placement during layout. 4.2. PCB Considerations - Signal integrity: The microphone output is a low‑level AC signal; keep the trace width narrow (≈ 6 mil) and route it on the top layer with a solid ground plane underneath to provide shielding. - Decoupling: Place C18 as close as possible to the pre‑amp VDD pin; the ground via should be placed directly beneath the capacitor. - Component placement: Position the voltage‑divider resistors close together to minimize parasitic capacitance and ensure matching. Inference: The chosen resistor values create a mid‑rail bias (~1.65 V) suitable for the ESP‑32’s 12‑bit ADC, maximizing dynamic range. [Inference] --- 5. User‑Interface Sheet The UI sheet hosts t",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 5
  },
  {
    "text": "s 12‑bit ADC, maximizing dynamic range. [Inference] --- 5. User‑Interface Sheet The UI sheet hosts the display connector, a GPIO breakout, and the boot/enable button circuitry. 5.1. Connectors | Connector | Pins | Purpose | |-----------|------|---------| | J4 (Display) | 4‑pin (VCC, GND, SDA, SCL) | I²C interface to an OLED/LED display. | | J6 (Breakout) | 5‑pin (VCC, GND, GPIO8, GPIO18, GPIO19) | Exposes spare ESP‑32 pins for external peripherals. | Both connectors use a straight‑row 0.1 in pitch footprint for easy soldering. Pin 1 is oriented to the top‑left for consistency across all connectors. Best practice: Align the VCC pin of each connector to the same side of the board to simplify routing of the 3.3 V rail and reduce via count. [Inference] 5.2. Boot & Enable Logic The ESP‑32’s boo",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 6
  },
  {
    "text": "outing of the 3.3 V rail and reduce via count. [Inference] 5.2. Boot & Enable Logic The ESP‑32’s boot mode is controlled by two NPN transistors (BC817) that pull the BOOT and EN pins low when the corresponding buttons are pressed. - Base resistors: 10 kΩ (R33, R34) limit base current and form a simple pull‑up when the button is open. - Pull‑up on button pins: Additional 10 kΩ resistors ensure a defined high level when the switch is released. - Debounce capacitors: 0.1 µF (C21) on the boot button and 1 µF (C22) on the reset button provide RC filtering to suppress contact bounce. Hierarchical sheet pins (EN N, BOOT, DTR, RTS) are exported to the ESP‑32 sheet, allowing the same net names to be used throughout the project. Design tip: Keep the transistor collector‑emitter path short (< 5 mm) t",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 7
  },
  {
    "text": "used throughout the project. Design tip: Keep the transistor collector‑emitter path short (< 5 mm) to reduce voltage drop and ensure reliable boot behavior. [Inference] 5.3. Button Layout - Switches: Two tactile switches (SW1 = Boot, SW2 = Reset) are placed near the edge of the board for easy access. - Grounding: Pins 1 & 2 of each switch are tied directly to GND; pins 3 & 4 connect to the pull‑up network and the respective transistor base. Manufacturability note: Use through‑hole pads for the switches to improve mechanical robustness, especially if the board will be handled frequently. [Speculation] --- 6. Hierarchical Sheet Management All sensor outputs (SCL, SDA, PHOTO C, MIC OUT) and UI signals (EN N, BOOT, DTR, RTS, GPIO breakout pins) are exported via sheet pins . This approach: 1. R",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 8
  },
  {
    "text": "signals (EN N, BOOT, DTR, RTS, GPIO breakout pins) are exported via sheet pins . This approach: 1. Reduces net duplication – a single net definition appears on the ESP‑32 sheet, avoiding mismatched names. 2. Improves readability – each functional block (sensors, UI) can be edited independently. 3. Facilitates reuse – the same sensor sheet can be dropped into other projects with minimal changes. The “Place sheet pin” tool is used to copy hierarchical labels from the source sheet to the destination sheet, preserving orientation and net direction. --- 7. Symbol‑Footprint Association & Validation Before moving to the layout editor, each schematic symbol is linked to a PCB footprint: - Standard parts (resistors, capacitors, connectors) use the manufacturer‑approved 0603/0805 or 0.1 in pitch foo",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 9
  },
  {
    "text": "arts (resistors, capacitors, connectors) use the manufacturer‑approved 0603/0805 or 0.1 in pitch footprints. - ICs (BME280, ESP‑32) are assigned footprints that include a 0.5 mm‑pitch castellated pad array and a thermal pad where applicable. After association, the Electrical Rules Check (ERC) is run to catch: - Unconnected pins (e.g., missing SDA/SCL connections). - Power‑net mismatches (e.g., VDDIO not tied to 3.3 V). - Hierarchical label conflicts. A subsequent Design Rules Check (DRC) validates clearance, trace width, and via sizes against the chosen PCB fab house’s capabilities. Best practice: Perform ERC and DRC early and iteratively; fixing errors at the schematic stage prevents costly layout re‑work. [Verified] --- 8. High‑Level Block Diagram The diagram shows the power distribution",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 10
  },
  {
    "text": " layout re‑work. [Verified] --- 8. High‑Level Block Diagram The diagram shows the power distribution, signal paths, and hierarchical connections between the ESP‑32 and the peripheral blocks. [Verified] --- 9. Key Takeaways & Recommendations | Aspect | Recommendation | |--------|----------------| | Power & Decoupling | Use a dedicated 0.1 µF capacitor per IC; keep the trace to the capacitor as short as possible. | | I²C Bus | Pull‑up resistors of 10 kΩ are sufficient for low‑speed sensors; keep the bus lines parallel and close to the ground plane. | | Analog Sensors | Provide a clean bias network (voltage divider) and AC‑coupling capacitor; route analog traces away from noisy digital nets. | | Button Debounce | Simple RC filtering (10 kΩ + 0.1 µF) works for most tactile switches; increase c",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 11
  },
  {
    "text": "| Button Debounce | Simple RC filtering (10 kΩ + 0.1 µF) works for most tactile switches; increase capacitance for slower mechanical contacts. | | Hierarchical Design | Export all inter‑block nets via sheet pins; this reduces net clutter and eases future reuse. | | Footprint Selection | Match the footprint to the component’s actual package; verify land‑pattern dimensions against the manufacturer’s datasheet. | | ERC/DRC Workflow | Run ERC after every major schematic change; run DRC after any net or component move in the layout. | | Documentation | Keep a “truth‑table” image or note attached to complex logic (e.g., boot‑mode transistor network) for future maintainers. | By adhering to these guidelines, the sensor and user‑interface sections integrate cleanly with the ESP‑32 core, maintain s",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 12
  },
  {
    "text": "uidelines, the sensor and user‑interface sections integrate cleanly with the ESP‑32 core, maintain signal integrity, and remain manufacturable at low cost.",
    "source_file": "09_adding_sensors_and_user_interface_components.docs.md",
    "chunk_id": 13
  },
  {
    "text": "Validating the Schematic and Assigning Footprints This section describes a systematic approach to associating physical footprints with schematic symbols, verifying electrical integrity with an ERC run, and preparing the design for layout. The workflow is illustrated in the diagram below. --- 1. Footprint Assignment Strategy 1.1. Start with Existing Associations Many symbols (e.g., the fuse F1 and connector J1 ) already carry a footprint reference. Verify that these legacy links are still appropriate for the current design. 1.2. Choose a Standard Package for Passives For the bulk of resistors and capacitors the designer selected the 0805 (2012 mm) SMD package. This size offers a good compromise between board real‑estate, component cost, and assembly difficulty. Smaller packages would reduce",
    "source_file": "10_validating_the_schematic_and_assigning_footprints.docs.md",
    "chunk_id": 0
  },
  {
    "text": "se between board real‑estate, component cost, and assembly difficulty. Smaller packages would reduce area but increase placement tolerance and assembly expense, while larger packages would waste space and raise BOM cost. > Design trade‑off: 0805 was chosen to balance size and cost [Inference] . 1.3. Use Multi‑Select & Filtering KiCad (or any modern EDA tool) allows bulk selection of symbols using Shift‑click and Ctrl‑click . After selecting a group, the Library → Footprint pane can be filtered to display only relevant footprints, dramatically reducing the search space. Tip: When a filter is active a faint blue border appears around the filter button – a visual cue that the list is narrowed. 1.4. Assign Specialized Footprints - Tantalum capacitors (C3, C4): Assigned the T4 91A footprint, a ",
    "source_file": "10_validating_the_schematic_and_assigning_footprints.docs.md",
    "chunk_id": 1
  },
  {
    "text": "1.4. Assign Specialized Footprints - Tantalum capacitors (C3, C4): Assigned the T4 91A footprint, a dedicated SMD tantalum pad that matches the component’s dimensions. - Resistors: All resistors share the same 0805 footprint, simplifying the BOM and assembly. - Pin‑header connectors: Chosen 2.54 mm pitch, vertical headers (1×04 and 1×05) from the Connector Pin‑Header library to ensure compatibility with standard breakout boards. - Test points: Simple 1.0 mm circular pads were used, providing easy probing without adding extra parts. After each bulk assignment, a quick visual inspection of the schematic confirms that every symbol now has an associated footprint. The editor also offers a “View Footprint” button that opens a miniature preview of the selected pad layout. --- 2. Library Manageme",
    "source_file": "10_validating_the_schematic_and_assigning_footprints.docs.md",
    "chunk_id": 2
  },
  {
    "text": "Footprint” button that opens a miniature preview of the selected pad layout. --- 2. Library Management & Filtering - Library Organization: Keep separate libraries for Capacitors SMD , Resistors SMD , Connectors , and Test Points . This logical grouping makes the filter function more effective. - Importing Custom Footprints: The tantalum footprint was imported into a personal library before assignment. Ensure that the library is added to the project’s Footprint Configuration to avoid “library not found” warnings later. > Best practice: Maintain a clean, version‑controlled footprint library to prevent mismatches between symbols and pads [Verified] . --- 3. Electrical Rule Check (ERC) 3.1. Running ERC The ERC button on the schematic toolbar launches a scan that reports Errors , Warnings , and",
    "source_file": "10_validating_the_schematic_and_assigning_footprints.docs.md",
    "chunk_id": 3
  },
  {
    "text": "ing ERC The ERC button on the schematic toolbar launches a scan that reports Errors , Warnings , and Exclusions . 3.2. Typical Errors & Fixes | Error | Typical Cause | Fix | |-------|---------------|-----| | Power pin not driven (e.g., J1 A4) | Pin flagged as Power Input but net lacks a Power Flag symbol. | Duplicate the Power Flag (⌘ D / Ctrl D) and connect it to the appropriate net (e.g., VBUS ). | | Unconnected ground pin (U1 pin 3) | Missing net label or wire. | Add a GND label at the junction and wire the pin to it. | | Additional power‑pin error | Same cause as first error on another net. | Add another Power Flag as needed. | After correcting each issue, re‑run the ERC until no errors remain. 3.3. Handling Warnings Common warnings observed: - Missing footprint library in configuratio",
    "source_file": "10_validating_the_schematic_and_assigning_footprints.docs.md",
    "chunk_id": 4
  },
  {
    "text": "remain. 3.3. Handling Warnings Common warnings observed: - Missing footprint library in configuration (e.g., JST connector library). - Symbol‑library mismatch (a symbol was edited locally, diverging from its source library). - Pin‑type conflicts (directional vs. power pins connected together). These warnings can be ignored , excluded , or resolved : - Ignore/Exclude: Right‑click a warning → Exclude (single) or Ignore All (type). - Re‑include: Open the Exclusions panel, deselect the entry. > Caution: Frequent ignoring of warnings may hide genuine design problems; resolve them when feasible [Inference] . --- 4. Transition to Layout Once the schematic is error‑free and all symbols have footprints, save the project and launch the PCB Layout Editor (via the project tree or the schematic toolbar",
    "source_file": "10_validating_the_schematic_and_assigning_footprints.docs.md",
    "chunk_id": 5
  },
  {
    "text": "ts, save the project and launch the PCB Layout Editor (via the project tree or the schematic toolbar). The layout tool will automatically import the netlist with the assigned footprints, ready for component placement and routing. --- 5. Summary of Best Practices | Area | Recommendation | |------|----------------| | Footprint Selection | Use a single, well‑supported package (e.g., 0805) for the majority of passives to simplify assembly and reduce cost. | | Library Hygiene | Keep libraries organized, version‑controlled, and referenced in the project configuration. | | Bulk Assignment | Leverage multi‑select and filter panes to assign footprints quickly and consistently. | | ERC Discipline | Run ERC early, fix all errors , and treat warnings as actionable items rather than defaults to ignore.",
    "source_file": "10_validating_the_schematic_and_assigning_footprints.docs.md",
    "chunk_id": 6
  },
  {
    "text": "n ERC early, fix all errors , and treat warnings as actionable items rather than defaults to ignore. | | Power Flags | Always place a Power Flag on nets that drive power pins; this satisfies the ERC and clarifies intent for downstream tools. | | Documentation | After each major change, perform a visual inspection of the schematic to verify footprint correctness. | | Transition | Save the schematic before opening the layout editor to ensure the latest netlist is used. | By following this structured workflow, designers can minimize re‑work, ensure manufacturability, and maintain a clean hand‑off from schematic capture to PCB layout.",
    "source_file": "10_validating_the_schematic_and_assigning_footprints.docs.md",
    "chunk_id": 7
  },
  {
    "text": "Setting Up the PCB Layout Editor This chapter documents the complete workflow for preparing a KiCad (or equivalent) PCB layout editor before routing begins. It covers layer‑stack definition, design‑rule configuration, net‑class management, footprint association, and component placement strategy. All recommendations are derived from proven PCB‑engineering practice and are aligned with typical fab house capabilities (e.g., Next PCB). --- 1. Overview Before any copper is drawn, the board editor must be configured to reflect the intended manufacturing process , electrical performance , and mechanical constraints . A well‑defined setup eliminates costly design‑rule violations, reduces the number of design iterations, and ensures that the final Gerbers match the fab’s capabilities. --- 2. Defini",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 0
  },
  {
    "text": "of design iterations, and ensures that the final Gerbers match the fab’s capabilities. --- 2. Defining the Layer Stack‑up 2.1 Why a 4‑Layer Stack? | Consideration | 2‑Layer | 4‑Layer | |---------------|---------|---------| | Component density | Limited – routing becomes cramped | Sufficient routing area, dedicated planes | | Signal integrity | Poor – no reference planes | Ground & power planes provide low‑impedance return paths, reduce EMI and crosstalk | | Cost | Lowest | Moderate increase (≈ 20 %–30 % over 2‑layer) | | Manufacturability | Simple | Standard for most hobby‑grade fab houses | A four‑layer board was chosen to separate signal routing (top & bottom copper) from dedicated reference planes (inner layers). This architecture yields a clean ground plane, a solid power plane, and am",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 1
  },
  {
    "text": "ce planes (inner layers). This architecture yields a clean ground plane, a solid power plane, and ample routing space for the ESP‑32, sensors, and USB interface. 2.2 Layer Roles | Layer | Assigned Role | Typical Content | |-------|---------------|-----------------| | Top (L1) | Component placement & signal routing | All SMD parts, high‑speed traces | | Bottom (L2) | Signal routing | Complementary routing, optional ground fills | | Inner 1 (L3) | Ground plane | Large copper pour, stitching vias | | Inner 2 (L4) | Power plane | 3.3 V, 5 V, and other regulated nets | The ground plane shields the two signal layers, while the power plane distributes the various supply rails. The diagram shows the electromagnetic relationship between signal layers and their reference planes. 2.3 Physical Stack‑u",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 2
  },
  {
    "text": " electromagnetic relationship between signal layers and their reference planes. 2.3 Physical Stack‑up Parameters | Parameter | Chosen Value | Rationale | |-----------|--------------|-----------| | Dielectric material | FR‑4 (F4) | Widely available, cost‑effective | | Copper weight | 1 oz (outer), 1 oz (inner) | Matches fab’s standard offering; higher weight would increase cost without measurable benefit for ≤ 0.5 A design | | Board finish | ENIG (Electroless Ni‑Au‑Imm) – default | Provides good solderability and flatness for fine‑pitch components | No changes were required for solder mask or silkscreen layers; the defaults satisfy the design’s aesthetic and assembly needs. --- 3. Design‑Rule Configuration (DRC) 3.1 Aligning DRC with Manufacturer Capabilities The fab’s minimum trace width f",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 3
  },
  {
    "text": " Configuration (DRC) 3.1 Aligning DRC with Manufacturer Capabilities The fab’s minimum trace width for 1 oz outer copper is 0.08 mm . To keep the board manufacturable and to avoid price spikes associated with sub‑minimum features, the DRC was set to a conservative 0.20 mm for most signal nets. All DRC values (trace width, spacing, via drill, annular ring, etc.) must be ≥ the fab’s minimums. 3.2 Adding Custom Track & Via Sizes Commonly used widths were added to the DRC table: | Width (mm) | Use Case | |------------|----------| | 0.20 | General‑purpose signal | | 0.254 | Slightly higher current or tighter spacing | | 0.540 | Power nets that require lower resistance | Differential‑pair settings were also defined (e.g., 0.15 mm spacing, 0.30 mm width) to support USB and SPI high‑speed lines. 3",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 4
  },
  {
    "text": " were also defined (e.g., 0.15 mm spacing, 0.30 mm width) to support USB and SPI high‑speed lines. 3.3 Calculating Trace Widths For power nets, the track‑width calculator can be used: The calculation demonstrates that the chosen 0.20 mm width provides ample margin while staying within the fab’s cost‑optimal range. [Inference] --- 4. Net‑Class Management 4.1 Defining Net Classes in the Schematic Net classes were created before importing the schematic into the layout editor. This ensures that each class’s electrical constraints (track width, clearance, colour, line style) are automatically applied to the corresponding nets after import. Typical net classes: | Net Class | Typical Nets | Track Width | Clearance | |-----------|--------------|-------------|-----------| | 3.3 V Power | +3.3V, VCC",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 5
  },
  {
    "text": "idth | Clearance | |-----------|--------------|-------------|-----------| | 3.3 V Power | +3.3V, VCC3 | 0.50 mm | 0.20 mm | | 5 V USB | +5V, VBUS | 0.30 mm (manually enlarged where space permits) | 0.20 mm | | Ground | GND, GND\\ USB | 0.50 mm (plane) | 0.20 mm | | SPI | SCK, MOSI, MISO, CS | 0.25 mm | 0.15 mm | | USB‑DP/DM | D+, D‑ | 0.25 mm | 0.15 mm (differential) | 4.2 Assigning Nets to Classes Assignments were performed using regular‑expression matching (e.g., ^+3\\.3V$ → 3.3 V Power ). This method scales well for large designs and eliminates manual per‑net editing. The flow shows how net‑class definitions propagate from schematic to layout. 4.3 Fine‑Tuning After Import Once the schematic is imported, each net class can be edited in the board‑setup dialog to adjust clearance , track wid",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 6
  },
  {
    "text": " is imported, each net class can be edited in the board‑setup dialog to adjust clearance , track width , and differential‑pair parameters . Power nets were deliberately given larger widths (e.g., 0.5 mm for 3.3 V) to reduce voltage drop and thermal rise. --- 5. Footprint Association & Schematic Import 5.1 Ensuring Symbol‑Footprint Links The project’s library structure separated symbols and footprints into distinct directories. This broke the original library‑provided associations, causing the import tool to report missing footprints (e.g., MK1, Q1). Resolution steps 1. Open the symbol’s properties → Library Link → re‑assign the correct footprint from the project’s footprint library. 2. Use the Footprint Chooser to select the exact package (e.g., CUI‑CMC for the microphone). 3. Save the sym",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 7
  },
  {
    "text": "he Footprint Chooser to select the exact package (e.g., CUI‑CMC for the microphone). 3. Save the symbol and repeat for all missing parts. Batch re‑linking was performed by filtering the symbol list to the project’s footprint library and assigning each footprint in turn. 5.2 Import Process After all symbols were correctly linked, the “Update PCB from Schematic” command was executed. The tool reported successful placement of all components, and the net‑class table was automatically populated with the definitions created earlier. --- 6. Component Placement Strategy 6.1 High‑Level Placement Guidelines | Guideline | Reasoning | |-----------|-----------| | ESP‑32 module placed at a board edge with a clear antenna clearance zone | Prevents metal near the PCB antenna, reduces detuning and mechanic",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 8
  },
  {
    "text": " a clear antenna clearance zone | Prevents metal near the PCB antenna, reduces detuning and mechanical stress. | | High‑speed peripherals (Flash, SD‑card) placed adjacent to the ESP‑32 | Minimizes trace length, reduces signal‑integrity risk. | | User‑interface parts (USB, buttons, LEDs, SD slot) positioned on board periphery | Improves ergonomics and accessibility. | | Power‑regulation block grouped near the power entry point and ground plane | Simplifies decoupling and reduces voltage‑drop paths. | | Sensors clustered together to share common analog ground and reference planes | Improves noise performance for analog signals. | Iterative placement was performed: a rough layout was drafted, reviewed, and refined until a final configuration satisfied all mechanical clearances and routing den",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 9
  },
  {
    "text": "eviewed, and refined until a final configuration satisfied all mechanical clearances and routing density targets. 6.2 Grid Settings - Footprint placement grid: 0.025 mm (≈ 1 mil) for fine positioning of small packages. - Routing grid: 0.05 mm (≈ 2 mil) with override disabled for consistent trace widths. The fine grid provides precise control over component orientation, while the coarser routing grid speeds up track drawing without sacrificing DRC compliance. 6.3 Edge‑Cut Definition Because the board includes a cut‑out for the ESP‑32 antenna, the standard “box” edge‑cut tool could not be used. Instead, the Line tool was employed to trace the board outline manually, ensuring the cut‑out clearance matched the manufacturer’s minimum copper‑to‑edge requirement. --- 7. Best Practices & Lessons L",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 10
  },
  {
    "text": "nce matched the manufacturer’s minimum copper‑to‑edge requirement. --- 7. Best Practices & Lessons Learned 1. Define net classes early (in the schematic) and import them; this guarantees that all nets inherit the correct DRC parameters automatically. 2. Match DRC to fab capabilities before routing. Using a value below the fab’s minimum triggers expensive “design‑for‑manufacturability” (DFM) warnings and can increase lead time. 3. Separate library directories only if you also update the symbol‑footprint association paths; otherwise the import tool will flag missing footprints. 4. Iterate component placement before routing. A well‑planned layout reduces the number of “move‑and‑re‑route” cycles, saving time and avoiding accidental DRC violations. 5. Leverage regular expressions for net‑class ",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 11
  },
  {
    "text": ", saving time and avoiding accidental DRC violations. 5. Leverage regular expressions for net‑class assignment; this scales to large designs and reduces manual errors. 6. Use the calculator tools (trace‑width, impedance) to justify trace dimensions rather than guessing. This yields a cost‑effective design that still meets electrical requirements. 7. Document the stack‑up and DRC in the project files (e.g., a board setup.kicad pcb comment block) so that any future team member can quickly verify that the board matches the fab’s spec. --- 8. Summary Setting up the PCB layout editor involves a systematic sequence : 1. Choose an appropriate layer stack‑up (4‑layer with dedicated planes). 2. Configure physical stack‑up parameters (dielectric, copper weight, finish). 3. Align design‑rule constrai",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 12
  },
  {
    "text": "gure physical stack‑up parameters (dielectric, copper weight, finish). 3. Align design‑rule constraints with the fab’s minimum capabilities. 4. Create net classes in the schematic, assign nets via regex, and fine‑tune after import. 5. Ensure symbol‑footprint associations are correct before importing the schematic. 6. Perform strategic component placement using fine grids and ergonomic guidelines. Following this workflow yields a manufacturable, electrically robust board that meets cost targets and minimizes redesign cycles. --- End of Chapter 11 – Setting Up the PCB Layout Editor",
    "source_file": "11_setting_up_the_pcb_layout_editor.docs.md",
    "chunk_id": 13
  },
  {
    "text": "Component Placement & Board‑Outline Refinement This section documents the systematic approach used to place components, define the board outline, and prepare the layout for reliable routing. All recommendations follow proven PCB‑design practice and are directly derived from the design workflow described above. --- 1. Overview The layout process is split into two logical phases: 1. Rough placement & outline definition – establish a clear mechanical envelope (antenna clearance, mounting holes, rounded corners) and position the major functional blocks (MCU, power‑management ICs, connectors, sensors). 2. Passive‑component refinement – move decoupling, bypass, bulk capacitors and associated resistors to their optimal electrical locations, resolve any missing footprints, and lock the final geome",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 0
  },
  {
    "text": "tors to their optimal electrical locations, resolve any missing footprints, and lock the final geometry before routing. The flow is illustrated in the diagram below. --- 2. Board‑Outline Definition | Requirement | Implementation | Rationale | |-------------|----------------|-----------| | Antenna clearance – no copper under the antenna and at least 15 mm of free space on the left side. | The outline was drawn with side‑to‑side cursors, snapping the first vertex 15 mm from the antenna edge. | Guarantees the antenna’s radiation pattern is not detuned by nearby copper or ground planes. [Verified] | | Overall size – keep the board as compact as possible while preserving routing channels. | After the initial rectangular sketch, the outline was trimmed back to the minimum that still accommodates",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 1
  },
  {
    "text": " the initial rectangular sketch, the outline was trimmed back to the minimum that still accommodates all components. | Reduces material cost and improves mechanical integration. [Inference] | | Rounded corners – replace sharp 90° edges with 1 mm fillets . | KiCad’s Shape Modification → Fillet tool was applied to each edge after unlocking any locked lines. | Rounded corners improve board strength, reduce stress concentration, and simplify CNC milling. [Verified] | | Mounting holes – three 2 mm × 2 mm holes placed near the board edges. | Footprints from the library were placed on the Edge‑Cuts layer and duplicated symmetrically. | Provides reliable mechanical attachment without interfering with component placement. [Verified] | > Tip: Always unlock outline segments before applying fillets; l",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 2
  },
  {
    "text": "h component placement. [Verified] | > Tip: Always unlock outline segments before applying fillets; locked lines will be ignored by the shape‑modification algorithm. --- 3. Component Placement Strategy 3.1 Major Functional Blocks 1. MCU (ESP‑32) – placed centrally to minimise trace lengths to all peripherals. 2. Power‑entry – USB‑C connector, Li‑Po charger IC, and bulk‑cap reservoir positioned near the board edge to simplify board‑level power routing. 3. Memory – external flash (U6) and SD‑card module placed on the same side to enable a clean SPI bus topology. 4. Sensors – BME280, microphone, and sound sensor grouped together, keeping analog signal paths short. The initial placement is deliberately “approximate”; exact coordinates are refined later once passive components are positioned. 3.",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 3
  },
  {
    "text": "rately “approximate”; exact coordinates are refined later once passive components are positioned. 3.2 Passive‑Component Refinement | Passive type | Preferred location | Placement rule | |--------------|-------------------|----------------| | Decoupling caps (≤ 0.1 µF) | Directly on the power pins of the IC they serve. | Keep trace length < 1 mm, align the capacitor’s 0° orientation with the pin to minimise loop area. [Verified] | | Higher‑value decoupling (≥ 1 µF) | Near the same pins but slightly farther out; can be stacked with the small caps. | Provides low‑frequency bulk filtering while preserving high‑frequency performance. [Inference] | | Bulk caps | Close to the board’s main power entry (USB‑C, battery connector). | Acts as a charge reservoir for the entire board. | | Bypass caps (A",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 4
  },
  {
    "text": "ry (USB‑C, battery connector). | Acts as a charge reservoir for the entire board. | | Bypass caps (AC‑coupling) | On signal lines that feed sensitive analog blocks (e.g., microphone pre‑amp). | Forms a low‑impedance path to ground for high‑frequency noise. | | Pull‑up / Pull‑down resistors | Adjacent to the associated I/O pin (e.g., SD‑card CMD line). | Guarantees defined logic level when the line is idle. | | RC filter resistors | In series with the capacitor that forms the filter; both placed as close as possible to the target IC. | Minimises parasitic inductance that would degrade filter performance. | | Current‑limiting resistors | Next to LEDs or other load devices. | Protects components from over‑current while keeping the resistor’s thermal footprint small. | > Best practice: After p",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 5
  },
  {
    "text": "s from over‑current while keeping the resistor’s thermal footprint small. | > Best practice: After placing a passive component, immediately route its connection to the nearest pad (or create a short “stub”) before moving on. This prevents accidental drift that would increase loop length later. --- 4. Signal‑Conditioning Considerations 1. Power‑rail stability – Decoupling caps on the ESP‑32’s 3.3 V pin (C8, C7) suppress switching transients from the Wi‑Fi radio. 2. Analog sensor conditioning – Microphone output is AC‑coupled through a 10 nF capacitor (C17) and a 10 kΩ pull‑down (R30) to set the bias point. A 1 µF capacitor (C19) follows the pull‑down to form a low‑pass filter, attenuating out‑of‑band noise. 3. SPI bus topology – All SPI devices (flash, SD‑card) share a single continuous tra",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 6
  },
  {
    "text": "‑of‑band noise. 3. SPI bus topology – All SPI devices (flash, SD‑card) share a single continuous trace for MOSI, MISO, SCK, and CS lines. This “bus” approach reduces stub length and eases timing analysis. 4. Ground‑plane usage – A solid copper pour on the bottom layer (or dedicated ground layer) is reserved for all return currents, ensuring low‑impedance paths and reducing EMI. > Inference: The design does not require controlled‑impedance routing because the highest‑speed signals are limited to SPI (< 30 MHz). However, the same layout principles (short, straight traces, solid return plane) are applied to maintain signal integrity. --- 5. Routing Strategy | Aspect | Technique | |--------|------------| | Ratsnest visibility | Increased line thickness and switched to curved lines; filtered to",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 7
  },
  {
    "text": "--------| | Ratsnest visibility | Increased line thickness and switched to curved lines; filtered to show only the selected component’s nets, reducing visual clutter. | | Layer management | Component values and reference designators were hidden on the F‑Silk layer to keep the view clean; only copper, board outline, and essential silkscreen remain visible during placement. | | Component rotation | Parts such as the USB‑to‑Serial bridge (U4) were rotated to align power pins with nearby decoupling caps, shortening the critical traces. | | Grouping & locking | After final placement, related parts (e.g., ESP‑32 + its decoupling caps) were grouped and locked to prevent accidental movement during routing. | | Routing order – 1️⃣ Ground pour → 2️⃣ Power nets (VCC, 3.3 V, 5 V) → 3️⃣ High‑speed SPI ",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 8
  },
  {
    "text": "outing. | | Routing order – 1️⃣ Ground pour → 2️⃣ Power nets (VCC, 3.3 V, 5 V) → 3️⃣ High‑speed SPI bus → 4️⃣ Analog signal paths → 5️⃣ Remaining low‑speed nets. | | Via usage – Only through‑hole vias were employed; no blind or buried vias were needed for this two‑layer board, keeping the fabrication cost low. | --- 6. Outline Refinement & Mechanical Features 1. Filleting – After all components were locked, the Edge‑Cuts polygon was selected, unlocked, and a 1 mm fillet applied to each corner via Shape Modification → Fillet . 2. Mounting holes – Three 2 mm × 2 mm holes were placed on the Edge‑Cuts layer, positioned to avoid component overlap and to provide a balanced mechanical support pattern. 3. Final inspection – The board was examined for overlapping edges, stray copper, and unlocked l",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 9
  },
  {
    "text": "rn. 3. Final inspection – The board was examined for overlapping edges, stray copper, and unlocked lines. Any locked segment that prevented modification was unlocked (shortcut L ) before re‑applying the fillet. > Speculation: Adding a small “keep‑out” area around the antenna (e.g., a 5 mm clearance ring) would further guarantee RF performance, though the current 15 mm side clearance already satisfies most 2.4 GHz designs. --- 7. Design Verification & Iteration | Check | Tool / Action | |-------|----------------| | Missing footprints | KiCad’s Associations Editor was used to assign the correct 0805 SMD footprint to any newly added capacitors (C19, C17). | | Electrical Rule Check (ERC) | Run after each placement pass to catch unconnected pins (e.g., the stray ground line on the microphone th",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 10
  },
  {
    "text": "fter each placement pass to catch unconnected pins (e.g., the stray ground line on the microphone that was removed). | | Design Rule Check (DRC) | Verify clearance to the antenna, minimum trace width, and via spacing before routing. | | Ratsnest update | After each component move, the ratsnest was refreshed to ensure all nets remain reachable without excessive length. | | Version control | The board file was saved after each major step (outline, placement, refinement) to enable rollback if a later change introduces a violation. | --- 8. Best‑Practice Summary Antenna clearance is sacrosanct – keep copper, ground planes, and large metal objects at least 15 mm away. Decoupling first – place the smallest caps directly on the power pins; larger caps can be staggered outward. Group related parts",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 11
  },
  {
    "text": " smallest caps directly on the power pins; larger caps can be staggered outward. Group related parts – keep an IC and its passive network together; lock the group once finalized. Use bus topology for shared SPI lines – a single continuous trace reduces stub length and timing skew. Round corners early – filleted edges improve mechanical robustness and simplify CNC machining. Add mounting holes before routing – prevents later conflicts with copper pours or component footprints. Leverage KiCad visual aids – adjust ratsnest thickness, filter by selected component, and hide silkscreen text to keep the workspace uncluttered. Iterate with ERC/DRC – run checks after each placement pass to catch missing footprints, stray nets, or clearance violations. --- 9. References Texas Instruments, High‑Speed",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 12
  },
  {
    "text": "ing footprints, stray nets, or clearance violations. --- 9. References Texas Instruments, High‑Speed PCB Layout Guidelines , 2023 – a comprehensive guide covering transmission‑line effects, return‑current paths, and crosstalk mitigation. (Link provided in the original video description.) --- End of Chapter 12 – Component Placement & Board‑Outline Refinement.",
    "source_file": "12_component_placement_and_board_outline_refinement.docs.md",
    "chunk_id": 13
  },
  {
    "text": "Routing and Copper Zones 1. Overview The layout workflow is organized around net priority : 1. Reference planes (ground, power) – created as copper zones on inner layers. 2. Differential pairs – routed after the planes are in place. 3. Clock and other high‑speed signals (e.g., SBI, I²C) – routed with controlled impedance. 4. Power traces that are not covered by a plane. 5. Remaining signal nets . Manual routing is preferred over an autorouter because the latter often yields DRC‑clean but electrically sub‑optimal results that can degrade signal integrity or require extensive post‑processing. [Verified] --- 2. Layer Strategy and Copper‑Zone Allocation | Layer | Purpose | Net(s) | Fill style | |------|----------|--------|------------| | Inner 2 | Ground reference plane | GND | Solid fill (bet",
    "source_file": "13_routing_and_copper_zones.docs.md",
    "chunk_id": 0
  },
  {
    "text": "|------|----------|--------|------------| | Inner 2 | Ground reference plane | GND | Solid fill (better shielding & lower impedance) [Inference] | | Inner 1 | Primary power planes | 3.3 V, +5 V USB, VBUS | Solid fill for each net; separate zones to isolate voltage domains [Verified] | | Top (Component) layer | Pad‑to‑plane connections, local power zones | 3.3 V, +5 V USB, GND, VBAT | Solid fill for local zones; thermal reliefs used only where needed [Inference] | The ground zone is placed on the second inner copper layer because it provides a continuous reference for all signal layers while leaving the first inner layer free for multiple power domains. [Verified] --- 3. Creating a Copper Zone – Step‑by‑Step 1. Select the target layer from the Appearance → Layers palette. 2. Choose the “Zon",
    "source_file": "13_routing_and_copper_zones.docs.md",
    "chunk_id": 1
  },
  {
    "text": "e – Step‑by‑Step 1. Select the target layer from the Appearance → Layers palette. 2. Choose the “Zone” tool (draw field zones). 3. Draw an outline that encloses the desired copper area. The board outline automatically clips the zone to the board shape. 4. Configure zone properties : Net name (e.g., GND, 3V3, VBUS). Fill style – Solid is recommended for power/ground; Hatch may be used for non‑critical nets. [Inference] Clearance – set according to the design rules; adjust if pads are unintentionally excluded. 5. Finalize with a right‑click → Zone → Fill (or press B ) to pour copper. 6. Lock the zone (or the entire group) to prevent accidental edits while routing other layers. Naming zones clearly (e.g., 3V3 TOP1, GND INNER2) simplifies later verification and DRC reporting. [Verified] --- 4.",
    "source_file": "13_routing_and_copper_zones.docs.md",
    "chunk_id": 2
  },
  {
    "text": "arly (e.g., 3V3 TOP1, GND INNER2) simplifies later verification and DRC reporting. [Verified] --- 4. Power Distribution Network (PDN) Design 4.1 Large Power Zones - 3.3 V zone on Inner 1 encloses the MCU, sensors, regulator, and associated connectors. - +5 V USB zone covers the USB power entry, poly‑fuse, and downstream circuitry. - VBUS zone supplies the USB VBUS pins (A9, A4, B4) and is kept separate from the main 5 V rail to avoid cross‑talk. These zones are solid‑filled to minimise voltage drop and provide a low‑impedance return path. [Inference] 4.2 Via Stitching for High Current To connect top‑layer pads (e.g., battery input, USB power pins) to the inner‑layer power zones, a cluster of vias is placed: - Via drill ≈ 0.5 mm , pad ≈ 0.3 mm (typical for moderate current). [Speculation] -",
    "source_file": "13_routing_and_copper_zones.docs.md",
    "chunk_id": 3
  },
  {
    "text": " vias is placed: - Via drill ≈ 0.5 mm , pad ≈ 0.3 mm (typical for moderate current). [Speculation] - Multiple vias are distributed evenly across the pad area to share current and reduce localized heating. The via cluster is created with the via‑stamp (VS) tool , then the corresponding zone is drawn around the cluster and assigned to the appropriate net. [Verified] 4.3 Ground Connections Ground pads on connectors (e.g., J2) and regulator pins are linked to the inner‑layer ground plane using solid‑filled zones on the top layer that contain the pads and a set of vias. Thermal reliefs are avoided for high‑current ground connections to keep the resistance low. [Inference] --- 5. Manual Routing vs. Autorouting | Aspect | Autorouter | Manual Routing | |--------|------------|----------------| | Sp",
    "source_file": "13_routing_and_copper_zones.docs.md",
    "chunk_id": 4
  },
  {
    "text": ". Autorouting | Aspect | Autorouter | Manual Routing | |--------|------------|----------------| | Speed of placement | Minutes | Hours (but deterministic) | | Resulting trace geometry | Often non‑optimal (excessive length, unnecessary vias) | Optimised for impedance, length matching, current capacity | | Signal‑integrity impact | Higher risk of reflections, crosstalk | Controlled impedance, matched differential pairs | | Post‑routing cleanup | Frequently required (DRC fixes, re‑routing) | Minimal, as design intent is enforced from the start | Because the board contains high‑speed differential pairs and significant power currents , manual routing ensures that critical nets meet their electrical requirements without costly redesign cycles. [Verified] --- 6. Best Practices Highlighted - Lock ",
    "source_file": "13_routing_and_copper_zones.docs.md",
    "chunk_id": 5
  },
  {
    "text": "al requirements without costly redesign cycles. [Verified] --- 6. Best Practices Highlighted - Lock groups after zone creation to keep the layout readable and prevent accidental edits. - Name every zone (including the net and layer) for easy identification in the Zones panel. - Adjust clearance if a pad is omitted from a zone; a smaller clearance (e.g., 0.2 mm) can resolve the issue. [Verified] - Use the “B” key to refill zones after any geometry change. - Prefer solid fill for power and ground planes; hatch patterns are reserved for non‑critical nets. - Distribute via clusters evenly across pad areas to minimise inductance and improve current sharing. - Verify net assignments after moving or rotating components (e.g., rotating C1 to align pin 1 with net A9). - Run DRC/ERC after each major",
    "source_file": "13_routing_and_copper_zones.docs.md",
    "chunk_id": 6
  },
  {
    "text": "r rotating components (e.g., rotating C1 to align pin 1 with net A9). - Run DRC/ERC after each major step (zone creation, via insertion, routing) to catch clearance violations early. --- 7. Common Pitfalls and Mitigations | Pitfall | Symptom | Remedy | |---------|---------|--------| | Autorouter‑generated routes | Valid DRC but poor signal integrity | Disable autorouter; perform manual routing for critical nets. | | Pads excluded from zones | Unconnected nets, DRC errors | Reduce clearance or enlarge zone outline; re‑fill zone. | | Incorrect net assignment after component rotation | Unexpected net errors | Re‑assign the pad’s net via the properties dialog. | | Insufficient copper for high‑current paths | Voltage drop, overheating | Add more vias, increase zone size, or use thicker copper (",
    "source_file": "13_routing_and_copper_zones.docs.md",
    "chunk_id": 7
  },
  {
    "text": "rrent paths | Voltage drop, overheating | Add more vias, increase zone size, or use thicker copper (if allowed by stack‑up). | | Missing thermal reliefs where needed | Difficulty in soldering, component stress | Apply thermal reliefs on low‑current nets; keep solid pads for high‑current connections. | --- 8. Design Flow Diagram The flow emphasizes zone creation before routing , ensuring that the PDN is solidified early and that subsequent trace routing can rely on stable reference planes. [Inference] --- 9. Summary - Ground on the second inner layer and multiple power planes on the first inner layer provide a robust PDN. - Solid‑filled copper zones are used for all power and ground nets to minimise impedance and improve EMI performance. - Via clusters connect top‑layer pads to inner‑layer ",
    "source_file": "13_routing_and_copper_zones.docs.md",
    "chunk_id": 8
  },
  {
    "text": "inimise impedance and improve EMI performance. - Via clusters connect top‑layer pads to inner‑layer zones, delivering low‑inductance paths for high current. - Manual routing is essential for high‑speed and high‑current designs, avoiding the pitfalls of generic autorouter solutions. - Consistent naming, locking, and clearance management streamline verification and reduce rework. Following these practices yields a layout that is electrically sound , manufacturable , and ready for high‑speed operation .",
    "source_file": "13_routing_and_copper_zones.docs.md",
    "chunk_id": 9
  },
  {
    "text": "Differential Pairs and High‑Speed Signal Routing 1. Introduction Differential signalling is the preferred method for USB, high‑speed serial links, and many sensor interfaces because the two conductors carry equal‑and‑opposite currents. This topology rejects common‑mode noise, reduces electromagnetic emission, and enables controlled‑impedance routing. When the board also contains lower‑speed buses (e.g., I²C, SPI) the layout must balance tight pair routing with isolation from noisy digital traces. The following sections describe the practical steps taken to create reliable differential pairs, manage clearances, and perform length‑matching for high‑speed signals on a two‑layer board. 2. Differential‑Pair Creation and Clearance Management The PCB editor’s Differential Pair tool (shortcut 6 ) ",
    "source_file": "14_differential_pairs_and_high-speed_signal_routing.docs.md",
    "chunk_id": 0
  },
  {
    "text": "ential‑Pair Creation and Clearance Management The PCB editor’s Differential Pair tool (shortcut 6 ) was used to start each pair from the pad that is electrically lower in the netlist (the “bottom” pad) and to terminate at the corresponding “top” pad. Component positioning – The USB connector’s DP/DN pads were initially too close to neighbouring components, causing the DRC to reject the pair because of insufficient clearance. By unlocking the adjacent component (U4) and shifting it a few mils left, the required spacing was restored. This illustrates the general rule that clearance must be respected before invoking the pair tool ; otherwise the router will abort the command. Track width and clearance – After the first attempt failed, the track width and clearance settings were reduced. A nar",
    "source_file": "14_differential_pairs_and_high-speed_signal_routing.docs.md",
    "chunk_id": 1
  },
  {
    "text": "earance – After the first attempt failed, the track width and clearance settings were reduced. A narrower trace allowed the pair to be placed, albeit with a sub‑optimal aesthetic. The final solution combined a modest width reduction with a small component shift, yielding a clean, manufacturable pair. Verification – Once the pair was drawn, the DRC was run to confirm that the pair met the board house’s minimum spacing rules and that the differential impedance target (typically 90 Ω for USB) could be achieved with the chosen stack‑up. > Best practice: When a differential pair cannot be placed, first check (1) component clearance, (2) track width/spacing settings, and (3) the ability to move non‑critical parts a short distance. 3. Routing Around Obstructions (VBUS Pad) The VBUS pad sat betwee",
    "source_file": "14_differential_pairs_and_high-speed_signal_routing.docs.md",
    "chunk_id": 2
  },
  {
    "text": "n‑critical parts a short distance. 3. Routing Around Obstructions (VBUS Pad) The VBUS pad sat between the two USB differential pairs, preventing a straight‑through route. Rather than forcing the pair through the pad (which would violate clearance and introduce unwanted coupling), the layout was adjusted as follows: 1. Component lift‑off – The two components surrounding the VBUS pad were unlocked and nudged upward, creating a vertical corridor. 2. Alternative entry point – The pair was started from the opposite side of the board and routed around the pad, preserving the required spacing. 3. Via‑ring (VR) insertion – To connect the VBUS net without crossing the differential pair, a dedicated via‑ring (referred to as “VR”) was placed adjacent to the pad. This kept the power net isolated from ",
    "source_file": "14_differential_pairs_and_high-speed_signal_routing.docs.md",
    "chunk_id": 3
  },
  {
    "text": "ia‑ring (referred to as “VR”) was placed adjacent to the pad. This kept the power net isolated from the high‑speed pair while maintaining a short return path. > Inference: Using a via‑ring for a power net that lies between differential pairs is a common technique to avoid “track‑through‑pad” violations and to keep the pair’s differential impedance stable. 4. Length Matching and Skew Management for the I²C Bus The board includes an I²C (referred to as “I S C”) interface that runs between the ESP32 MCU, a BME sensor, and a display header. Although I²C is a relatively low‑speed bus (standard‑mode ≤ 400 kHz, fast‑mode ≤ 1 MHz), the designer chose to keep the SDA and SCL traces as length‑matched as practical to minimise skew and to future‑proof the design. Initial lengths – After routing, the D",
    "source_file": "14_differential_pairs_and_high-speed_signal_routing.docs.md",
    "chunk_id": 4
  },
  {
    "text": "as practical to minimise skew and to future‑proof the design. Initial lengths – After routing, the DRC reported a SCL length of 68.29 mm and an SDA length of 52.30 mm . Balancing strategy – Because SCL could not be shortened without violating clearance, the SDA trace was lengthened. Two techniques were employed: Serpentine meander – A small “wiggle” was added under the ESP32, consuming otherwise unused copper area. Length‑tuning tool (shortcut 7 ) – The editor’s built‑in length‑tuning function was used to interactively drag the SDA segment, increasing its measured length to 68.85 mm , within a few hundred microns of the SCL length. Result – The final mismatch was less than 0.6 % , well inside the tolerance for I²C even at fast‑mode speeds. > Verified: I²C standard‑mode operates up to 400 k",
    "source_file": "14_differential_pairs_and_high-speed_signal_routing.docs.md",
    "chunk_id": 5
  },
  {
    "text": "e the tolerance for I²C even at fast‑mode speeds. > Verified: I²C standard‑mode operates up to 400 kHz; fast‑mode can reach 1 MHz. > Inference: For I²C, a length mismatch of < 5 % is generally acceptable; tighter matching reduces the risk of clock‑stretch‑induced errors at higher speeds. 5. Layer Management and Via Usage The design makes extensive use of both copper layers: Top‑layer routing – Primary signal paths (USB DP/DN, I²C SDA/SCL) were placed on the top layer to keep the pair geometry simple and to minimise via count. Bottom‑layer routing – When a trace needed to cross a component or to reach a far‑side connector, a via was inserted, the route continued on the bottom layer, and a second via returned the signal to the top. This “via‑pair” approach preserves the differential nature o",
    "source_file": "14_differential_pairs_and_high-speed_signal_routing.docs.md",
    "chunk_id": 6
  },
  {
    "text": "ond via returned the signal to the top. This “via‑pair” approach preserves the differential nature of the pair while allowing the trace to navigate around obstacles. The via placement was deliberately kept away from the differential pair’s immediate vicinity (minimum clearance enforced) to avoid perturbing the pair’s impedance and to reduce crosstalk. > Speculation: On a multilayer board, a dedicated ground plane directly beneath a differential pair would further stabilise impedance and reduce EMI, but the two‑layer design relies on careful spacing and short via stubs to achieve acceptable performance. 6. Design Decisions, Trade‑offs, and Lessons Learned | Decision | Rationale | Trade‑off | |----------|-----------|-----------| | Move U4/U6 slightly | Provides clearance for USB differential",
    "source_file": "14_differential_pairs_and_high-speed_signal_routing.docs.md",
    "chunk_id": 7
  },
  {
    "text": "|----------|-----------|-----------| | Move U4/U6 slightly | Provides clearance for USB differential pairs and creates routing channels for I²C | Slight increase in board outline; negligible impact on BOM cost | | Use narrower trace width for initial pair placement | Allows routing in tight spaces without violating DRC | May increase trace resistance; acceptable for short USB segments | | Add serpentine to SDA | Improves length matching without adding extra vias | Consumes board area; introduces a small amount of additional capacitance | | Keep I²C isolated from SPI and other high‑speed nets | Reduces susceptibility to noise and crosstalk | Requires careful component placement, potentially larger board size | Overall, the layout demonstrates that minor component nudges and judicious use of",
    "source_file": "14_differential_pairs_and_high-speed_signal_routing.docs.md",
    "chunk_id": 8
  },
  {
    "text": "arger board size | Overall, the layout demonstrates that minor component nudges and judicious use of the PCB editor’s length‑tuning utilities can resolve most clearance and matching issues on a two‑layer board , while still meeting the electrical requirements of USB and I²C. 7. Recommended High‑Speed Routing Workflow The following flowchart summarises a repeatable process for differential‑pair and high‑speed routing on modest‑complexity boards: Key points highlighted in the flow: Early clearance planning prevents later re‑routing. Length‑tuning is an iterative step; the tool should be used after an initial route is in place. DRC/ERC must be run after each major adjustment to catch clearance violations early. --- By following the above methodology, designers can achieve reliable differentia",
    "source_file": "14_differential_pairs_and_high-speed_signal_routing.docs.md",
    "chunk_id": 9
  },
  {
    "text": "violations early. --- By following the above methodology, designers can achieve reliable differential‑pair routing, maintain signal integrity for USB and I²C, and keep the board manufacturable without resorting to additional layers or exotic via types.",
    "source_file": "14_differential_pairs_and_high-speed_signal_routing.docs.md",
    "chunk_id": 10
  },
  {
    "text": "Power Traces and Signal Routing This section documents the routing methodology, power‑net implementation, and verification workflow used for the board. It captures the key decisions, constraints, and best‑practice guidelines that emerged during layout. --- 15.1 Overview The board contains a mixed‑signal environment: an ESP32 MCU, an SD‑card interface, external flash, several 5 V and 3.3 V power domains, and a full‑speed USB connector. The primary goals were: Signal integrity for the SPI bus (MISO, MOSI, SCK, CS) and USB differential pair. Robust power distribution with low voltage drop and adequate current capability. Manufacturability – clearances, via sizes, and DRC compliance that satisfy typical fab house rules. The layout was performed in a top‑layer‑first style, resorting to inner la",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 0
  },
  {
    "text": " typical fab house rules. The layout was performed in a top‑layer‑first style, resorting to inner layers only when necessary (e.g., for USB differential routing or to avoid congested zones). --- 15.2 SPI Bus Routing Strategy 15.2.1 Top‑layer routing and test‑point placement All SPI signals were routed on the front copper layer to keep trace lengths short and to simplify debugging. Test points (TP2‑TP5) were placed directly on the signal tracks to avoid extra bends and to provide easy probe access. 45° trace angles were used instead of 90° corners to reduce impedance discontinuities and to improve manufacturability. Vias were inserted only when a layer change was unavoidable; otherwise, the bus stayed on a single layer. > Why top‑layer only? > The SPI clock operates at the highest frequency",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 1
  },
  {
    "text": "us stayed on a single layer. > Why top‑layer only? > The SPI clock operates at the highest frequency among the digital interfaces, so keeping it on the outer layer minimizes dielectric loss and eases length‑matching. 15.2.2 Bus vs. radial topology Initially a radial connection (multiple devices tied together at a common node) was used for the flash’s MOSI line. This was replaced by a bus topology where each peripheral connects directly to the MCU pin. Bus topology reduces stub length, limits reflections, and eases signal‑integrity analysis. The change required deleting the radial trace and re‑routing MOSI through a bridge created by moving resistor R16, allowing the trace to pass between the resistor pads without a layer change. > Best practice: For high‑speed serial buses, avoid star or r",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 2
  },
  {
    "text": " resistor pads without a layer change. > Best practice: For high‑speed serial buses, avoid star or radial wiring; use a true point‑to‑point bus with controlled impedance. [Verified] 15.2.3 Length matching and critical timing Length measurements after routing: | Signal | Approx. length | |--------|----------------| | SCK (clock) | 26 mm | | MISO | 63.3 mm | | MOSI | 51 mm | The clock line is the most timing‑critical; its length is the shortest, which is desirable. The mismatch between MISO and MOSI is modest relative to the operating frequency of the SPI bus, so no additional length‑matching was required. > Guideline: Keep the clock trace the shortest and most direct path; keep data‑line lengths within a few percent of each other to limit skew. [Inference] --- 15.3 Power Net Implementation ",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 3
  },
  {
    "text": "ths within a few percent of each other to limit skew. [Inference] --- 15.3 Power Net Implementation 15.3.1 Copper zones and inner layers Three dedicated inner copper planes were defined: | Plane | Voltage | Layer | |-------|---------|-------| | Ground (GND) | 0 V | IN1 | | 3.3 V | 3.3 V | IN2 | | 5 V (USB) | 5 V | IN2 (separate zone) | Each plane was created as a filled copper zone (polygon) covering the entire board area, with appropriate thermal reliefs for through‑hole pads. Mis‑assignment of zones (e.g., 3.3 V placed on the same layer as GND) was discovered via rat‑nest visualization and corrected by moving the zone to its intended inner layer. > Lesson: Always verify the layer assignment of each power plane before routing; a single misplaced zone can generate a cascade of DRC errors. ",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 4
  },
  {
    "text": "t of each power plane before routing; a single misplaced zone can generate a cascade of DRC errors. [Verified] 15.3.2 Trace width and via sizing per net class A net‑class strategy was employed: | Net class | Typical trace width | Via drill / pad | |-----------|--------------------|-----------------| | 5 V (high current) | 0.8 mm (≈ 31 mil) | 0.8 mm pad / 0.5 mm drill | | 3.3 V | 0.5 mm (≈ 20 mil) | 0.5 mm pad / 0.3 mm drill | | GND (general) | 0.5 mm | 0.5 mm pad / 0.3 mm drill | | Signal (SPI, USB) | 0.24 mm (≈ 9.5 mil) | 0.5 mm pad / 0.3 mm drill | The large 5 V distribution trace (≈ 1 mm wide) was routed first, passing beside the poly‑fuse to guarantee sufficient current capacity. When the trace collided with other components, the component was nudged slightly to preserve clearance. > B",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 5
  },
  {
    "text": "e trace collided with other components, the component was nudged slightly to preserve clearance. > Best practice: Define net classes early and apply them globally; this prevents later manual width adjustments and ensures consistent current handling. [Verified] 15.3.3 High‑current 5 V distribution The 5 V rail supplies the entire board, so a single wide trace was drawn from the USB 5 V pads to the main power entry point. The trace width was set to 1 mm to meet a 1 A design current with a comfortable margin for voltage drop. The trace was routed outside of dense component areas to avoid congestion. A via‑stitch grid was added around the poly‑fuse to improve current sharing and thermal dissipation. > Design note: For boards that may draw > 1 A from USB, consider a dedicated copper pour on an ",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 6
  },
  {
    "text": "ion. > Design note: For boards that may draw > 1 A from USB, consider a dedicated copper pour on an inner layer rather than a single surface trace. [Inference] --- 15.4 Differential Pair Routing for USB The USB D+ / D‑ signals were routed as a differential pair using the two inner layers: 1. D+ placed on IN2 (bottom inner layer). 2. D‑ placed on IN1 (top inner layer). Each trace used a via‑transition to the outer layer only where necessary to avoid crossing other nets. The pair was kept parallel with matched length and minimal separation variance to preserve differential impedance (≈ 90 Ω). The pair was routed around a dense component area by splitting the pair across layers , which avoided excessive via count while maintaining symmetry. After routing, the geometry was tweaked to eliminate",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 7
  },
  {
    "text": "excessive via count while maintaining symmetry. After routing, the geometry was tweaked to eliminate any 90° bends and to keep the spacing constant. > Why split across layers? > The outer layers were heavily populated; moving one leg to an inner plane provided a clear corridor without adding extra vias, preserving signal integrity. [Verified] --- 15.5 Design Rule Checking and Common Violations A systematic DRC/ERC pass was performed after each major routing stage. The most frequent violations and their resolutions are summarized below. | Violation | Cause | Resolution | |-----------|-------|------------| | Zero annular ring (via hole = pad diameter) | Default via size inherited from a generic footprint. | Updated via size to 0.5 mm pad / 0.3 mm drill via the Edit → Track & Via Properties d",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 8
  },
  {
    "text": "c footprint. | Updated via size to 0.5 mm pad / 0.3 mm drill via the Edit → Track & Via Properties dialog; applied to all affected nets using a filter. | | Insufficient clearance between USB connector pins (B1/B2) | Fixed footprint geometry leaves pins too close for the chosen clearance rule. | Marked as ignored after confirming the fab house tolerates the spacing; documented as a deliberate exception. | | Single‑spoke thermal relief for pads connected to copper zones | Limited copper area prevented a second spoke. | Accepted as ignored because the pad current is low; noted for future footprint revision. | | Silkscreen overlapping solder mask | Text placed directly over mask‑expanded pad. | Shifted silkscreen objects away from mask expansion; edited footprint where necessary. | | Text size",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 9
  },
  {
    "text": "Shifted silkscreen objects away from mask expansion; edited footprint where necessary. | | Text size below fab minimum | Designer used 0.12 mm line width for reference designators. | Updated all silkscreen text to 0.8 mm height and ≥ 0.12 mm line width per manufacturer spec. | | Unconnected copper zones (ground / 3.3 V) | Zones were placed on the wrong inner layer or lacked a via tie‑in. | Re‑assigned zones to correct layers, added missing vias, and refreshed zones (B‑key). | | Differential pair length mismatch | Minor routing detours introduced skew. | Adjusted trace lengths by adding small serpentine sections to the shorter leg; verified with the length‑measurement tool. | 15.5.1 Handling “Ignore” Decisions Some violations could not be resolved without redesigning footprints (e.g., USB c",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 10
  },
  {
    "text": "“Ignore” Decisions Some violations could not be resolved without redesigning footprints (e.g., USB connector pin spacing). In these cases: The violation was explicitly excluded in the DRC settings. A design note was added to the bill of materials (BOM) and assembly instructions, informing the manufacturer of the intentional deviation. > Rule of thumb: Only ignore DRC errors when the impact on reliability, electrical performance, or manufacturability is demonstrably negligible. Document every ignored rule. [Verified] --- 15.6 Lessons Learned and Best‑Practice Checklist | Area | Key Takeaway | |------|--------------| | Topology | Use a bus topology for high‑speed serial lines; avoid radial or star connections that create stubs. | | Angle Management | Replace 90° corners with 45° or 30° angle",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 11
  },
  {
    "text": "star connections that create stubs. | | Angle Management | Replace 90° corners with 45° or 30° angles to reduce impedance discontinuities. | | Length Matching | Prioritize the clock line for shortest path; keep data‑line lengths within a few percent of each other. | | Power Plane Assignment | Verify inner‑layer plane assignments before routing; a misplaced zone triggers many DRC errors. | | Net‑Class Discipline | Define net classes (trace width, via size) early and apply them globally. | | Via Sizing | Ensure annular ring > 0.1 mm (or fab‑specified) for all vias; batch‑update via sizes via filters. | | Differential Pair Routing | Keep pair spacing constant , avoid layer changes unless necessary, and use inner layers to bypass congested areas. | | DRC Workflow | Run DRC after each routing b",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 12
  },
  {
    "text": "ary, and use inner layers to bypass congested areas. | | DRC Workflow | Run DRC after each routing block , fix violations immediately, and only ignore when justified with documentation. | | Silkscreen & Mask | Keep silkscreen clear of solder mask expansions; verify with a silkscreen‑mask clearance check . | | Documentation | Record every design deviation (ignored DRC, footprint edits) in the design notes for the fab house. | --- 15.7 Routing Flow Summary The flowchart captures the logical progression from net‑class definition to final data‑output, emphasizing the iterative DRC‑driven refinement. --- End of Chapter 15 – This documentation should serve as a reference for future revisions and for other designs that share similar mixed‑signal, high‑speed requirements.",
    "source_file": "15_power_traces_and_signal_routing.docs.md",
    "chunk_id": 13
  },
  {
    "text": "Design Rule Check and Final Refinements This section documents the final verification and optimisation steps that bridge a clean layout to a manufacturable board. It assumes that all schematic‑to‑layout work is complete and that a standard Design Rule Check (DRC) has already passed without errors. --- 1. Design Rule Check (DRC) – The Baseline Guardrail The DRC is the first line of defence against electrical and geometrical violations. Typical rule sets include: | Category | Typical Checks | Why It Matters | |----------|----------------|----------------| | Clearance / Creepage | Minimum spacing between copper, pads, and planes | Prevents shorts, satisfies voltage‑stand‑off and safety standards | | Trace Width / Current Capacity | Minimum width per copper thickness and expected current | Gua",
    "source_file": "16_design_rule_check_and_final_refinements.docs.md",
    "chunk_id": 0
  },
  {
    "text": "s | | Trace Width / Current Capacity | Minimum width per copper thickness and expected current | Guarantees reliable current handling and avoids overheating | | Via / Hole Sizes | Minimum drill diameter, annular ring, and pad‑to‑pad clearance | Ensures drillability and reliable plating | | Component Footprint Envelopes | Pad‑to‑pad spacing, solder mask clearance | Avoids solder bridges and assembly defects | | Layer‑to‑Layer Overlap | No unintended copper‑to‑copper contact across layers | Prevents hidden shorts that only appear after lamination | When the DRC reports no issues , the board is electrically sound and conforms to the basic manufacturing constraints defined in the rule file. This state is a verified prerequisite before proceeding to higher‑level manufacturability analysis. > No",
    "source_file": "16_design_rule_check_and_final_refinements.docs.md",
    "chunk_id": 1
  },
  {
    "text": " state is a verified prerequisite before proceeding to higher‑level manufacturability analysis. > Note: DRC does not guarantee that the board can be fabricated cost‑effectively; it only checks that the layout respects the minimum constraints supplied by the rule set. --- 2. Design‑for‑Manufacturability (DFM) – Going Beyond Minimum Rules DFM analysis uses specialised analytics tools (often bundled with the PCB CAD suite) to flag non‑optimal features that increase production cost, lower yield, or complicate assembly. The most common DFM warnings, and the corresponding corrective actions, are listed below. 2.1 Acute Angles (≤ 45°) - Problem: Sharp interior angles concentrate etchant stress, can cause copper “necking,” and are difficult for the fab’s laser‑drill or milling processes. - Remedy:",
    "source_file": "16_design_rule_check_and_final_refinements.docs.md",
    "chunk_id": 2
  },
  {
    "text": " cause copper “necking,” and are difficult for the fab’s laser‑drill or milling processes. - Remedy: Replace acute angles with 45° fillets or 90° corners . This can be done by redrawing the affected trace segment with a larger radius or by using the CAD tool’s “fillet” command. > Inference: The transcript mentions “90° angles” as an obvious fix; this aligns with standard DFM practice. 2.2 Redundant Track Segments & Unnecessary Jogging - Problem: Extra bends or overlapping segments increase trace length, add unnecessary copper, and raise the risk of copper delamination or signal integrity degradation. - Remedy: Collapse collinear segments into a single straight line, and remove any “stair‑step” jogs that do not serve a routing purpose. > Verified: Redundant tracks are a classic DFM issue fl",
    "source_file": "16_design_rule_check_and_final_refinements.docs.md",
    "chunk_id": 3
  },
  {
    "text": "p” jogs that do not serve a routing purpose. > Verified: Redundant tracks are a classic DFM issue flagged by most analytics tools. 2.3 Excessive Trace Length on Non‑Critical Nets - Problem: Long traces increase resistance and inductance, consume board real‑estate, and may cause signal skew on matched‑length pairs if left unchecked. - Remedy: Where the net does not carry high‑speed or high‑current signals, shorten the path by routing more directly or by merging parallel runs. > Inference: The transcript’s intent to “reduce the length of some of the longer tracks” reflects this practice. 2.4 Undersized Trace Width for Manufacturability - Problem: Very thin traces are harder for the fab to etch cleanly, especially on high‑density boards, leading to open circuits or excessive copper loss. - Re",
    "source_file": "16_design_rule_check_and_final_refinements.docs.md",
    "chunk_id": 4
  },
  {
    "text": " cleanly, especially on high‑density boards, leading to open circuits or excessive copper loss. - Remedy: Increase the width of marginal traces (often by one or two mils) while still meeting current‑carrying requirements. This also improves solderability and reduces the chance of copper lift‑off during assembly. > Speculation: The speaker’s decision to “draw it with a much thicker track” is a typical DFM optimisation, though the exact width increase depends on the fab’s capabilities. 2.5 Via Optimization - Problem: Over‑use of vias adds drilling steps, raises cost, and can introduce reliability concerns (via barrel plating defects). - Remedy: Consolidate multiple vias on the same net into a via stitch where possible, and avoid placing vias too close to pads or copper edges. > Inference: Wh",
    "source_file": "16_design_rule_check_and_final_refinements.docs.md",
    "chunk_id": 5
  },
  {
    "text": "via stitch where possible, and avoid placing vias too close to pads or copper edges. > Inference: While not explicitly mentioned, this is a standard DFM consideration that would be caught by the same analytics tools. --- 3. Final Refinement Workflow The following flowchart summarises the iterative process that takes a DRC‑clean board to a DFM‑optimised design ready for fabrication. The loop between DFM Analytics and Apply Corrections continues until the tool reports no remaining issues . --- 4. Best‑Practice Recommendations for the Final Pass 1. Maintain Consistent Design Intent – Any geometry change (e.g., widening a trace) should be reflected in the design documentation and, if needed, in the bill of materials (e.g., updated current rating). 2. Document All DFM Fixes – Keep a change‑log ",
    "source_file": "16_design_rule_check_and_final_refinements.docs.md",
    "chunk_id": 6
  },
  {
    "text": "the bill of materials (e.g., updated current rating). 2. Document All DFM Fixes – Keep a change‑log that records which nets were altered, why the change was made, and the impact on electrical performance. This aids downstream verification and future design revisions. 3. Validate Critical Nets After Modification – For high‑speed or high‑current signals, re‑run Signal Integrity (SI) simulations or Current Carrying Capacity checks after any geometry change to ensure that performance margins are still met. 4. Perform a “Design Freeze” Review – Once DFM passes, lock the layout files, generate the final Gerber set, and perform a Design for Assembly (DFA) visual inspection (component clearances, solder‑mask bridges, polarity checks). 5. Engage the Fabricator Early – Share the DFM report and any s",
    "source_file": "16_design_rule_check_and_final_refinements.docs.md",
    "chunk_id": 7
  },
  {
    "text": "lder‑mask bridges, polarity checks). 5. Engage the Fabricator Early – Share the DFM report and any special requirements (e.g., controlled impedance, specific copper thickness) with the chosen fab to confirm that the board can be produced within the target cost and lead‑time. --- 5. Summary After a clean DRC, the Design‑for‑Manufacturability stage is essential to eliminate subtle layout features—such as acute angles, redundant track segments, and overly thin traces—that can increase fabrication cost, lower yield, or compromise reliability. By systematically applying the refinements outlined above and iterating through the DFM analytics loop, the design reaches a state where all electrical rules are satisfied and manufacturing risks are minimised , enabling a smooth transition to production.",
    "source_file": "16_design_rule_check_and_final_refinements.docs.md",
    "chunk_id": 8
  },
  {
    "text": "Design for Manufacturing (DFM) Checks Design‑for‑manufacturing is the final gate that guarantees a PCB layout can be fabricated without costly re‑work or delays. Even when a schematic passes all electrical rule checks (ERC) and the layout satisfies the design‑rule check (DRC), hidden manufacturing problems can still exist. The workflow below shows how to use a dedicated DFM analysis tool, interpret its results, and apply practical fixes before releasing the design to the fab. --- 1. DFM Analysis Workflow The loop continues until the DFM report contains only green (no‑issues) entries. --- 2. Preparing the Design for DFM | Step | Action | Rationale | |------|--------|-----------| | Export Gerbers | Use KiCad’s Plot dialog (or Fabrication Outputs → Gerber ) to generate all copper, solder‑mask",
    "source_file": "17_design_for_manufacturing_dfm_checks.docs.md",
    "chunk_id": 0
  },
  {
    "text": "ers | Use KiCad’s Plot dialog (or Fabrication Outputs → Gerber ) to generate all copper, solder‑mask, and silkscreen layers. | Guarantees the exact data the fab will receive. | | Export Drill Files | Generate the NC drill file from the same dialog. | Drill data is required for annular‑ring and spacing checks. | | Folder Structure | Place all generated files in a dedicated directory (e.g., ESP32 Project GERs). | Keeps the DFM run reproducible and avoids stray files. | | DFM Tool Selection | Use the free NextPCB DFM Checker (Windows application) – more capable than the current KiCad plug‑in. | Provides a comprehensive set of manufacturability checks and a 3‑D preview. | > The KiCad plug‑in was unavailable for the KiCad 9 release candidate, so the Windows version was used instead. [Verified] ",
    "source_file": "17_design_for_manufacturing_dfm_checks.docs.md",
    "chunk_id": 1
  },
  {
    "text": " unavailable for the KiCad 9 release candidate, so the Windows version was used instead. [Verified] --- 3. Interpreting the DFM Report The DFM checker colour‑codes each finding: | Colour | Meaning | Typical Action | |--------|---------|----------------| | Green | No issue – complies with the fab’s design rules. | No action required. | | Orange | Warning – may be marginal; review for risk. | Verify with the fab or adjust clearance. | | Red | Critical – violates a rule; must be fixed. | Modify the layout (move traces, enlarge pads, etc.). | 3.1 Common DFM Findings | Issue | Description | Example from the ESP32 board | Fix Strategy | |-------|-------------|------------------------------|--------------| | Annular Ring Size | Minimum copper around a drilled hole. The fab required ≥ 5 mil (0.127",
    "source_file": "17_design_for_manufacturing_dfm_checks.docs.md",
    "chunk_id": 2
  },
  {
    "text": "-------| | Annular Ring Size | Minimum copper around a drilled hole. The fab required ≥ 5 mil (0.127 mm). | ESP32 ground pins showed a 0.2 mm ring (≈ 8 mil) – already acceptable. | No change needed if the ring meets the minimum. | | PTH (Plated‑Through‑Hole) Annular Rings | Similar to above, but for through‑hole components. | USB connector pads flagged; geometry dictated by the component. | Acceptable if the fab confirms; otherwise redesign the connector footprint. | | Copper‑to‑Trace Clearance | Minimum spacing between copper features (e.g., via‑to‑track). | Several vias were too close to adjacent tracks. | Move the offending vias or tracks by a few mils to meet the required clearance. | | Copper‑to‑Board‑Edge Clearance | Copper should not be too close to the board outline, especially on ",
    "source_file": "17_design_for_manufacturing_dfm_checks.docs.md",
    "chunk_id": 3
  },
  {
    "text": "Copper‑to‑Board‑Edge Clearance | Copper should not be too close to the board outline, especially on inner layers. | Inner copper zones touched the edge. | Increase zone clearance (e.g., to 0.2 mm) and re‑fill the zones. | | Drill‑to‑Drill Spacing | Minimum distance between adjacent holes. | USB connector drill spacing was marginal. | Confirm with the fab that the spacing is acceptable; otherwise increase spacing or use a different connector. | | Silkscreen Overlap | Silkscreen should not cover pads, vias, or mounting holes. | Mounting holes were removed to make room for informative text. | Relocate or delete non‑essential silkscreen elements; keep clearance from copper features. | > All red items that could be corrected (e.g., copper‑to‑trace and edge clearances) were fixed directly in the",
    "source_file": "17_design_for_manufacturing_dfm_checks.docs.md",
    "chunk_id": 4
  },
  {
    "text": "items that could be corrected (e.g., copper‑to‑trace and edge clearances) were fixed directly in the layout before re‑running the DFM check. [Verified] --- 4. Practical DFM Fixes Applied to the ESP32 Board 1. VIA‑to‑TRACE Clearance – Shifted offending vias a few mils away from nearby tracks. 2. Copper‑to‑EDGE Clearance – Adjusted the clearance rule for inner copper zones to 0.2 mm and re‑filled the zones. 3. Silkscreen Optimization – Removed two mounting holes on the top side to free space for functional labels. Added block borders (1 mm line width) around logical groups (e.g., “Charger”, “Sound Sensor”). Inserted descriptive text for LEDs and power indicators, rotating text boxes where needed for compactness. These changes eliminated all red entries; the final DFM report contained only gr",
    "source_file": "17_design_for_manufacturing_dfm_checks.docs.md",
    "chunk_id": 5
  },
  {
    "text": "ed for compactness. These changes eliminated all red entries; the final DFM report contained only green items and a few orange warnings that were deemed acceptable after a fab confirmation. [Verified] --- 5. Silkscreen Design Guidelines Silkscreen is the last visual communication layer before assembly. Good silkscreen practice improves assembly speed, reduces errors, and adds value for end‑users. | Guideline | Reason | |-----------|--------| | Avoid covering pads, vias, or mounting holes | Prevents solder mask mis‑registration and mechanical interference. | | Maintain a minimum line width and clearance (typically ≥ 4 mil) | Ensures the screen can be printed reliably. | | Use legible fonts and adequate contrast | Facilitates visual inspection and manual assembly. | | Reserve space for criti",
    "source_file": "17_design_for_manufacturing_dfm_checks.docs.md",
    "chunk_id": 6
  },
  {
    "text": "d adequate contrast | Facilitates visual inspection and manual assembly. | | Reserve space for critical information (e.g., version, URLs, component legends) | Provides long‑term documentation on the board itself. | | Consider both sides – If the top side is crowded, shift non‑essential text to the bottom silkscreen. | Balances readability with component density. | | Remove non‑essential graphics (e.g., unused mounting holes) when they compete with important text. | Maximizes usable area for functional markings. | > The ESP32 board’s silkscreen was deliberately simplified: mounting holes were removed, functional blocks were boxed, and LED functions were labelled. [Verified] --- 6. Lessons Learned & Best‑Practice Checklist 1. Run DFM early – Export Gerbers and perform a DFM check as soon as ",
    "source_file": "17_design_for_manufacturing_dfm_checks.docs.md",
    "chunk_id": 7
  },
  {
    "text": "rned & Best‑Practice Checklist 1. Run DFM early – Export Gerbers and perform a DFM check as soon as the first layout iteration is complete. This catches clearance problems before they become entrenched. [Inference] 2. Keep a clean folder – Store Gerbers, drill files, and DFM reports together; version‑control the folder to track changes. [Speculation] 3. Validate critical dimensions with the fab – If a rule is flagged but the component geometry (e.g., USB connector) cannot be altered, confirm acceptability with the manufacturer. [Verified] 4. Iterate quickly – Minor moves (a few mils) often resolve clearance violations without impacting electrical performance. [Inference] 5. Document silkscreen decisions – Record why certain graphics were removed or added; this aids future revisions and han",
    "source_file": "17_design_for_manufacturing_dfm_checks.docs.md",
    "chunk_id": 8
  },
  {
    "text": "en decisions – Record why certain graphics were removed or added; this aids future revisions and hand‑off to assembly houses. [Inference] 6. Leverage the 3‑D view – Visualizing the board in 3‑D helps locate the exact geometry causing a violation, speeding up the fix. [Verified] --- 7. Summary A systematic DFM check bridges the gap between a electrically sound layout and a manufacturable product. By exporting accurate Gerbers, using a robust DFM tool (e.g., NextPCB’s Windows application), interpreting colour‑coded findings, and applying targeted layout adjustments—especially to clearances, annular rings, and silkscreen—designers can eliminate critical manufacturing risks. The ESP32 example demonstrates that most issues are minor (spacing adjustments, silkscreen re‑organisation) and can be r",
    "source_file": "17_design_for_manufacturing_dfm_checks.docs.md",
    "chunk_id": 9
  },
  {
    "text": "monstrates that most issues are minor (spacing adjustments, silkscreen re‑organisation) and can be resolved quickly, resulting in a clean DFM report ready for fabrication. ---",
    "source_file": "17_design_for_manufacturing_dfm_checks.docs.md",
    "chunk_id": 10
  },
  {
    "text": "Adding Silkscreen and Final Touches Overview The finalisation stage of a PCB design consists of two tightly coupled activities: 1. Silkscreen definition – adding reference designators, functional labels and branding while respecting manufacturing clearances. 2. 3‑D model completion – assigning accurate 3‑D STEP/WRL models to every footprint, verifying their placement and orientation, and using the visualisation to spot missing parts or mechanical interferences before the design is handed off to a fabricator/assembler. Both steps are essential for a professional hand‑off: the silkscreen guides the assembler and the end‑user, while the 3‑D view provides a quick “reality check” that the board will fit inside its enclosure and that all components are correctly represented for automated pick‑an",
    "source_file": "18_adding_silkscreen_and_final_touches.docs.md",
    "chunk_id": 0
  },
  {
    "text": "ill fit inside its enclosure and that all components are correctly represented for automated pick‑and‑place. --- 1. Silkscreen Layout 1.1 Text Placement and Orientation Use the Text tool to place labels such as “Charging Power”, “GND”, “+5 V”, etc. Rotate text to 90 ° when the label must run parallel to a board edge or to a mounting hole that has been removed. This reduces the risk of the text being clipped by the board outline and improves readability on the assembled board. Keep a minimum clearance of ≈ 0.5 mm (manufacturer‑dependent) between silkscreen strokes and copper features to avoid solder mask erosion during reflow. > Best practice: Keep silkscreen strings short and use a consistent font size (typically 0.8 mm‑1.0 mm height) to maintain legibility across different board sizes. 1.",
    "source_file": "18_adding_silkscreen_and_final_touches.docs.md",
    "chunk_id": 1
  },
  {
    "text": "t font size (typically 0.8 mm‑1.0 mm height) to maintain legibility across different board sizes. 1.2 Layer Management Temporarily disable non‑silkscreen layers (e.g., copper, solder mask) while reviewing the silkscreen. This isolates the graphics and makes it easier to spot overlaps or missing labels. Verify that the silkscreen does not intersect any copper pads, vias, or keep‑out zones. KiCad’s DRC can be configured to flag silkscreen‑copper clearance violations. 1.3 Branding and Documentation Reserve space for logos (e.g., “Tech Expo”, “Kicad”) on the back silkscreen layer. Include a revision identifier and a board version on the silkscreen; this aids traceability during production and field service. --- 2. Completing the 3‑D Model Set 2.1 Why 3‑D Models Matter 3‑D models are used by pi",
    "source_file": "18_adding_silkscreen_and_final_touches.docs.md",
    "chunk_id": 2
  },
  {
    "text": "eld service. --- 2. Completing the 3‑D Model Set 2.1 Why 3‑D Models Matter 3‑D models are used by pick‑and‑place machines to calculate component placement coordinates. They enable a visual inspection of mechanical clearances (e.g., between a connector and a nearby capacitor) before the design is sent to the fab house. Accurate models help the assembler verify that the correct part number is loaded into the placement program. 2.2 Sourcing Models from KiCad Libraries KiCad 9 RC ships with a built‑in 3‑D model repository (e.g., 3D models/sensor/audio). When a component is double‑clicked in the PCB editor, the 3‑D Model tab allows you to browse the library and select the appropriate STEP file. If the library contains both STEP and WRL versions, prefer STEP for higher fidelity and easier manipu",
    "source_file": "18_adding_silkscreen_and_final_touches.docs.md",
    "chunk_id": 3
  },
  {
    "text": "f the library contains both STEP and WRL versions, prefer STEP for higher fidelity and easier manipulation. > Tip: The library does not provide a search box; use the folder hierarchy (e.g., sensor/audio) to locate the desired model. 2.3 Aligning and Offsetting Models For each footprint, three transformation parameters are required: | Parameter | Purpose | Typical Adjustment | |-----------|---------|--------------------| | Offset (X/Y/Z) | Moves the model relative to the footprint origin. | Shift the model up/down to expose pins or to clear the solder mask. | | Rotation (X/Y/Z) | Orients the model to match the physical component’s pinout. | Rotate 90 ° on the X‑axis for vertically mounted parts, or flip on the Y‑axis for mirrored footprints. | | Scale (rare) | Adjusts model size when the li",
    "source_file": "18_adding_silkscreen_and_final_touches.docs.md",
    "chunk_id": 4
  },
  {
    "text": "ts, or flip on the Y‑axis for mirrored footprints. | | Scale (rare) | Adjusts model size when the library model is oversized/undersized. | Usually left at 1.0. | The workflow is: 1. Select the footprint → Open 3‑D Model dialog . 2. Choose the STEP file from the KiCad library or a project‑local folder. 3. Apply offsets to raise the model above the board surface (e.g., Z = +0.5 mm). 4. Rotate until the pins line up with the footprint pads (visual feedback in the 3‑D viewer). 5. Save and repeat for the next component. 2.4 Handling Missing Models KiCad provides a “Missing 3‑D Models” button that generates a text file listing every footprint without an assigned model. Open the generated file in a text editor; each line contains the footprint reference and the expected model path. If the path po",
    "source_file": "18_adding_silkscreen_and_final_touches.docs.md",
    "chunk_id": 5
  },
  {
    "text": " text editor; each line contains the footprint reference and the expected model path. If the path points to an obsolete KiCad version (e.g., KiCad 8 vs. KiCad 9), update the environment variable in Preferences → Configure Paths to point to the correct library directory. > Inference: Aligning the environment variable to a single directory that contains both KiCad 8 and KiCad 9 models resolves most missing‑model warnings without having to edit each footprint individually. After correcting the path, re‑run the missing‑model check; the count should drop to zero (or a handful of genuinely unavailable models). 2.5 Example Component Assignments | Component | Library Source | Transformation Summary | |-----------|----------------|------------------------| | Microphone | 3D models/sensor/audio/pom.",
    "source_file": "18_adding_silkscreen_and_final_touches.docs.md",
    "chunk_id": 6
  },
  {
    "text": "| |-----------|----------------|------------------------| | Microphone | 3D models/sensor/audio/pom.step | Z‑offset + 0.5 mm, rotate 90 ° on Y‑axis to expose pins. | | LED (1206) | 3D models/LED/LED 1206.step | No offset; orientation matches standard SMD footprint. | | Polyfuse (32 V 2 A) | 3D models/fuse/fuse 32V 2A.step | Centered, no rotation needed. | | Connector (B2‑PH‑SM4) | Project‑local libs/3D/B2PH SM4.step | Rotate 180 ° on Z‑axis to match board edge. | | USB‑C Receptacle (SS‑5240) | Project‑local libs/3D/USB C SS5240.step | Z‑offset + 0.2 mm, rotate 90 ° on X‑axis. | | Button (US‑LPT) | Project‑local libs/3D/Button USLPT.step | Duplicate model for both buttons; same offsets. | | SD Card Slot (GSD‑0) | Project‑local libs/3D/SD GSD0.step | No offset, rotate 90 ° on X‑axis. | | ESP",
    "source_file": "18_adding_silkscreen_and_final_touches.docs.md",
    "chunk_id": 7
  },
  {
    "text": "D Card Slot (GSD‑0) | Project‑local libs/3D/SD GSD0.step | No offset, rotate 90 ° on X‑axis. | | ESP‑32 Module | Project‑local libs/3D/ESP32.step | Align pins, Z‑offset + 0.3 mm. | | BME280 Sensor | Project‑local libs/3D/BME280.step | Flip 90 ° on X‑axis, ensure dot‑marker aligns with pin 1. | | LM117 3.3 V Regulator | Project‑local libs/3D/LM117 3V3.step | Rotate 90 ° on X‑axis. | | MAX4466 Amplifier | Project‑local libs/3D/MAX4466.step | Rotate 90 ° on X‑axis. | | W25Q32 Flash | Project‑local libs/3D/W25Q32.step | Rotate 90 ° on X‑axis. | > Speculation: The exact offset values are chosen to keep the model just above the solder mask, preventing visual clipping in the 3‑D viewer. --- 3. Final Verification 3.1 Visual Inspection in 3‑D Rotate the board in the 3‑D viewer to confirm that all m",
    "source_file": "18_adding_silkscreen_and_final_touches.docs.md",
    "chunk_id": 8
  },
  {
    "text": "l Verification 3.1 Visual Inspection in 3‑D Rotate the board in the 3‑D viewer to confirm that all models are visible , correctly oriented, and free of mechanical clashes (e.g., a connector pin intersecting a nearby capacitor). Use the “Missing 3‑D Models” check again; a count of zero indicates that every footprint has an assigned model. 3.2 Design‑Rule Checks (DRC) Run a full DRC after silkscreen and 3‑D updates. Silkscreen‑copper clearance, component‑to‑edge clearance, and component‑to‑component spacing are all re‑validated. Address any new violations (e.g., a silkscreen line now overlapping a newly placed component). 3.3 Export for Manufacture Generate the Gerber and NC‑ drill files, ensuring that the silkscreen layer is included ( .GTO / .GBO). Export the Bill of Materials (BOM) and th",
    "source_file": "18_adding_silkscreen_and_final_touches.docs.md",
    "chunk_id": 9
  },
  {
    "text": "ring that the silkscreen layer is included ( .GTO / .GBO). Export the Bill of Materials (BOM) and the Pick‑and‑Place (PnP) file that references the assigned 3‑D models. > Best practice: Keep the BOM and PnP files in the same directory as the Gerbers; most PCB assembly services (e.g., NextPCB) automatically import them. --- 4. Ordering and Assembly The completed design can be uploaded to a PCB fabrication and assembly service such as NextPCB : 1. Upload Gerbers – include all copper, solder mask, and silkscreen layers. 2. Upload BOM & PnP – the service uses the PnP file to program its pick‑and‑place machines. 3. Select Assembly Options – choose SMT only, or SMT + through‑hole if any through‑hole parts remain. 4. Review the Service’s 3‑D Render – most services provide a final 3‑D preview that",
    "source_file": "18_adding_silkscreen_and_final_touches.docs.md",
    "chunk_id": 10
  },
  {
    "text": "le parts remain. 4. Review the Service’s 3‑D Render – most services provide a final 3‑D preview that should match the KiCad viewer. By following the silkscreen and 3‑D model workflow described above, the board arrives at the assembler with clear documentation , accurate mechanical representation , and minimal risk of assembly errors . --- 5. Workflow Summary The flowchart captures the iterative nature of the finalisation stage: silkscreen, 3‑D model assignment, verification, and hand‑off. --- Key Takeaways Silkscreen must be legible, clear of copper, and include branding and revision data. 3‑D models should be sourced from KiCad’s libraries when possible; otherwise, maintain a project‑local library and keep the path configuration up‑to‑date. Offset and rotation adjustments are essential fo",
    "source_file": "18_adding_silkscreen_and_final_touches.docs.md",
    "chunk_id": 11
  },
  {
    "text": "library and keep the path configuration up‑to‑date. Offset and rotation adjustments are essential for accurate visualisation and for downstream pick‑and‑place accuracy. Regular missing‑model checks and DRC runs prevent last‑minute surprises before manufacturing. A clean 3‑D preview is an excellent sanity check that the board will assemble correctly and fit within its enclosure. By adhering to these practices, the design transitions smoothly from the CAD environment to a reliable, manufacturable product.",
    "source_file": "18_adding_silkscreen_and_final_touches.docs.md",
    "chunk_id": 12
  },
  {
    "text": "3D Model Configuration & Visualization 1. Overview When a board is ordered for fabrication only the manufacturer receives only the Gerber and drill files. When an assembly quote is requested the manufacturer also needs the pick‑and‑place (centroid) file and a Bill‑of‑Materials (BOM) . Both data sets must be prepared, validated, and packaged correctly before they are uploaded to the PCB house. The workflow described below follows the proven process used by most turnkey PCB/SMT services (e.g., NextPCB) and incorporates best‑practice checks that minimise back‑and‑forth with the production engineers. --- 2. Gerber & Drill File Generation | Step | Action | Typical Tool | Remarks | |------|--------|--------------|---------| | 2.1 | Open the PCB editor and invoke the Plot (or Export Gerbers ) com",
    "source_file": "19_3d_model_configuration_and_visualization.docs.md",
    "chunk_id": 0
  },
  {
    "text": "-|--------------|---------| | 2.1 | Open the PCB editor and invoke the Plot (or Export Gerbers ) command. | KiCad, Altium, Eagle, etc. | All copper, solder mask, silkscreen, and outline layers are selected automatically. | | 2.2 | Choose an output folder (overwrites previous files is acceptable). | – | Keeping a single folder per revision simplifies archiving. | | 2.3 | Run DRC/ERC checks before plotting to catch clearance or net‑rule violations. | – | Prevents costly re‑spins. | | 2.4 | Generate drill files (NC format) using the same output folder. | – | Verify that the drill map matches the copper layers (e.g., through‑hole pads). | | 2.5 | Zip the complete set of Gerbers and drill files. | OS zip utility or built‑in archive tool. | Most manufacturers require a single archive; the zip fo",
    "source_file": "19_3d_model_configuration_and_visualization.docs.md",
    "chunk_id": 1
  },
  {
    "text": "| OS zip utility or built‑in archive tool. | Most manufacturers require a single archive; the zip format is universally accepted. | > Why a zip? The archive guarantees that the file set arrives intact and preserves the required directory structure for the manufacturer’s automated parser. [Verified] --- 3. Assembly Data Preparation 3.1 Pick‑and‑Place (Centroid) File 1. Export the placement data from the PCB editor (often called POS , Pick‑and‑Place , or Centroid file). 2. The file contains, for each component: - Reference designator (e.g., R17) - Part value (optional) - Package footprint (e.g., 0603) - X/Y coordinates (board‑origin referenced) - Rotation angle (degrees) - Side indicator (top/bottom) The format is typically a CSV or an extended Gerber‑like file that the assembly line can ing",
    "source_file": "19_3d_model_configuration_and_visualization.docs.md",
    "chunk_id": 2
  },
  {
    "text": "bottom) The format is typically a CSV or an extended Gerber‑like file that the assembly line can ingest directly. 3. Validate the file: - Ensure every component that appears on the board has an entry. - Confirm that the side flag matches the actual placement (no stray entries for the bottom side if the board is single‑sided). 4. Compress the file into a zip archive, even if it is a single file, to satisfy the upload UI. > Tip: If a component was removed from the schematic but its reference remains in the BOM, the centroid file will be missing that entry, which triggers a “component not found” query from the assembler. [Inference] 3.2 Bill‑of‑Materials (BOM) 1. Export the BOM from the schematic editor (e.g., KiCad’s Export → BOM ). 2. The manufacturer’s template usually requires the followi",
    "source_file": "19_3d_model_configuration_and_visualization.docs.md",
    "chunk_id": 3
  },
  {
    "text": "ic editor (e.g., KiCad’s Export → BOM ). 2. The manufacturer’s template usually requires the following columns: - Row Designator (reference list) - Quantity - Manufacturer Part Number (MPN) - Procurement Type (e.g., Buy, User‑Supply) - Customer Note (optional free‑text) 3. Include descriptive notes such as the source of the part, verified in‑stock status, or any special handling instructions (e.g., “Sn‑Pb free”, “RoHS compliant”). 4. Save the BOM as a CSV (or Excel) file and zip it for upload. > Why the extra columns? The assembly house uses the MPN to pull parts from its inventory; the procurement type tells them whether they must purchase the part or wait for the customer to supply it. [Verified] --- 4. Upload & Manufacturer Review The diagram illustrates the sequential data‑submission s",
    "source_file": "19_3d_model_configuration_and_visualization.docs.md",
    "chunk_id": 4
  },
  {
    "text": "rified] --- 4. Upload & Manufacturer Review The diagram illustrates the sequential data‑submission steps and the decision point where the manufacturer’s automated validator either accepts the files or returns an error report. [Verified] 4.1 Automated Validation - The backend parses the Gerbers, centroid file, and BOM. - It checks for missing layers , inconsistent component counts , and unmatched part numbers . - If any discrepancy is found, the system generates an error report (often with screenshots) and notifies the customer via email and the portal’s “Engineering Questions” page. 4.2 Human Engineering Review Even after passing the automated checks, production engineers manually review the data to: - Verify that all parts listed in the BOM are available in stock . - Confirm that the foot",
    "source_file": "19_3d_model_configuration_and_visualization.docs.md",
    "chunk_id": 5
  },
  {
    "text": " data to: - Verify that all parts listed in the BOM are available in stock . - Confirm that the footprint‑to‑part mapping is correct (e.g., correct polarity for diodes, capacitor anode/cathode markings). - Identify any solderability concerns (e.g., components with large thermal mass on fine‑pitch pads). If issues arise, the engineer opens a ticket in the portal, attaches supporting files (e.g., an Excel sheet highlighting problematic rows), and requests clarification. > Common queries include missing part numbers, ambiguous footprints, or components that cannot be soldered due to package‑to‑pad mismatches. [Inference] 4.3 Customer Interaction - The portal aggregates all messages; the customer replies using the provided form or by uploading revised files. - Iterations typically take 1–2 wee",
    "source_file": "19_3d_model_configuration_and_visualization.docs.md",
    "chunk_id": 6
  },
  {
    "text": "r replies using the provided form or by uploading revised files. - Iterations typically take 1–2 weeks before the order is cleared for production, depending on the complexity of the issues. --- 5. 3‑D Model Configuration & Visualization Most modern PCB editors generate a 3‑D representation of the board that combines the copper stackup, component footprints, and mechanical features. This model is valuable for: | Purpose | Benefit | |---------|---------| | Mechanical clearance checks | Detects interference with enclosures, connectors, or other PCBs. | | Component orientation verification | Confirms that polarity‑sensitive parts (e.g., electrolytic capacitors, diodes) are placed correctly in the 3‑D view. | | Assembly simulation | Allows the assembler to preview the pick‑and‑place sequence an",
    "source_file": "19_3d_model_configuration_and_visualization.docs.md",
    "chunk_id": 7
  },
  {
    "text": "e 3‑D view. | | Assembly simulation | Allows the assembler to preview the pick‑and‑place sequence and identify potential head‑touch or nozzle‑collision problems. | | Documentation | Generates realistic renderings for datasheets, user manuals, or marketing material. | 5.1 Enabling the 3‑D Viewer 1. Assign 3‑D models to each footprint (usually via the library’s 3‑D model path). 2. Set the board thickness and layer stackup (e.g., FR‑4 1.6 mm, copper weight 1 oz). 3. Refresh the viewer; most tools will automatically align the models to the XY coordinates from the centroid file. > Note: The 3‑D viewer does not replace the need for a proper pick‑and‑place file; it merely visualises the same data. [Speculation] 5.2 Exporting for the Manufacturer Some manufacturers accept a STEP or IGES file of th",
    "source_file": "19_3d_model_configuration_and_visualization.docs.md",
    "chunk_id": 8
  },
  {
    "text": "[Speculation] 5.2 Exporting for the Manufacturer Some manufacturers accept a STEP or IGES file of the assembled board to aid in mechanical DFM. If the service offers this option, export the 3‑D model after confirming that: - All component heights are accurate (including solder‑mask and stencil thickness). - The board outline matches the Gerber edge‑cut layer. --- 6. Best Practices & Lessons Learned | Practice | Rationale | |----------|-----------| | Regenerate Gerbers after any schematic/layout change | Guarantees that the fabrication files reflect the latest design. | | Keep a single “release” folder for each revision (Gerbers, drill, centroid, BOM) | Simplifies archiving and reduces the chance of uploading mismatched versions. | | Run DRC/ERC before export | Catches clearance, un‑routed ",
    "source_file": "19_3d_model_configuration_and_visualization.docs.md",
    "chunk_id": 9
  },
  {
    "text": "ance of uploading mismatched versions. | | Run DRC/ERC before export | Catches clearance, un‑routed nets, and component‑to‑pad mismatches early. | | Validate the centroid file against the BOM (e.g., script that cross‑checks reference designators) | Prevents “component not found” queries from the assembler. | | Provide explicit polarity markings in silkscreen (dot for anode, bracket for cathode) and document them in the BOM notes | Avoids confusion on capacitor and diode orientation, a frequent source of assembly re‑work. | | Use descriptive customer notes (source, stock status, special handling) in the BOM | Enables the assembly house to source parts without additional clarification. | | Leverage the 3‑D viewer for mechanical clearance before finalizing the design | Detects enclosure inter",
    "source_file": "19_3d_model_configuration_and_visualization.docs.md",
    "chunk_id": 10
  },
  {
    "text": "erage the 3‑D viewer for mechanical clearance before finalizing the design | Detects enclosure interference that would otherwise require a costly redesign after fabrication. | | Monitor the “Engineering Questions” portal and respond promptly | Reduces overall lead‑time; most delays stem from unanswered queries. | | Plan for component substitution (alternative part numbers) in the BOM template | If a part is out of stock, the assembler can propose a drop‑in replacement without halting the build. | > Trade‑off insight: Adding more detailed notes and polarity symbols slightly increases design time but dramatically reduces the risk of assembly errors and associated re‑work costs. [Inference] --- 7. Checklist for a Successful Assembly Submission 1. Gerbers & Drill – all required layers present,",
    "source_file": "19_3d_model_configuration_and_visualization.docs.md",
    "chunk_id": 11
  },
  {
    "text": " 7. Checklist for a Successful Assembly Submission 1. Gerbers & Drill – all required layers present, zip archive ready. 2. Pick‑and‑Place (POS) – complete, side‑correct, zipped. 3. BOM – matches POS, includes MPN, procurement type, and clear notes; zipped. 4. 3‑D Model (optional) – exported as STEP/IGES if requested. 5. Run DRC/ERC – no violations. 6. Upload – verify that the manufacturer’s portal shows a successful parse. 7. Monitor – respond to any engineering questions within 24 h. Following this structured approach ensures a smooth transition from design to a manufactured and assembled board, while the 3‑D visualization step adds confidence that the physical product will meet both electrical and mechanical expectations. [Verified]",
    "source_file": "19_3d_model_configuration_and_visualization.docs.md",
    "chunk_id": 12
  },
  {
    "text": "Preparing Files for Manufacturing Preparing a PCB for fabrication and assembly is the final, safety‑critical phase of the design process. After the schematic is complete, the component libraries are verified, and the layout has been routed, a systematic set of checks and file generations must be performed. The goal is to guarantee that the manufacturer receives a complete, unambiguous data package that will yield a board that behaves exactly as simulated and that can be assembled reliably. --- 1. Design Verification Checklist | Verification Step | Purpose | Typical Tool | Remarks | |-------------------|---------|--------------|---------| | Electrical Rule Check (ERC) | Detect net‑level errors (un‑connected pins, mismatched I/O standards, power‑rail violations) | KiCad’s ERC engine | Run af",
    "source_file": "20_preparing_files_for_manufacturing.docs.md",
    "chunk_id": 0
  },
  {
    "text": "s (un‑connected pins, mismatched I/O standards, power‑rail violations) | KiCad’s ERC engine | Run after every schematic edit; resolve all warnings before proceeding. | | Design Rule Check (DRC) | Enforce geometric constraints (trace clearance, via size, copper‑to‑edge, drill‑to‑copper) | KiCad’s DRC engine | Use the manufacturer’s design‑rule file when available; otherwise start from a conservative rule set. | | Cross‑checking component footprints | Ensure that every schematic symbol matches the physical footprint used in the layout | KiCad’s footprint association dialog | Mis‑matched footprints are a common source of assembly failures. | | Bill of Materials (BOM) audit | Verify part numbers, footprints, and supply chain availability | KiCad’s BOM generator or external spreadsheet | Includ",
    "source_file": "20_preparing_files_for_manufacturing.docs.md",
    "chunk_id": 1
  },
  {
    "text": ", footprints, and supply chain availability | KiCad’s BOM generator or external spreadsheet | Include manufacturer part numbers, package codes, and preferred suppliers. | | Netlist consistency | Confirm that the netlist exported from the schematic matches the layout netlist | KiCad’s “Update PCB from Schematic” function | Perform a forward‑annotate and a back‑annotate to catch any drift. | | Signal‑integrity review (if high‑speed) | Check controlled‑impedance traces, differential pair matching, length matching, and via stubs | KiCad’s impedance calculator, external SI tools | Required for USB, Ethernet, or RF paths. | | Thermal analysis (optional) | Identify hotspots and verify copper‑area adequacy for power dissipation | KiCad’s thermal map or external simulation | Helpful for power‑dense",
    "source_file": "20_preparing_files_for_manufacturing.docs.md",
    "chunk_id": 2
  },
  {
    "text": "dequacy for power dissipation | KiCad’s thermal map or external simulation | Helpful for power‑dense IoT boards. | > Note: The original design workflow emphasized “cross‑checking and verifying the design” before release, reflecting a high confidence level in the final board. [Verified] --- 2. Generating the Manufacturing Data Set A complete manufacturing package typically consists of the following files: 1. Gerber files – Photoplot data for each copper layer, solder mask, silkscreen, and board outline. 2. Drill files (NC‑format) – Locations and sizes of all plated and non‑plated holes. 3. Assembly drawing – Visual guide showing component placement, orientation, and polarity. 4. Pick‑and‑place (centroid) file – X/Y coordinates, rotation, and reference designators for automated assembly. 5. ",
    "source_file": "20_preparing_files_for_manufacturing.docs.md",
    "chunk_id": 3
  },
  {
    "text": "e (centroid) file – X/Y coordinates, rotation, and reference designators for automated assembly. 5. Bill of Materials (BOM) – Detailed component list with part numbers, footprints, and quantities. 6. Stack‑up description – Layer order, dielectric thicknesses, copper weights, and any controlled‑impedance specifications. 7. Fabrication notes – Special instructions (e.g., “no solder mask on thermal reliefs”, “gold plating on edge pads”). All files should be exported using the same version of the PCB tool that was used for layout (KiCad 9 RC1/RC2 in this case) to avoid version‑specific discrepancies. Export settings must match the manufacturer’s requirements (e.g., 2‑ or 3‑digit trailing zeros, metric vs. imperial units). --- 3. Design‑for‑Manufacturability (DFM) Considerations 3.1 Layer Count",
    "source_file": "20_preparing_files_for_manufacturing.docs.md",
    "chunk_id": 4
  },
  {
    "text": "metric vs. imperial units). --- 3. Design‑for‑Manufacturability (DFM) Considerations 3.1 Layer Count vs. Cost The project uses a four‑layer stack‑up to separate power, ground, and signal planes, which improves signal integrity and reduces EMI. Four‑layer boards are more expensive than two‑layer alternatives, but the trade‑off yields a compact IoT form factor and reliable high‑speed routing. [Inference] 3.2 Copper‑to‑Edge Clearance & Creepage For safety‑critical or high‑voltage sections, maintain sufficient creepage (air gap) and clearance (conductor‑to‑conductor) per the relevant standards (e.g., IEC 60950‑1). KiCad’s DRC can enforce these rules automatically. 3.3 Via Types - Through‑hole vias are the default and cheapest. - Blind/buried vias reduce routing congestion on outer layers but i",
    "source_file": "20_preparing_files_for_manufacturing.docs.md",
    "chunk_id": 5
  },
  {
    "text": "as are the default and cheapest. - Blind/buried vias reduce routing congestion on outer layers but increase cost and fabrication complexity. - Microvias (≤ 150 µm) are required for very fine pitch or high‑density interconnect (HDI) designs; they demand a specialized fab. Select the via type based on the required density and the target cost envelope. [Inference] 3.4 Component Density & Assembly Fine‑pitch QFN, BGA, or CSP packages improve board density but demand accurate centroid data and tight solder‑mask clearance . Verify that the chosen assembly house can handle the smallest pitch on the board. 3.5 Controlled Impedance If the IoT board includes USB 2.0, Ethernet, or RF transceivers, define the characteristic impedance (e.g., 90 Ω differential) in the stack‑up and route the correspondin",
    "source_file": "20_preparing_files_for_manufacturing.docs.md",
    "chunk_id": 6
  },
  {
    "text": "ne the characteristic impedance (e.g., 90 Ω differential) in the stack‑up and route the corresponding traces with the appropriate width/spacing. KiCad’s impedance calculator can generate the required geometry given the dielectric stack‑up. [Speculation] --- 4. Documentation for the Manufacturer A well‑structured fabrication drawing (PDF) should accompany the Gerbers. It typically contains: - Board outline with dimensions and mounting hole locations. - Layer stack‑up table (e.g., L1 – Signal, L2 – Ground, L3 – Power, L4 – Signal). - Material specifications (e.g., FR‑4, Tg = 170 °C, copper weight 1 oz). - Impedance targets for controlled‑impedance nets. - Any special processes (e.g., ENIG finish, solder‑mask color). Providing this information reduces the need for clarification emails and spe",
    "source_file": "20_preparing_files_for_manufacturing.docs.md",
    "chunk_id": 7
  },
  {
    "text": "sh, solder‑mask color). Providing this information reduces the need for clarification emails and speeds up the quoting process. --- 5. Post‑Fabrication Verification Once the fab returns the bare boards: 1. Visual inspection – Check for missing layers, mis‑aligned drill holes, and solder‑mask defects. 2. Electrical test – Perform a continuity test and short‑to‑ground test using a fixture or a multimeter. 3. Flying probe or ICT – Verify that all nets are correctly connected according to the design netlist. These steps catch manufacturing defects before the costly assembly stage. --- 6. End‑to‑End Flow Overview The following flowchart captures the typical sequence from schematic capture to board delivery, reflecting the process described in the project overview. --- 7. Key Takeaways - Rigorou",
    "source_file": "20_preparing_files_for_manufacturing.docs.md",
    "chunk_id": 8
  },
  {
    "text": "d delivery, reflecting the process described in the project overview. --- 7. Key Takeaways - Rigorous verification (ERC, DRC, footprint checks) is essential before any file export. - Manufacturing data must be complete, consistent, and aligned with the fab’s specifications. - DFM trade‑offs (layer count, via type, component density) directly impact cost, yield, and performance; they should be decided early and documented. - Providing clear documentation (stack‑up, fabrication notes, assembly drawings) minimizes miscommunication and accelerates production. - Even with high confidence in the design, post‑fabrication testing remains mandatory to guarantee functional boards. [Verified]",
    "source_file": "20_preparing_files_for_manufacturing.docs.md",
    "chunk_id": 9
  },
  {
    "text": "Conclusion and Next Steps After the PCB has been fabricated, the project moves from design to validation, debugging, and eventual production release. This phase is critical for confirming that the board meets electrical, mechanical, and reliability requirements, and for feeding any necessary changes back into the design cycle. --- 1. Post‑Fabrication Verification Flow The typical sequence of activities after receiving a manufactured board is illustrated below. Each step reduces risk before committing to larger production volumes. The flowchart reflects a standard industry practice for low‑ to medium‑volume projects. [Verified] --- 2. Visual and Dimensional Inspection Component Placement & Orientation – Verify that all parts are correctly placed and oriented according to the assembly drawin",
    "source_file": "21_conclusion_and_next_steps.docs.md",
    "chunk_id": 0
  },
  {
    "text": "ientation – Verify that all parts are correctly placed and oriented according to the assembly drawing. Mis‑rotated components are a common source of early failures. Board Outline & Hole Locations – Measure critical dimensions (e.g., mounting holes, cutouts) against the mechanical drawing to ensure fit within the enclosure. Solder Joint Quality – Look for solder bridges, insufficient wetting, or tombstoning, especially on fine‑pitch or high‑current pads. These checks are inexpensive and catch many defects before electrical testing begins. [Verified] --- 3. Electrical Test (ERC/DRC Validation) 1. Continuity Test – Verify that all nets are electrically connected as intended. Automated test fixtures can compare measured netlists against the design netlist. 2. Isolation / Short Test – Ensure th",
    "source_file": "21_conclusion_and_next_steps.docs.md",
    "chunk_id": 1
  },
  {
    "text": "ures can compare measured netlists against the design netlist. 2. Isolation / Short Test – Ensure that high‑voltage nets are properly isolated from low‑voltage or ground planes, respecting creepage and clearance rules. 3. Impedance Verification – For high‑speed or RF sections, perform time‑domain reflectometry (TDR) or vector network analysis (VNA) on critical differential pairs to confirm controlled‑impedance targets. If any discrepancy is found, the issue is typically traced back to a layout error (e.g., missing via, incorrect layer stack) or a manufacturing defect (e.g., copper delamination). [Verified] --- 4. Functional Test & Firmware Bring‑Up Power‑up sequencing and firmware loading are exercised on the first prototype. Key objectives include: | Objective | Typical Checks | |--------",
    "source_file": "21_conclusion_and_next_steps.docs.md",
    "chunk_id": 2
  },
  {
    "text": "e exercised on the first prototype. Key objectives include: | Objective | Typical Checks | |-----------|----------------| | Power rails | Verify voltage levels, in‑rush current, and soft‑start behavior. | | Reset & Clock | Confirm that reset circuits and crystal oscillators start reliably. | | Peripheral I/O | Exercise GPIO, UART, SPI, I²C, and any high‑speed interfaces. | | Sensors & Actuators | Validate analog front‑ends, ADC/DAC performance, and driver outputs. | A systematic test plan reduces the time spent on ad‑hoc debugging and provides repeatable data for future revisions. [Verified] --- 5. Debugging and Design Revision When a board fails any of the above tests, a structured root‑cause analysis should be performed: 1. Re‑examine DRC/ERC reports – Look for rule violations that may h",
    "source_file": "21_conclusion_and_next_steps.docs.md",
    "chunk_id": 3
  },
  {
    "text": "se analysis should be performed: 1. Re‑examine DRC/ERC reports – Look for rule violations that may have been ignored during layout. 2. Signal Integrity Review – Use simulation tools (e.g., SPICE, SI‑analysis) to compare measured waveforms against predicted behavior. 3. Physical Inspection – Employ X‑ray or cross‑section imaging for hidden vias or internal layers if suspecting manufacturing defects. Once the cause is identified, the appropriate design artifact (schematic, layout, or component library) is updated. All changes must be documented, and the revision history should be reflected in the CAD files and bill of materials (BOM). [Inference] --- 6. Design for Manufacturability (DFM) & Assembly (DFA) Feedback Even if a prototype passes functional testing, there may be opportunities to im",
    "source_file": "21_conclusion_and_next_steps.docs.md",
    "chunk_id": 4
  },
  {
    "text": "embly (DFA) Feedback Even if a prototype passes functional testing, there may be opportunities to improve cost, yield, or reliability: Panelization Optimization – Adjust board spacing and panel layout to maximize the number of boards per panel while respecting edge‑clearance rules. Via and Pad Size Adjustments – Increase via drill sizes or pad apertures to improve plating reliability, especially for high‑current nets. Component Selection – Replace expensive or low‑availability parts with equivalents that have better footprint or lead‑free status. Silkscreen & Legend Clarity – Ensure that reference designators and test points are legible after solder mask application. These refinements are communicated back to the PCB house and incorporated into the next Gerber set. [Speculation] --- 7. Doc",
    "source_file": "21_conclusion_and_next_steps.docs.md",
    "chunk_id": 5
  },
  {
    "text": "mmunicated back to the PCB house and incorporated into the next Gerber set. [Speculation] --- 7. Documentation and Release Management A clean, version‑controlled repository of all design artifacts is essential for traceability: Gerber & Drill Files – Final, verified files submitted to the manufacturer. Assembly Drawings & Pick‑and‑Place Files – Include component orientation, polarity, and any special handling notes. Test Procedures & Results – Archive functional test scripts, measurement data, and pass/fail criteria. Change Log – Summarize each revision’s rationale, affected nets, and impact on cost or performance. Proper documentation enables rapid onboarding of new manufacturing partners and simplifies regulatory compliance (e.g., CE, UL). [Verified] --- 8. Production Release and Field F",
    "source_file": "21_conclusion_and_next_steps.docs.md",
    "chunk_id": 6
  },
  {
    "text": "nd simplifies regulatory compliance (e.g., CE, UL). [Verified] --- 8. Production Release and Field Feedback Loop Once the prototype validation cycle is complete and the design is locked, the board can be released for volume production. However, the engineering team should continue to monitor field performance: Reliability Data – Collect return‑rate statistics, failure modes, and environmental stress test results. Customer Feedback – Track usability issues, firmware bugs, or mechanical concerns reported by end users. Continuous Improvement – Feed this information into future design revisions, component selections, or manufacturing process adjustments. Maintaining this feedback loop ensures that the product evolves to meet quality and cost targets throughout its lifecycle. [Inference] --- 9.",
    "source_file": "21_conclusion_and_next_steps.docs.md",
    "chunk_id": 7
  },
  {
    "text": "at the product evolves to meet quality and cost targets throughout its lifecycle. [Inference] --- 9. Summary of Key Takeaways | Area | Best Practice | |------|----------------| | Post‑fabrication testing | Perform a structured visual, electrical, and functional test sequence before any large‑scale production. | | Debugging | Use a systematic root‑cause methodology that ties failures back to DRC/ERC, SI analysis, or manufacturing defects. | | DFM/DFA | Iterate on panelization, via sizes, and component choices to reduce cost and improve yield without sacrificing performance. | | Documentation | Keep all design files, test data, and change logs under version control for traceability and regulatory compliance. | | Feedback Loop | Establish a continuous field‑performance monitoring process to g",
    "source_file": "21_conclusion_and_next_steps.docs.md",
    "chunk_id": 8
  },
  {
    "text": "ory compliance. | | Feedback Loop | Establish a continuous field‑performance monitoring process to guide future revisions and maintain product reliability. | By following these steps, engineers can transition smoothly from a single fabricated prototype to a reliable, manufacturable product line.",
    "source_file": "21_conclusion_and_next_steps.docs.md",
    "chunk_id": 9
  },
  {
    "text": "PH CONNECTOR PH CONNECTOR PH CONNECTOR 2.0 mm pitch/Disconnectable Crimp style connectors Emboss Tape 6 5 PH CONNECTOR 3 4 2 This is a thin, low-profile 2.0 mm pitch connector 8.0 mm in height after mounting and 4.5 mm in width. It is designed to meet the demand for high-density connection of internal wires to printed circuit boards. It is compact, highly reliable and low in cost. Specifications • Current rating: 2 A AC/DC (AWG 24) • Voltage rating: 100 V AC/DC • Temperature range: -25℃ to +85℃ ( including temperature rise in applying electrical current) • Contact resistance: Initial value/ 10 mΩ max. After environmental tests/ 20 mΩ max. • Insulation resistance: 1,000 MΩ min. • Withstanding voltage: 800 VAC/ minute • Applicable wire: AWG 32 to 24 • Applicable PC board thickness: 0.8 to 1.",
    "source_file": "B2B-PH-SM4-TB_JST.pdf",
    "chunk_id": 0
  },
  {
    "text": " voltage: 800 VAC/ minute • Applicable wire: AWG 32 to 24 • Applicable PC board thickness: 0.8 to 1.6 mm In using the products, refer to \"Handling Precautions for Terminals and Connectors\" described on our website (Technical documents of Product information page). RoHS2 compliance Dimensional unit: mm Contact JST for details. ● Reliable contact ● Fully shrouded header ● Printed circuit board retention mechanism ● Surface mount model (SMT) ® ® ® Standards Recognized E60389 R75087 ® ® PC board layout and Assembly layout 〈Through-hole type〉 Top entry type ±0.05 2 4.5 Side entry type 2±0.05 φ0.7 +0.1 0 ) 8 ( 6 φ0.7 +0.1 0 8 4 . (9.6) 7.6 6.25 Note: 1. The above figure is the figure viewed from soldering side. 2. Tolerances are non-cumulative: ± 0.05 mm for all centers. 3. Hole dimensions diffe",
    "source_file": "B2B-PH-SM4-TB_JST.pdf",
    "chunk_id": 1
  },
  {
    "text": "oldering side. 2. Tolerances are non-cumulative: ± 0.05 mm for all centers. 3. Hole dimensions differ according to the type of PC board and piercing method. If PC boards made of hard material are used, the hole dimensions should be larger. The dimensions above should serve as a guideline. Contact JST for details. 〈SMT type〉 SM4 type Top entry type ±0.1 1.6 ±0.1 1.6 ±0.05 2 End face of wafer on the mating side . i n m 5 7 . . x a m 2 1 . 1 0 ± 3 Circuit No.1 1 min. 5 (2) ) 6 8 ( . 6 6 . SM4 type Side entry type ±0.1 1.5 ±0.1 1.6 ±0.05 2 2 . 0 1 . 0 ± 4 . 3 End face of wafer on the mating side . x a m 5 . 5 i . n m 9 5 . 5 Note: 1 . The above figure is the figure viewed from the connector mounting side. 2. Tolerances are non-cumulative: ± 0.05 mm for all centers. 3. The dimensions above shou",
    "source_file": "B2B-PH-SM4-TB_JST.pdf",
    "chunk_id": 2
  },
  {
    "text": "ting side. 2. Tolerances are non-cumulative: ± 0.05 mm for all centers. 3. The dimensions above should serve as a guideline. Contact JST for details. 1min. Circuit No.1 (9.6) 7.6 (1) 1 PH CONNECTOR 2.0 mm pitch/Disconnectable Crimp style connectors Emboss Tape PH CONNECTOR Contact 5.7 2.85 2.05 1.5 1 8 0 2 . Contact Crimping machine Applicator Crimp applicator Dies Crimp applicator with dies Model No. SPH-002T-P0.5S SPH-002T-P0.5L SPH-004T-P0.5S Applicable wire mm2 0.05 ～ 0.22 0.08 ～ 0.22 0.032～0.08 AWG 30～24 28～24 32～28 Insulation O.D. (mm) 0.8～1.5 0.8～1.5 0.5～0.9 Q'ty/ reel 8,000 10,000 Material and Finish Phosphor bronze, tin-plated (reﬂow treatment) RoHS2 compliance Note: 1. Contact JST for gold-plated products. 2. SPH-002T-P0.5L is low-insertion force type contact, for easier insertio",
    "source_file": "B2B-PH-SM4-TB_JST.pdf",
    "chunk_id": 3
  },
  {
    "text": "for gold-plated products. 2. SPH-002T-P0.5L is low-insertion force type contact, for easier insertion/ PH CONNECTOR PH CONNECTOR MK/SPH-002-05S APLMK SPH002-05S withdrawal, which would be less resistant to the vibration. SPH-002T-P0.5S SPH-002T-P0.5L AP-K2N MKS-L MK/SPH-002-05L APLMK SPH002-05L SPH-004T-P0.5S MKS-L-10 MK/SPH-002-05S APLMK SPH004-05S Note: Contact JST for fully automatic crimping applicator. Housing 1.9 Circuit No.1 2 B A T S J H 8 4.5 . 5 0 5 3 6 . □0.6 <For reference> As the color identification, the following alphabet shall be put in the underlined part. For availability, delivery and minimum order quantity, contact JST. ex. PHR-2-oo- (blank)...natural (white) BK...black R...red TR...tomato red BL...blue Y...yellow L...lemon yellow M...green D...orange N...brown The crim",
    "source_file": "B2B-PH-SM4-TB_JST.pdf",
    "chunk_id": 4
  },
  {
    "text": "...red TR...tomato red BL...blue Y...yellow L...lemon yellow M...green D...orange N...brown The crimp height is different from the standard. 3. Contact JST for details. No. of circuits Model No. 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 PHR-2 PHR-3 PHR-4 PHR-5 PHR-6 PHR-7 PHR-8 PHR-9 PHR-10 PHR-11 PHR-12 PHR-13 PHR-14 PHR-15 PHR-16 Dimensions (mm) B 5.8 A 2.0 4.0 6.0 8.0 10.0 12.0 14.0 16.0 18.0 20.0 22.0 24.0 26.0 28.0 30.0 7.8 9.8 11.8 13.8 15.8 17.8 19.8 21.8 23.8 25.8 27.8 29.8 31.8 33.8 Q'ty/ box 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 Material and Finish PA 66, UL94V-0, natural (white) P ...purple PK...pink H...gray LE...light blue RoHS2 compliance FY...vivid yellow DPK...dark pink Through-hole type Header Top entry type (2 circuits) (3 ci",
    "source_file": "B2B-PH-SM4-TB_JST.pdf",
    "chunk_id": 5
  },
  {
    "text": "pliance FY...vivid yellow DPK...dark pink Through-hole type Header Top entry type (2 circuits) (3 circuits or more) B 4.5 1.7 B 4.5 1.7 6 4 3 . B 1.95 A Circuit No.1 0.5 □ Side entry type 6 4 3 . 2 □0.5 1.95 A Circuit No.1 4.8 1.7 6 5 2 6 . 2 □0.5 1.95 A Circuit No.1 6 1 . 3.4 2 No. of circuits 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Model No. Dimensions (mm) Q'ty/box Top entry type B2B-PH-K-S B3B-PH-K-S B4B-PH-K-S B5B-PH-K-S B6B-PH-K-S B7B-PH-K-S B8B-PH-K-S B9B-PH-K-S B10B-PH-K-S B11B-PH-K-S B12B-PH-K-S B13B-PH-K-S B14B-PH-K-S B15B-PH-K-S B16B-PH-K-S Side entry type S2B-PH-K-S S3B-PH-K-S S4B-PH-K-S S5B-PH-K-S S6B-PH-K-S S7B-PH-K-S S8B-PH-K-S S9B-PH-K-S S10B-PH-K-S S11B-PH-K-S S12B-PH-K-S S13B-PH-K-S S14B-PH-K-S S15B-PH-K-S S16B-PH-K-S A 2.0 4.0 6.0 8.0 10.0 12.0 14.0 16.0 18.0 20.0 22.0 24.0",
    "source_file": "B2B-PH-SM4-TB_JST.pdf",
    "chunk_id": 6
  },
  {
    "text": "PH-K-S S14B-PH-K-S S15B-PH-K-S S16B-PH-K-S A 2.0 4.0 6.0 8.0 10.0 12.0 14.0 16.0 18.0 20.0 22.0 24.0 26.0 28.0 30.0 B 5.9 7.9 9.9 11.9 13.9 15.9 17.9 19.9 21.9 23.9 25.9 27.9 29.9 31.9 33.9 Top entry type 1,000 Side entry type 1,000 1,000 1,000 1,000 500 1,000 500 1,000 500 500 500 500 250 500 250 500 250 500 250 400 250 250 250 250 250 250 200 250 200 Material and Finish Post: Brass, copper-undercoated, tin-plated (reﬂow treatment) Wafer: PA 66, UL94V-0, natural (white) RoHS2 compliance This product displays (LF)(SN) on a label. <For reference> As the color identification, the following alphabet shall be put in the underlined part. For availability, delivery and minimum order quantity, contact JST. ex. B2B-PH-K-oo- S K E O ...natural (white) ...black R...red TR...tomato red ...blue Y...ye",
    "source_file": "B2B-PH-SM4-TB_JST.pdf",
    "chunk_id": 7
  },
  {
    "text": "act JST. ex. B2B-PH-K-oo- S K E O ...natural (white) ...black R...red TR...tomato red ...blue Y...yellow L...lemon yellow M...green ...orange N...brown P...purple PK...pink H...gray LE...light blue FY...vivid yellow (blank)...ivory ボトム ̶ ̶ ̶ ̶ ̶ ̶ ̶ ̶ ̶ ̶ ̶ ̶ ̶ ̶ ̶ PH CONNECTOR PH CONNECTOR 2.0 mm pitch/Disconnectable Crimp style connectors 2.0 mm pitch/Disconnectable Crimp style connectors Emboss Tape Emboss Tape PH CONNECTOR PH CONNECTOR Through-hole type Header〈Low insertion force type〉 PH CONNECTOR PH CONNECTOR PH CONNECTOR PH CONNECTOR Top entry type (2 circuits) (3 circuits or more) B 4.5 1.7 B 4.5 1.7 6 4 3 . 6 4 3 . 1.95 A Circuit No.1 □0.5 2 □0.5 1.95 A Circuit No.1 Side entry type B 4.8 1.7 2 □0.5 1.95 A Circuit No.1 SMT type Header Top entry type 2.975 B A 2 5 2 6 . 3.4 5 1.9 (2",
    "source_file": "B2B-PH-SM4-TB_JST.pdf",
    "chunk_id": 8
  },
  {
    "text": "B 4.8 1.7 2 □0.5 1.95 A Circuit No.1 SMT type Header Top entry type 2.975 B A 2 5 2 6 . 3.4 5 1.9 (2) 6 6 1 . . 6 6 Circuit No.1 1.4 2.2 4 . 2 5 . 5 1.6 6 (2.6) Side entry type Circuit No.1 2 2.95 A B No. of circuits 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Model No. Top entry type Side entry type B2B-PH-KL B3B-PH-KL B4B-PH-KL B5B-PH-KL B6B-PH-KL B7B-PH-KL B8B-PH-KL B9B-PH-KL B10B-PH-KL B11B-PH-KL B12B-PH-KL B13B-PH-KL B14B-PH-KL B15B-PH-KL B16B-PH-KL S2B-PH-KL S3B-PH-KL S4B-PH-KL S5B-PH-KL S6B-PH-KL S7B-PH-KL S8B-PH-KL S9B-PH-KL S10B-PH-KL S11B-PH-KL S12B-PH-KL S13B-PH-KL S14B-PH-KL S15B-PH-KL S16B-PH-KL Dimensions (mm) A B 5.9 2.0 Q'ty/box Top entry type 1,000 Side entry type 1,000 4.0 6.0 8.0 10.0 12.0 14.0 16.0 18.0 20.0 22.0 24.0 26.0 28.0 30.0 7.9 9.9 11.9 13.9 15.9 17.9 19.9 21.9 23.9 2",
    "source_file": "B2B-PH-SM4-TB_JST.pdf",
    "chunk_id": 9
  },
  {
    "text": " 10.0 12.0 14.0 16.0 18.0 20.0 22.0 24.0 26.0 28.0 30.0 7.9 9.9 11.9 13.9 15.9 17.9 19.9 21.9 23.9 25.9 27.9 29.9 31.9 33.9 1,000 1,000 1,000 1,000 500 500 500 500 500 400 250 250 250 250 1,000 500 500 500 500 250 250 250 250 250 250 200 200 200 Material and Finish Post: Copper alloy, copper-undercoated, tin-plated (reﬂow treatment) Wafer: PA 66, UL94V-0, gray RoHS2 compliance This product displays (LF)(SN) on a label. <For reference> As the color identification, the following alphabet shall be put in the underlined part. For availability, delivery and minimum order quantity, contact JST. ex. B2B-PH-KL-oo- (blank)...gray R ...red E...blue S...natural (white) No. of circuits 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Model No. Dimensions (mm) Top entry type Side entry type B2B-PH-SM4-TB B3B-PH-SM",
    "source_file": "B2B-PH-SM4-TB_JST.pdf",
    "chunk_id": 10
  },
  {
    "text": "0 11 12 13 14 15 16 Model No. Dimensions (mm) Top entry type Side entry type B2B-PH-SM4-TB B3B-PH-SM4-TB B4B-PH-SM4-TB B5B-PH-SM4-TB B6B-PH-SM4-TB B7B-PH-SM4-TB B8B-PH-SM4-TB B9B-PH-SM4-TB B10B-PH-SM4-TB B11B-PH-SM4-TB B12B-PH-SM4-TB B13B-PH-SM4-TB B14B-PH-SM4-TB B15B-PH-SM4-TB B16B-PH-SM4-TB S2B-PH-SM4-TB S3B-PH-SM4-TB S4B-PH-SM4-TB S5B-PH-SM4-TB S6B-PH-SM4-TB S7B-PH-SM4-TB S8B-PH-SM4-TB S9B-PH-SM4-TB S10B-PH-SM4-TB S11B-PH-SM4-TB S12B-PH-SM4-TB S13B-PH-SM4-TB S14B-PH-SM4-TB S15B-PH-SM4-TB ̶ A 2.0 4.0 6.0 8.0 10.0 12.0 14.0 16.0 18.0 20.0 22.0 24.0 26.0 28.0 30.0 B Top entry type Side entry type 7.95 9.95 11.95 13.95 15.95 17.95 19.95 21.95 23.95 25.95 27.95 29.95 31.95 33.95 35.95 7.9 9.9 11.9 13.9 15.9 17.9 19.9 21.9 23.9 25.9 27.9 29.9 31.9 33.9 ‒ Q'ty/ reel 1,000 1,000 1,000 1,000 1,0",
    "source_file": "B2B-PH-SM4-TB_JST.pdf",
    "chunk_id": 11
  },
  {
    "text": "11.9 13.9 15.9 17.9 19.9 21.9 23.9 25.9 27.9 29.9 31.9 33.9 ‒ Q'ty/ reel 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 Material and Finish Post: Copper alloy, copper-undercoated, tin-plated (reﬂow treatment) Wafer: PA, UL94V-0, natural (ivory) Solder tab: Brass, copper-undercoated, tin-plated (reﬂow treatment) RoHS2 compliance This product displays (LF)(SN) on a label. Note: Contact JST for the top entry type headers with suction cap. <For reference> As the color identification, the following alphabet shall be put in the underlined part. For availability, delivery and minimum order quantity, contact JST. ex. B2B-PH-SM4-oo-TB (blank)...natural (ivory) R...red E...blue M...green L...lemon yellow K...black DPK...dark pink 3",
    "source_file": "B2B-PH-SM4-TB_JST.pdf",
    "chunk_id": 12
  },
  {
    "text": "XH CONNECTOR XH CONNECTOR 2.5 mm pitch/Disconnectable Crimp style connectors 2.5 mm pitch/Disconnectable Crimp style connectors Emboss Tape Emboss Tape Radial Tape Radial Tape XH CONNECTOR XH CONNECTOR 1 5 JST The XH connector was developed based on the high reliability and versatility of our NH series connectors. The connector is very small with a mounting height of 9.8 mm. ● Original folded beam contact ● Box-shaped shrouded header ● Header with a boss ● Interchangeability ● Conforming to the HA terminal ® ® ® PC board layout and Assembly layout 〈Through-hole type (viewed from soldening side)〉 Specifications • Current rating: 3 A AC/DC (AWG 22) • Voltage rating: 250 V AC/DC • Temperature range: -25℃ to +85℃ ( including temperature rise in applying electrical current) • Contact resistance",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 0
  },
  {
    "text": "ange: -25℃ to +85℃ ( including temperature rise in applying electrical current) • Contact resistance: Initial value/ 10 mΩ max. After environmental tests/ 20 mΩ max. • Insulation resistance: 1,000 MΩ min. • Withstanding voltage: 1,000 VAC/minute • Applicable wire: AWG 30 to 22 • Applicable PC board thickness: 1.6 mm In using the products, refer to \"Handling Precautions for Terminals and Connectors\" described on our website (Technical documents of Product information page). RoHS2 compliance Dimensional unit: mm Contact JST for details. Standards Recognized E60389 J50014297 ® ® XH CONNECTOR XH CONNECTOR XH CONNECTOR XH CONNECTOR Top entry type 5.75 Side entry type 2.5 ±0.05 （2.5 min.） 2.5 ±0.05 （2.5 min.） 2 circuits :φ1 3 circuits or more:φ0.9 ±0.05 ＋0.1 0 Top entry type with a boss <Single ",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 1
  },
  {
    "text": "5 （2.5 min.） 2 circuits :φ1 3 circuits or more:φ0.9 ±0.05 ＋0.1 0 Top entry type with a boss <Single circuit> φ1.7 ＋0.1 0 . 5 0 0 ± 5 3 4 . φ0.9 ＋0.1 0 . i ） n m 4 3 （ . ） 8 9 7 （ . φ0.9 ＋0.1 0 <2 circuits or more> . i ） n m 2 9 （ . . i n m 4 3 . 2.5 min. 2.5±0.05 5.75 1.6±0.05 . 5 0 0 ± 2 φ1.1 ＋0.2 0 ） 8 9 7 （ . 2 circuits:φ1 3 circuits or more:φ0.9 ＋0.1 0 ±0.05 （14.3） 11.5 1 6 . Note: 1. Tolerances are non-cumulative: ± 0.05 mm for all centers. 2. Hole dimensions differ according to the type of PC board and piercing method. If PC boards made of hard material are used, the hole dimensions should be larger. The dimensions above should serve as a guideline. Contact JST for details. 〈SMT type (viewed from connector mounting side)〉 Side entry type 1 1 5 6 . 1.3 2.5 9 3 . 2 0 . End face of wafe",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 2
  },
  {
    "text": "viewed from connector mounting side)〉 Side entry type 1 1 5 6 . 1.3 2.5 9 3 . 2 0 . End face of wafer on the mating side 2.3 1.8 Note: 1 . Tolerances are non-cumulative: ± 0.05 mm for all centers. 2. The dimensions above should serve as a guideline. Contact JST for details. 1 XH CONNECTOR 2.5 mm pitch/Disconnectable Crimp style connectors Emboss Tape Radial Tape XH CONNECTOR Contact ● Shape A ● Shape B 1.8 1.6 1.95 2 5 3 2 . 4 2 . 6.5 6.5 Housing 2.5 A B C ● Plugged up <2 circuits 10.0 mm pitch> A B C <6 circuits 5.0 mm pitch> 5 7 7 . 4.1 5.7 Circuit No.1 mark 5 7 7 . 4.1 5.7 Circuit No.1 mark 5 7 7 . 4.1 5.7 Circuit No.1 mark A B C XHコネクタ表1 Model No. Shape SXH-001T-P0.6N SXH-001T-P0.6 SXH-002T-P0.6 A B XH CONNECTOR Applicable Wire mm2 0.13 to 0.33 AWG 26 to 22 0.08 to 0.33 28 to 22 Insula",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 3
  },
  {
    "text": "02T-P0.6 A B XH CONNECTOR Applicable Wire mm2 0.13 to 0.33 AWG 26 to 22 0.08 to 0.33 28 to 22 Insulation O.D (mm) 1.3 to 1.9 0.9 to 1.9 Q’ty/ reel 5,000 8,000 0.05 to 0.13 30 to 26 XH CONNECTOR 0.9 to 1.3 Material and Finish Phosphor bronze, tin-plated (reﬂow treatment) RoHS2 compliance Note: 1. Contact JST if you require gold-plated contacts or contacts made of brass. 2. Contact JST also if you require shielded wires, thin wires or other special wires. 3. SXH-001T-P0.6N is low-insertion force type contact, for easier insertion/ withdrawal, which would be less resistant to the vibration. Contact Crimping machine SXH-001T-P0.6N Applicator Crimp applicator Dies Crimp applicator with dies MK/SXH-001-06N APLMK SXH001-06N SXH-001T-P0.6 AP-K2N MKS-L MK/SXH-001-06 APLMK SXH001-06 SXH-002T-P0.6 XH",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 4
  },
  {
    "text": "H-001-06N APLMK SXH001-06N SXH-001T-P0.6 AP-K2N MKS-L MK/SXH-001-06 APLMK SXH001-06 SXH-002T-P0.6 XHコネクタ表2 Note: Contact JST for fully automatic crimping applicator. MK/SXH-002-06 APLMK SXH002-06 No. of circuits Model No. 1 2 2 3 4 5 6 6 7 8 9 10 11 12 13 14 15 16 20 XHP-1 XHP-2 Note1)XHP-2(10.0)-U XHP-3 XHP-4 XHP-5 XHP-6 Note2)XHP-6(5.0)-U XHP-7 XHP-8 XHP-9 XHP-10 XHP-11 XHP-12 XHP-13 XHP-14 XHP-15 XHP-16 XHP-20 A - 2.5 10.0 5.0 7.5 10.0 12.5 25.0 15.0 17.5 20.0 22.5 25.0 27.5 30.0 32.5 35.0 37.5 47.5 Dimensions (mm) B 3.2 5.7 13.2 8.2 10.7 13.2 15.7 28.2 18.2 20.7 23.2 25.7 28.2 30.7 33.2 35.7 38.2 40.7 50.7 C 4.8 7.3 14.8 9.8 12.3 14.8 17.3 29.8 19.8 22.3 24.8 27.3 29.8 32.3 34.8 37.3 39.8 42.3 52.3 Q’ty/ bag 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 ",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 5
  },
  {
    "text": "8 42.3 52.3 Q’ty/ bag 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 500 Material and Finish PA 6, UL94V-0, natural (white) RoHS2 compliance Note: 1. XHP-2(10.0)-U means the 2-circuits housing with 10.0 mm pitch, and 3-circuits of 5-circuits are filled with the resin. Unlisted in UL/TÜV. 2. XHP-6(5.0)-U means the 6-circuits housing with 5.0 mm pitch and each even number circuit is filled with the resin. Unlisted in UL/TÜV. 2 XH CONNECTOR XH CONNECTOR 2.5 mm pitch/Disconnectable Crimp style connectors 2.5 mm pitch/Disconnectable Crimp style connectors Emboss Tape Emboss Tape Radial Tape Radial Tape XH CONNECTOR XH CONNECTOR XH CONNECTOR XH CONNECTOR XHコネクタ表3 No. of circuits 2 Note2)2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 20 Model No.",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 6
  },
  {
    "text": "CTOR XH CONNECTOR XHコネクタ表3 No. of circuits 2 Note2)2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 20 Model No. Dimensions (mm) Top entry type B2B-XH-A B2(10.0)B-XH-A-U B3B-XH-A B4B-XH-A B5B-XH-A B6B-XH-A B7B-XH-A B8B-XH-A B9B-XH-A B10B-XH-A B11B-XH-A B12B-XH-A B13B-XH-A B14B-XH-A B15B-XH-A B16B-XH-A B20B-XH-A Side entry type S2B-XH-A-1 - S3B-XH-A-1 S4B-XH-A-1 S5B-XH-A-1 S6B-XH-A-1 S7B-XH-A-1 S8B-XH-A-1 S9B-XH-A-1 S10B-XH-A-1 S11B-XH-A-1 S12B-XH-A-1 S13B-XH-A-1 S14B-XH-A-1 S15B-XH-A-1 - - S2B-XH-A - S3B-XH-A S4B-XH-A S5B-XH-A S6B-XH-A S7B-XH-A S8B-XH-A S9B-XH-A S10B-XH-A S11B-XH-A S12B-XH-A S13B-XH-A S14B-XH-A S15B-XH-A S16B-XH-A - A 2.5 10.0 5.0 7.5 10.0 12.5 15.0 17.5 20.0 22.5 25.0 27.5 30.0 32.5 35.0 37.5 47.5 B 7.4 14.9 9.9 12.4 14.9 17.4 19.9 22.4 24.9 27.4 29.9 32.4 34.9 37.4 39.9 42.4 52.4 Q’",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 7
  },
  {
    "text": ".0 37.5 47.5 B 7.4 14.9 9.9 12.4 14.9 17.4 19.9 22.4 24.9 27.4 29.9 32.4 34.9 37.4 39.9 42.4 52.4 Q’ty/box Top entry type Side entry type 1,000 1,000 1,000 1,000 - 1,000 500 500 500 500 250 250 250 250 250 250 250 250 200 100 500 500 500 250 250 250 250 250 200 200 200 100 100 - XH CONNECTOR XH CONNECTOR Header Top entry type □0.64 ● plugged up 7 4 3 . 2.45 A B （2.35） 5.75 Top entry type <2 circuits> <3 circuits or more> □0.64 □0.64 7 4 3 . 7 4 3 . 2.45 A （2.35） 2.45 B 5.75 Side entry type □0.64 ） 1 e t o N 7 . 5 1 1 ） 6 7 . 2（ 2.5 A B . 9 （6.1） 3.4 2.45 Header Top entry type of glass-filled nylon □0.64 <2 circuits> 7 . 4 3 2.45 A B 5.75 6.75 <3 to 8 circuits> 7 4 3 . 5.75 6.75 7 4 3 . 2.45 2.5 □0.64 A B <9 circuits or more> 2.5 □0.64 2.45 A B 3 2.5 A B （2.35） 5.75 Material and Finish Post",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 8
  },
  {
    "text": "2.5 □0.64 A B <9 circuits or more> 2.5 □0.64 2.45 A B 3 2.5 A B （2.35） 5.75 Material and Finish Post: Brass, copper-undercoated, tin-plated (reﬂow treatment) Wafer: PA 66, UL94V-0, natural (white) RoHS2 compliance This product displays (LF)(SN) on a label. Note: 1. Side entry type 2 to 15 circuits with a size of 7.6 mm from the end face of the mating part to the post for mounting the PC board are also available. For ordering, please add \"-1\" to the end of the above model number. 2. B2(10.0)B-XH-A-U means the 2-circuits header with 10.0 mm pitch, and 3 holes of 5-circuit housing among posts are plugged up. (Unlisted in UL/TÜV.) 3. Headers are interchangeable with those of the NR and NRD insulation displacement connector, and JQ board-to-board connector No. of circuits 0.64 2 3 4 5 6 7 8 5.7",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 9
  },
  {
    "text": "ation displacement connector, and JQ board-to-board connector No. of circuits 0.64 2 3 4 5 6 7 8 5.75 9 6.75 10 11 12 13 14 15 Model No. B2B-XH-2 B3B-XH-2 B4B-XH-2 B5B-XH-2 B6B-XH-2 B7B-XH-2 B8B-XH-2 B9B-XH-2 B10B-XH-2 B11B-XH-2 B12B-XH-2 B13B-XH-2 B14B-XH-2 B15B-XH-2 Dimensions (mm) B A 2.5 5.0 7.5 10.0 12.5 15.0 17.5 20.0 22.5 25.0 27.5 30.0 32.5 35.0 7.4 9.9 12.4 14.9 17.4 19.9 22.4 24.9 27.4 29.9 32.4 34.9 37.4 39.9 Q’ty/ bag 1,000 1,000 500 500 500 500 250 250 250 250 250 250 250 250 （0.96） 5.75 6.75 Material and Finish Post: Brass, copper-undercoated, tin-plated (reﬂow treatment) Wafer: Glass-ﬁlled PA 66, UL94V-0, natural (ivory) RoHS2 compliance This product displays (LF)(SN) on a label. 5.75 （0.96） 5.75 XH CONNECTOR 2.5 mm pitch/Disconnectable Crimp style connectors Emboss Tape Rad",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 10
  },
  {
    "text": "el. 5.75 （0.96） 5.75 XH CONNECTOR 2.5 mm pitch/Disconnectable Crimp style connectors Emboss Tape Radial Tape XH CONNECTOR XH CONNECTOR XH CONNECTOR Header Top entry type with a boss <1 circuit> □0.64 7 7 2 . 4 3 . （2.35） 1.5 4.35 4.9 5.75 <2 circuits> □0.64 5 1 . 7 4 3 . 2.45 A B 1.6 （2.35） φ1 2 5.75 <3 circuits or more> No. of circuits 1 2 3 4 5 6 7 8 9 10 12 Model No. B1B-XH-AM B2B-XH-AM B3B-XH-AM B4B-XH-AM B5B-XH-AM B6B-XH-AM B7B-XH-AM B8B-XH-AM B9B-XH-AM B10B-XH-AM B12B-XH-AM Dimensions (mm) B - A ̶ 2.5 5.0 7.5 10.0 12.5 15.0 17.5 20.0 22.5 27.5 7.4 9.9 12.4 14.9 17.4 19.9 22.4 24.9 27.4 32.4 Q’ty/ box 1,000 1,000 1,000 500 500 500 500 250 250 250 250 Material and Finish Post: Brass, copper-undercoated, tin-plated (reﬂow treatment) Wafer: PA 66, UL94V-0, natural (white) RoHS2 complianc",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 11
  },
  {
    "text": "per-undercoated, tin-plated (reﬂow treatment) Wafer: PA 66, UL94V-0, natural (white) RoHS2 compliance This product displays (LF)(SN) on a label. Note: 1. Headers are interchangeable with those of the NR and NRD insulation displacement connector, and JQ board-to-board connector. 2. Marked products are unlisted in UL/TÜV. 7 4 3 . 1.6 2.45 □0.64 2.5 A B Header (SMT type) □0.64 5 5 . 3.75 2.5 A B XHコネクタSMT表-4 5 1 . φ1 (2.35) 2 5.75 No. of circuits Model No. 3 4 6 S3B-XH-SM4-TB S4B-XH-SM4-TB S6B-XH-SM4-TB Dimensions (mm) A 5.0 7.5 12.5 B 12.5 15.0 20.0 Q’ty/ reel 500 500 500 Material and Finish Post: Copper alloy, copper-undercoated, tin-plated (reﬂow treatment) Wafer: PA 6T, UL94V-0, natural (ivory) Solder tab: Brass, copper-undercoated, tin-plated (reﬂow treatment) RoHS2 compliance This produ",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 12
  },
  {
    "text": "ory) Solder tab: Brass, copper-undercoated, tin-plated (reﬂow treatment) RoHS2 compliance This product displays (LF)(SN) on a label. Note: The products listed above are supplied on embossed-tape. 7 （3） 6 4 XH CONNECTOR XH CONNECTOR XH CONNECTOR 2.5 mm pitch/Disconnectable Crimp style connectors Emboss Tape Radial Tape XH CONNECTOR Header on radial-tape TV4 type <3 to 4 circuits> B A 2.5 2.45 □0.64 7 8 2 . 2-TV4 type <2 circuits> 7.4 2-TV4 type <3 to 8 circuits> B A 6.75 2.45 2.5 6.75 2.45 2.5 6.75 7 φ（ 0.7） □0.64 φ（ 0.7） □0.64 7 8 2 . φ（ 0.7） No. of circuits 2 3 4 5 6 7 8 Model No. Dimensions(mm) TV4 - B3B-XH-TV4 B4B-XH-TV4 - - - - 2-TV4 B2B-XH-2-TV4 B3B-XH-2-TV4 B4B-XH-2-TV4 B5B-XH-2-TV4 B6B-XH-2-TV4 B7B-XH-2-TV4 B8B-XH-2-TV4 A - 5.0 7.5 10.0 12.5 15.0 17.5 Material and Finish B - 9.9 12.",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 13
  },
  {
    "text": "B-XH-2-TV4 B7B-XH-2-TV4 B8B-XH-2-TV4 A - 5.0 7.5 10.0 12.5 15.0 17.5 Material and Finish B - 9.9 12.4 14.9 17.4 19.9 22.4 Post: Brass, copper-undercoated, tin-plated (reﬂow treatment) Wafer: TV4 type/ PA 66, UL94V-0, natural (white) 2-TV4 type/ Glass-ﬁlled PA 66, UL94V-0, natural (ivory) Q’ty/box RoHS2 compliance This product displays (LF)(SN) on a label. Note: Unlisted in UL/TÜV. 1,000 1,000 500 500 500 500 500 Taping specification Packaging specifications 2 and 3 circuits :12.7 4 to 8 circuits :25.4 6.75 0 2 9 6 8 1 φ4 2 circuits: 5.1 3 to 8 circuits: 3.85 2 circuits: 2.5 3 to 8 circuits: 5 12.7 Note: Conforms to JIC C 0806 of \"Tape packaging of components with unidirectional leads on continuous tapes\". 5 D Ｈ TERMINALS & CONNECTORS R W Distance between the end of the tape and the first c",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 14
  },
  {
    "text": "inuous tapes\". 5 D Ｈ TERMINALS & CONNECTORS R W Distance between the end of the tape and the first connector's center line (either end) Tail tape Leader tape Package type Distance between folds Box size Flat pack (zigzag folded) 24 indexing holes per fold (304.8 mm) 316(W)×45(D)×330(H) mm Distance between the end of the tape and the ﬁrst connector’s center line (either end) Quantity 2, 3 circuits 4 to 8 circuits 19.05 mm 1,000 pcs./box 500 pcs./box Note: Products of different packaging specifications are also available. Contact JST for details. XH CONNECTOR 2.5 mm pitch/Disconnectable Crimp style connectors Emboss Tape Radial Tape XH CONNECTOR XH CONNECTOR XH CONNECTOR Model number allocation Contact Housing XHS - 001 T P- 0.6 XH P 1- - Form: S…Strip form, B…Loose piece Series name Applica",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 15
  },
  {
    "text": "n Contact Housing XHS - 001 T P- 0.6 XH P 1- - Form: S…Strip form, B…Loose piece Series name Applicable wire range: Normal type 001…AWG 28 to 22 002…AWG 30 to 26 Low insertion force type 001…AWG 26 to 22 Surface ﬁnish: T…Tin-plated (reﬂow treatment) Material: P…Phosphor bronze, None…Brass Terminal size Type name: None…Normal type, N…Low insertion force type Series name Part name: Plug No. of circuits: 1 to 16, 20 Color: None…Natural (White), BK…Black, R…Red, E…Blue, Y…Yellow, L…Lemon yellow, M…Green, D…Orange, N…Brown, FY…Fluorescent yellow Housing with plugged up hole Header PXH - 2 (10.0) - U - B 2 B - - AXH - Series name Part name: Plug No. of circuits: 2, 6 Pitch: 5, 10 mm Sub model number: Plugged up hole Color: None…Natural (White), R…Red, E…Blue Shape of assembled product: B…Top ent",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 16
  },
  {
    "text": "er: Plugged up hole Color: None…Natural (White), R…Red, E…Blue Shape of assembled product: B…Top entry type, S…Side entry type No. of circuits: Top entry type…2 to 16, 20 Side entry type…2 to 16 Part name: Header Series name Indication of clinch: A…Clinched Color: None…Natural (White), BK…Black, R…Red, E…Blue, Y…Yellow, L…Lemon yellow, M…Green, D…Orange, N…Brown, FY…Fluorescent yellow Header with plugged up hole Header (Glass-filled Nylon) B 2 (10.0)B XH - - - UA - 2B B XH - - 2 - Shape of assembled product: B…Top entry type No. of circuits: 2 Pitch: 10 mm Part name: Header Series name Indication of clinch: A…Clinched Sub model number: Plugged up hole Color: None…Natural (White), BK…Black, R…Red, E…Blue, Y…Yellow, L…Lemon yellow, M…Green, D…Orange, N…Brown Shape of assembled product: B…Top",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 17
  },
  {
    "text": "…Red, E…Blue, Y…Yellow, L…Lemon yellow, M…Green, D…Orange, N…Brown Shape of assembled product: B…Top entry type No. of circuits: 2 to 15 Part name: Header Series name Material: 2…Glass-ﬁlled Nylon 66 Color: None…Natural (Ivory), C…Black, R…Red, E…Blue, Y…Yellow, M…Green Shape of assembled product: B---Top entry type, S---Side entry type Header (Top entry type with boss) Header (SMT type) B 1 B - XH - AM - S -3 XH SM4 B - Shape of assembled product: S…Side entry type No. of circuits: 3, 4, 6 Part name: Header Series name SMT speciﬁcation: SM4…With solder tab Color: None…Natural (Ivory), M…Green, R…Red, E…Blue, L…Lemon yellow Packaging style: TB…Embossed-taping Shape of assembled product: B…Top entry type No. of circuits: 1 to 10, 12 Part name: Header Series name Shape: With boss Color: None",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 18
  },
  {
    "text": "p entry type No. of circuits: 1 to 10, 12 Part name: Header Series name Shape: With boss Color: None…Natural (White), BK…Black, R…Red, E…Blue, Y…Yellow, L…Lemon yellow, M…Green Header on radial-tape B 2 B - XH - 2 - TV4 - Shape of assembled product: B…Top entry type No. of circuits: 2 to 8 Part name: Header Series name Material: 2…Glass-ﬁlled Nylon 66, None…Nylon 66 Packaging style: TV4…Radial-taping Color: None…Natural (TV4 type/White, 2-TV4 type/Ivory), C…Black (Glass-ﬁlled), BK…Black (Non-strengthened), R…Red, E…Blue, Y…Yellow, M…Green Note: Depending on the colors, it may take some time for delivery. - - TB 6",
    "source_file": "B4B-XH-AM_-LF--SN-_JST_Corporation.pdf",
    "chunk_id": 19
  },
  {
    "text": "BME280 Combined humidity and pressure sensor BME280 – Data sheet Document revision 1.6 Document release date September 2018 Document number BST-BME280-DS002-15 Technical reference code 0 273 141 185 Notes Data and descriptions in this document are subject to change without notice. Product photos and pictures are for illustration purposes only and may differ from the real product appearance Bosch Sensortec | BME280 Data sheet 2 | 55 BME280 Digital humidity, pressure and temperature sensor Key features  Package  Digital interface  Supply voltage  Current consumption 2.5 mm x 2.5 mm x 0.93 mm metal lid LGA I²C (up to 3.4 MHz) and SPI (3 and 4 wire, up to 10 MHz) VDD main supply voltage range: 1.71 V to 3.6 V VDDIO interface voltage range: 1.2 V to 3.6 V 1.8 µA @ 1 Hz humidity and temperat",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 0
  },
  {
    "text": "e: 1.71 V to 3.6 V VDDIO interface voltage range: 1.2 V to 3.6 V 1.8 µA @ 1 Hz humidity and temperature 2.8 µA @ 1 Hz pressure and temperature 3.6 µA @ 1 Hz humidity, pressure and temperature 0.1 µA in sleep mode -40…+85 °C, 0…100 % rel. humidity, 300…1100 hPa  Operating range  Humidity sensor and pressure sensor can be independently enabled / disabled  Register and performance compatible to Bosch Sensortec BMP280 digital pressure sensor  RoHS compliant, halogen-free, MSL1 Key parameters for humidity sensor  Response time (𝜏63%)  Accuracy tolerance  Hysteresis 1 s ±3 % relative humidity ±1% relative humidity Key parameters for pressure sensor  RMS Noise  Offset temperature coefficient 0.2 Pa, equiv. to 1.7 cm ±1.5 Pa/K, equiv. to ±12.6 cm at 1 °C temperature change Typical applica",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 1
  },
  {
    "text": "nt 0.2 Pa, equiv. to 1.7 cm ±1.5 Pa/K, equiv. to ±12.6 cm at 1 °C temperature change Typical application  Context awareness, e.g. skin detection, room change detection  Fitness monitoring / well-being  Warning regarding dryness or high temperatures  Measurement of volume and air flow  Home automation control  control heating, venting, air conditioning (HVAC) Internet of things Indoor navigation (change of floor detection, elevator detection)   GPS enhancement (e.g. time-to-first-fix improvement, dead reckoning, slope detection)   Outdoor navigation, leisure and sports applications  Weather forecast  Vertical velocity indication (rise/sink speed) Target devices  Handsets such as mobile phones, tablet PCs, GPS devices  Navigation systems  Gaming, e.g flying toys  Camera (DSC,",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 2
  },
  {
    "text": "mobile phones, tablet PCs, GPS devices  Navigation systems  Gaming, e.g flying toys  Camera (DSC, video)  Home weather stations  Flying toys  Watches Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 3 | 55 General Description The BME280 is as combined digital humidity, pressure and temperature sensor based on proven sensing principles. The sensor module is housed in an extremely compact metal-lid LGA package with a footprint of only 2.5 × 2.5 mm² with a height of 0.93 mm. Its small dimensions and its low power consumption allow the implementation in battery driven devices such as handsets, GPS modules or watches. The BME280 is register and performance compatible to the Bosch Sen",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 3
  },
  {
    "text": "handsets, GPS modules or watches. The BME280 is register and performance compatible to the Bosch Sensortec BMP280 digital pressure sensor (see chapter 5.2 for details). The BME280 achieves high performance in all applications requiring humidity and pressure measurement. These emerging applications of home automation control, in-door navigation, fitness as well as GPS refinement require a high accuracy and a low TCO at the same time. The humidity sensor provides an extremely fast response time for fast context awareness applications and high overall accuracy over a wide temperature range. The pressure sensor is an absolute barometric pressure sensor with extremely high accuracy and resolution and drastically lower noise than the Bosch Sensortec BMP180. The integrated temperature sensor has ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 4
  },
  {
    "text": " and drastically lower noise than the Bosch Sensortec BMP180. The integrated temperature sensor has been optimized for lowest noise and highest resolution. Its output is used for temperature compensation of the pressure and humidity sensors and can also be used for estimation of the ambient temperature. The sensor provides both SPI and I²C interfaces and can be supplied using 1.71 to 3.6 V for the sensor supply VDD and 1.2 to 3.6 V for the interface supply VDDIO. Measurements can be triggered by the host or performed in regular intervals. When the sensor is disabled, current consumption drops to 0.1 µA. BME280 can be operated in three power modes (see chapter 3.3): sleep mode   normal mode forced mode  In order to tailor data rate, noise, response time and current consumption to the nee",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 5
  },
  {
    "text": " forced mode  In order to tailor data rate, noise, response time and current consumption to the needs of the user, a variety of oversampling modes, filter modes and data rates can be selected. Please contact your regional Bosch Sensortec partner for more information about software packages. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 4 | 55 Index of Contents 1. Specification ......................................................................................................................................8 1.1 General electrical specification .................................................................................................. 8 1.2 Humidity parameter specificatio",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 6
  },
  {
    "text": ".............................................................. 8 1.2 Humidity parameter specification .............................................................................................. 9 1.3 Pressure sensor specification.................................................................................................. 10 1.4 Temperature sensor specification ............................................................................................ 11 2. Absolute maximum ratings ........................................................................................................... 13 3. Functional description ................................................................................................................... 14 3.1 Block diagram ...............................",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 7
  },
  {
    "text": "............................................... 14 3.1 Block diagram .......................................................................................................................... 14 3.2 Power management ................................................................................................................ 14 3.3 Sensor modes.......................................................................................................................... 14 3.3.1 Sensor mode transitions ......................................................................................... 15 3.3.2 Sleep mode ............................................................................................................. 15 3.3.3 Forced mode .......................................................",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 8
  },
  {
    "text": "....................... 15 3.3.3 Forced mode ........................................................................................................... 15 3.3.4 Normal mode .......................................................................................................... 16 3.4 Measurement flow ................................................................................................................... 17 3.4.1 Humidity measurement ........................................................................................... 17 3.4.2 Pressure measurement .......................................................................................... 17 3.4.3 Temperature measurement .................................................................................... 17 3.4.4 IIR filte",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 9
  },
  {
    "text": "................................................................................. 17 3.4.4 IIR filter.................................................................................................................... 18 3.5 Recommended modes of operation ........................................................................................ 19 3.5.1 Weather monitoring ................................................................................................ 19 3.5.2 Humidity sensing .................................................................................................... 19 3.5.3 Indoor navigation .................................................................................................... 20 3.5.4 Gaming ...........................................................",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 10
  },
  {
    "text": "........................ 20 3.5.4 Gaming ................................................................................................................... 20 3.6 Noise ........................................................................................................................................ 21 4. Data readout .................................................................................................................................... 23 4.1 Data register shadowing .......................................................................................................... 23 Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 5 | 55 4.2 Output compensation .............",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 11
  },
  {
    "text": "Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 5 | 55 4.2 Output compensation .............................................................................................................. 23 4.2.1 Computational requirements .................................................................................. 23 4.2.2 Trimming parameter readout .................................................................................. 24 4.2.3 Compensation formulas .......................................................................................... 25 5. Global memory map and register description ............................................................................. 26 5.1 General remarks ............................................................................................",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 12
  },
  {
    "text": "remarks ...................................................................................................................... 26 5.2 Register compatibility to BMP280............................................................................................ 26 5.3 Memory map ............................................................................................................................ 26 5.4 Register description ................................................................................................................. 27 5.4.1 Register 0xD0 “id” ................................................................................................... 27 5.4.2 Register 0xE0 “reset” .............................................................................................. 27",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 13
  },
  {
    "text": "t” .............................................................................................. 27 5.4.3 Register 0xF2 “ctrl hum” ........................................................................................ 27 5.4.4 Register 0xF3 “status” ............................................................................................ 28 5.4.5 Register 0xF4 “ctrl meas” ...................................................................................... 28 5.4.6 Register 0xF5 “config” ............................................................................................ 30 5.4.7 Register 0xF7…0xF9 “press” ( msb, lsb, xlsb) .................................................. 30 5.4.8 Register 0xFA…0xFC “temp” ( msb, lsb, xlsb) .................................................",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 14
  },
  {
    "text": " 5.4.8 Register 0xFA…0xFC “temp” ( msb, lsb, xlsb) .................................................. 31 5.4.9 Register 0xFD…0xFE “hum” ( msb, lsb) ............................................................. 31 6. Digital interfaces ............................................................................................................................ 32 6.1 Interface selection ................................................................................................................... 32 6.2 I²C Interface ............................................................................................................................. 32 6.2.1 I²C write................................................................................................................... 33 6.2.2 I²C rea",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 15
  },
  {
    "text": "................................................................................... 33 6.2.2 I²C read ................................................................................................................... 33 6.3 SPI interface ............................................................................................................................ 34 6.3.1 SPI write.................................................................................................................. 34 6.3.2 SPI read .................................................................................................................. 35 6.4 Interface parameter specification ............................................................................................ 35 6.4.1 General interface parameter",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 16
  },
  {
    "text": "............................................................... 35 6.4.1 General interface parameters ................................................................................. 35 6.4.2 I²C timings ............................................................................................................... 35 6.4.3 SPI timings .............................................................................................................. 36 Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 6 | 55 7. Pin-out and connection diagram .................................................................................................. 38 7.1 Pin-out .....................................",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 17
  },
  {
    "text": "............................................... 38 7.1 Pin-out ..................................................................................................................................... 38 7.2 Connection diagram I2C........................................................................................................... 39 7.3 Connection diagram 4-wire SPI ............................................................................................... 40 7.4 Connection diagram 3-wire SPI ............................................................................................... 41 7.5 Package dimensions ............................................................................................................... 42 7.6 Landing pattern recommendation ........................",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 18
  },
  {
    "text": "..................................... 42 7.6 Landing pattern recommendation ............................................................................................ 43 7.7 Marking .................................................................................................................................... 44 7.7.1 Mass production devices ........................................................................................ 44 7.7.2 Engineering samples .............................................................................................. 44 7.8 Soldering guidelines and reconditioning recommendations .................................................... 45 7.9 Reconditioning Procedure .........................................................................................",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 19
  },
  {
    "text": " Procedure ....................................................................................................... 46 7.10 Tape and reel specification ...................................................................................................... 46 7.10.1 Dimensions ............................................................................................................. 46 7.10.2 Orientation within the reel ....................................................................................... 47 7.11 Mounting and assembly recommendations ............................................................................. 48 7.12 Environmental safety ............................................................................................................... 48 7.12.1 RoHS .........",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 20
  },
  {
    "text": "........................................................................... 48 7.12.1 RoHS ...................................................................................................................... 48 7.12.2 Halogen content ...................................................................................................... 48 7.12.3 Internal package structure ...................................................................................... 48 8. Appendix A: Alternative compensation formulas ....................................................................... 49 8.1 Compensation formulas in double precision floating point ...................................................... 49 8.2 Pressure compensation in 32 bit fixed point ...........................................",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 21
  },
  {
    "text": "..... 49 8.2 Pressure compensation in 32 bit fixed point ............................................................................ 50 9. Appendix B: Measurement time and current calculation ........................................................... 51 9.1 Measurement time ................................................................................................................... 51 9.2 Measurement rate in forced mode .......................................................................................... 51 9.3 Measurement rate in normal mode.......................................................................................... 51 9.4 Response time using IIR filter .................................................................................................. 52 Modifica",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 22
  },
  {
    "text": "........................................................................................ 52 Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 7 | 55 9.5 Current consumption ............................................................................................................... 52 10. Legal disclaimer ............................................................................................................................. 53 10.1 Engineering samples ............................................................................................................... 53 10.2 Product use....................................................................................................",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 23
  },
  {
    "text": ".............................................................................................................................. 53 10.3 Application examples and hints ............................................................................................... 53 11. Document history and modification ............................................................................................. 54 Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 8 | 55 1. Specification If not stated otherwise,  All values are valid over the full voltage range  All minimum/maximum values are given for the full accuracy temperature range  Minimum/maximum values of drifts, offsets and temperature coeff",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 24
  },
  {
    "text": "he full accuracy temperature range  Minimum/maximum values of drifts, offsets and temperature coefficients are ±3 values over lifetime  Typical values of currents and state machine timings are determined at 25 °C  Minimum/maximum values of currents are determined using corner lots over complete temperature range  Minimum/maximum values of state machine timings are determined using corner lots over 0…+65 °C temperature range The specification tables are split into humidity, pressure, and temperature part of BME280. Min 1.71 1.2 1.1 General electrical specification Table 1: Electrical parameter specification Parameter Symbol Condition Supply Voltage Internal Domains Supply Voltage I/O Domain Sleep current Standby current (inactive period of normal mode) Current during humidity measureme",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 25
  },
  {
    "text": "ain Sleep current Standby current (inactive period of normal mode) Current during humidity measurement Current during pressure measurement Current during temperature measurement VDD ripple max. 50 mVpp VDDIO IDDSL IDDSB IDDH Max value at 85 °C IDDP Max value at -40 °C IDDT Max value at 85 °C Start-up time tstartup Time to first communication after both VDD > 1.58 V and VDDIO > 0.65 V Power supply rejection ratio (DC) PSRR full VDD range Standby time accuracy Δtstandby Typ 1.8 1.8 0.1 0.2 340 714 350 Max 3.6 3.6 0.3 0.5 Unit V V µA µA µA µA µA 2 ms ±0.01 ±5 %RH/V Pa/V ±5 ±25 % Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 9 | 55 1.2 Humidity parameter specification Table 2: Humidity",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 26
  },
  {
    "text": "18 Bosch Sensortec | BME280 Data sheet 9 | 55 1.2 Humidity parameter specification Table 2: Humidity parameter specification Parameter Symbol Condition Operating range1 RH Supply current IDD,H For temperatures < 0 °C and > 60 °C see Figure 1 1 Hz forced mode, humidity and temperature Typ 25 Min -40 0 Max Unit 85 100 °C %RH 1.8 2.8 µA Absolute accuracy tolerance AH 20…80 %RH, Hysteresis2 HH 25 °C, including hysteresis 109010 %RH, 25 °C Nonlinearity3 NLH 1090 %RH, 25 °C Response time to complete 63% of step4 𝜏63% 900 or 090 %RH, 25°C Resolution Noise in humidity (RMS) RH NH Highest oversampling, see chapter 3.6 ±3 ±1 1 1 0.008 0.02 Long term stability Hstab 10…90 %RH, 25 °C 0.5 %RH %RH %RH s %RH %RH %RH/ year 1 When exceeding the operating range (e.g. for soldering), humidity sensing p",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 27
  },
  {
    "text": "RH s %RH %RH %RH/ year 1 When exceeding the operating range (e.g. for soldering), humidity sensing performance is temporarily degraded and reconditioning is recommended as described in section 7.8. Operating range only for non-condensing environment. 2 For hysteresis measurement the sequence 103050709070503010 %RH is used. The hysteresis is defined as the difference between measurements of the humidity up / down branch and the averaged curve of both branches 3 Non-linear contributions to the sensor data are corrected during the calculation of the relative humidity by the compensation formulas described in section 4.2.3. 4 The air-flow in direction to the vent-hole of the device has to be dimensioned in a way that a sufficient air exchange inside to outside will be possible. To obse",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 28
  },
  {
    "text": "o be dimensioned in a way that a sufficient air exchange inside to outside will be possible. To observe effects on the response time-scale of the device an air-flow velocity of approx. 1 m/s is needed. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 10 | 55 Figure 1: humidity sensor operating range 1.3 Pressure sensor specification Table 3: Pressure parameter specification Parameter Symbol Condition Operating temperature range Operating pressure range Supply current TA P IDD,LP operational full accuracy full accuracy 1 Hz forced mode, pressure and temperature, lowest power Min -40 0 300 Typ Max Unit 25 °C +85 +65 1100 hPa 2.8 4.2 µA Modifications reserved | Data subject to change wit",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 29
  },
  {
    "text": "0 Typ Max Unit 25 °C +85 +65 1100 hPa 2.8 4.2 µA Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 100806020040Relative humidity [%]Temperature [°C]-40-20020406080 Bosch Sensortec | BME280 Data sheet 11 | 55 Temperature coefficient of offset5 TCOP 25…65 °C, 900 hPa Absolute accuracy pressure AP ext AP,full 300. . 1100 hPa -20 . . . 0 °C 300 . . . 1100 hPa 0 . . . 65 °C AP 1100 . . . 1250 hPa 25 . . . 40 °C ±1.5 ±12.6 ±1.7 ±1.0 ±1.5 Relative accuracy pressure VDD = 3.3V Resolution of pressure output data Arel 700 … 900hPa ±0.12 25 . . . 40 °C RP Highest oversampling 0.18 Noise in pressure NP,fullBW NP,filtered Full bandwidth, highest oversampling See chapter 3.6 Reduced bandwidth, highest oversampling See chapter 3.6 1.3 ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 30
  },
  {
    "text": "h, highest oversampling See chapter 3.6 Reduced bandwidth, highest oversampling See chapter 3.6 1.3 11 0.2 1.7 Pa/K cm/K hPa hPa hPa hPa Pa Pa cm Pa cm Solder drift Minimum solder height 50µm -0.5 +2.0 hPa Long term stability6 Pstab per year ±1.0 Possible sampling rate fsample P Lowest oversampling, see chapter 9.2 157 182 hPa Hz 1.4 Temperature sensor specification Table 4: Temperature parameter specification Parameter Symbol Condition Min Typ Max Unit Operating range T Operational Supply current IDD,T Full accuracy 1 Hz forced mode, temperature measurement only -40 0 25 1.0 85 65 AT,25 25 °C ±0.5 °C °C µA °C 5 When changing temperature by e.g. 10 °C at constant pressure / altitude, the measured pressure / altitude will change by (10 × TCOP). 6 Long term stability is specified in the fu",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 31
  },
  {
    "text": "easured pressure / altitude will change by (10 × TCOP). 6 Long term stability is specified in the full accuracy operating pressure range 0 … 65 °C Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 12 | 55 Absolute accuracy temperature7 Output resolution RMS noise AT,full AT,ext 8 AT,ext 9 RT NT 0…65 °C -20 …. 0 °C -40 … -20 °C API output resolution Lowest oversampling ±1.0 ±1.25 ±1.5 0.01 0.005 °C °C °C °C °C 7 Temperature measured by the internal temperature sensor. This temperature value depends on the PCB temperature, sensor element self-heating and ambient temperature and is typically above ambient temperature. 8 Target values & not guaranteed 9 Target values & not guaranteed Modif",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 32
  },
  {
    "text": "y above ambient temperature. 8 Target values & not guaranteed 9 Target values & not guaranteed Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 13 | 55 2. Absolute maximum ratings The absolute maximum ratings are determined over complete temperature range using corner lots. The values are provided in Table 5. Table 5: Absolute maximum ratings Parameter Condition Voltage at any supply pin VDD and VDDIO pin Voltage at any interface pin Storage temperature ≤ 65% RH Pressure ESD HBM, at any pin CDM Machine model Min -0.3 -0.3 -45 0 Max 4.25 VDDIO + 0.3 +85 20 000 ±2 ±500 ±200 Unit V V °C hPa kV V V Condensation No power supplied Allowed Modifications reserved | Data subject to change with",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 33
  },
  {
    "text": "a kV V V Condensation No power supplied Allowed Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 14 | 55 3. Functional description 3.1 Block diagram Figure 2 shows a simplified block diagram of the BME280: Figure 2: Block diagram of BME280 3.2 Power management The BME280 has two distinct power supply pins  VDD is the main power supply for all internal analog and digital functional blocks  VDDIO is a separate power supply pin used for the supply of the digital interface A power-on reset (POR) generator is built in; it resets the logic part and the register values after both VDD and VDDIO reach their minimum levels. There are no limitations on slope and sequence of raising the VDD and",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 34
  },
  {
    "text": "IO reach their minimum levels. There are no limitations on slope and sequence of raising the VDD and VDDIO levels. After powering up, the sensor settles in sleep mode (described in chapter 3.3.2). It is prohibited to keep any interface pin (SDI, SDO, SCK or CSB) at a logical high level when VDDIO is switched off. Such a configuration can permanently damage the device due an excessive current flow through the ESD protection diodes. If VDDIO is supplied, but VDD is not, the interface pins are kept at a high-Z level. The bus can therefore already be used freely before the BME280 VDD supply is established. Resetting the sensor is possible by cycling VDD level or by writing a soft reset command. Cycling the VDDIO level will not cause a reset. 3.3 Sensor modes The BME280 offers three sensor mode",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 35
  },
  {
    "text": "Cycling the VDDIO level will not cause a reset. 3.3 Sensor modes The BME280 offers three sensor modes: sleep mode, forced mode and normal mode. These can be selected using the mode[1:0] setting (see chapter 5.4.5). The available modes are:  Sleep mode: no operation, all registers accessible, lowest power, selected after startup  Forced mode: perform one measurement, store results and return to sleep mode  Normal mode: perpetual cycling of measurements and inactive periods. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 LogicPressure front-endOSCNVMVoltagereferenceVoltageregulator (analog & digital)VDDIOGNDInterfaceSDISDOSCKCSBVDDPORPressure sensing elementHumidity sensing elementHumidity front-endTemperature front-",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 36
  },
  {
    "text": "ISDOSCKCSBVDDPORPressure sensing elementHumidity sensing elementHumidity front-endTemperature front-endTemperature sensing elementADC Bosch Sensortec | BME280 Data sheet 15 | 55 The modes will be explained in detail in chapters 3.3.2 (sleep mode), 3.3.3 (forced mode) and 3.3.4 (normal mode). 3.3.1 Sensor mode transitions The supported mode transitions are shown in Figure 3. If the device is currently performing a measurement, execution of mode switching commands is delayed until the end of the currently running measurement period. Further mode change commands or other write commands to the register ctrl hum are ignored until the mode change command has been executed. Mode transitions other than the ones shown below are tested for stability but do not represent recommended use of the device",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 37
  },
  {
    "text": "han the ones shown below are tested for stability but do not represent recommended use of the device. Figure 3: Sensor mode transition diagram 3.3.2 Sleep mode Sleep mode is entered by default after power on reset. In sleep mode, no measurements are performed and power consumption (IDDSM) is at a minimum. All registers are accessible; Chip-ID and compensation coefficients can be read. There are no special restrictions on interface timings. 3.3.3 Forced mode In forced mode, a single measurement is performed in accordance to the selected measurement and filter options. When the measurement is finished, the sensor returns to sleep mode and the measurement results can be obtained from the data registers. For a next measurement, forced mode needs to be selected again. This is similar to BMP180 ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 38
  },
  {
    "text": "egisters. For a next measurement, forced mode needs to be selected again. This is similar to BMP180 operation. Using forced mode is recommended for applications which require low sampling rate or host-based synchronization. The timing diagram is shown below. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Power OFF(VDD or VDDIO = 0)VDD and VDDIO suppliedMode[1:0] = 00Mode[1:0] = 01SleepNormal(cyclic standby and measurement periods)Mode[1:0] = 11Forced(one measurement period)Mode[1:0] = 01 Bosch Sensortec | BME280 Data sheet 16 | 55 Figure 4: Forced mode timing diagram 3.3.4 Normal mode Normal mode comprises an automated perpetual cycling between an (active) measurement period and an (inactive) standby period. The measu",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 39
  },
  {
    "text": "perpetual cycling between an (active) measurement period and an (inactive) standby period. The measurements are performed in accordance to the selected measurement and filter options. The standby time is determined by the setting t sb[2:0] and can be set to between 0.5 and 1000 ms according to Table 27. The total cycle time depends on the sum of the active time (see chapter 9) and standby time tstandby. The current in the standby period (IDDSB) is slightly higher than in sleep mode. After setting the measurement and filter options and enabling normal mode, the last measurement results can always be obtained at the data registers without the need of further write accesses. Using normal mode is recommended when using the IIR filter. This is useful for applications in which short-term disturb",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 40
  },
  {
    "text": "s recommended when using the IIR filter. This is useful for applications in which short-term disturbances (e.g. blowing into the sensor) should be filtered. The timing diagram is shown below: Figure 5: Normal mode timing diagram Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 timePORData readout WritesettingsMode[1:0] = 01 Measurement HtimecurrentIDDSLIDDSBIDDPIDDHPOR Measurement T Measurement PWritesettingsIDDT Measurement H Measurement T Measurement PtmeasureMode[1:0] = 01cycle time = rate of force mode Measurement HtimecurrentIDDSLIDDSBIDDPIDDHPORMode[1:0] = 11 Measurement P Measurement TData readout when neededWritesettingststandbyIDDT Measurement H Measurement P Measurement Ttmeasurecycle time = tmeasure + tstandb",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 41
  },
  {
    "text": "ettingststandbyIDDT Measurement H Measurement P Measurement Ttmeasurecycle time = tmeasure + tstandby Bosch Sensortec | BME280 Data sheet 17 | 55 3.4 Measurement flow The BME280 measurement period consists of a temperature, pressure and humidity measurement with selectable oversampling. After the measurement period, the pressure and temperature data can be passed through an optional IIR filter, which removes short-term fluctuations in pressure (e.g. caused by slamming a door). For humidity, such a filter is not needed and has not been implemented. The flow is depicted in the diagram below. Figure 6: BME280 measurement cycle The individual blocks of the diagram above will be detailed in the following subchapters. 3.4.1 Humidity measurement The humidity measurement can be enabled or skipped.",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 42
  },
  {
    "text": "ollowing subchapters. 3.4.1 Humidity measurement The humidity measurement can be enabled or skipped. When enabled, several oversampling options exist. The humidity measurement is controlled by the osrs h[2:0] setting, which is detailed in chapter 5.4.3. For the humidity measurement, oversampling is possible to reduce the noise. The resolution of the humidity measurement is fixed at 16 bit ADC output. 3.4.2 Pressure measurement Pressure measurement can be enabled or skipped. When enabled, several oversampling options exist. The pressure measurement is controlled by the osrs p[2:0] setting which is detailed in chapter 5.4.5. For the pressure measurement, oversampling is possible to reduce the noise. The resolution of the pressure data depends on the IIR filter (see chapter 3.4.4) and the ove",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 43
  },
  {
    "text": "noise. The resolution of the pressure data depends on the IIR filter (see chapter 3.4.4) and the oversampling setting (see chapter 5.4.5):  When the IIR filter is enabled, the pressure resolution is 20 bit.  When the IIR filter is disabled, the pressure resolution is 16 + (osrs p – 1) bit, e.g. 18 bit when osrs p is set to ‘3’. 3.4.3 Temperature measurement Temperature measurement can be enabled or skipped. Skipping the measurement could be useful to measure pressure extremely rapidly. When enabled, several oversampling options exist. The temperature measurement is controlled by the osrs t[2:0] setting which is detailed in chapter 5.4.5. For the temperature measurement, oversampling is possible to reduce the noise. The resolution of the temperature data depends on the IIR filter (see cha",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 44
  },
  {
    "text": "sible to reduce the noise. The resolution of the temperature data depends on the IIR filter (see chapter 3.4.4) and the oversampling setting (see chapter 5.4.5):  When the IIR filter is enabled, the temperature resolution is 20 bit. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Measure temperature (oversampling set by osrs t;skip if osrs t = 0)Startmeasurement cycleMeasure pressure (oversampling set by osrs p;skip if osrs p = 0)IIR filter enabled?End measurement cycleIIR filter initialised?Copy ADC valuesto filter memory(initalises IIR filter)NoUpdate filter memory using filter memory, ADC value and filter coefficientNoYesYesCopy filter memory to output registersMeasure humidity (oversampling set by osrs h;skip if o",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 45
  },
  {
    "text": "NoYesYesCopy filter memory to output registersMeasure humidity (oversampling set by osrs h;skip if osrs h = 0) Bosch Sensortec | BME280 Data sheet 18 | 55  When the IIR filter is disabled, the temperature resolution is 16 + (osrs t – 1) bit, e.g. 18 bit when osrs t is set to ‘3’. 3.4.4 IIR filter The humidity value inside the sensor does not fluctuate rapidly and does not require low pass filtering. However, the environmental pressure is subject to many short-term changes, caused e.g. by slamming of a door or window, or wind blowing into the sensor. To suppress these disturbances in the output data without causing additional interface traffic and processor work load, the BME280 features an internal IIR filter. It effectively reduces the bandwidth of the temperature and pressure output sig",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 46
  },
  {
    "text": "internal IIR filter. It effectively reduces the bandwidth of the temperature and pressure output signals10 and increases the resolution of the pressure and temperature output data to 20 bit. The output of a next measurement step is filtered using the following formula: data filtered= data filtered old⋅ (filter coefficient− 1)+ data ADC filter coefficient Data filtered old is the data coming from the current filter memory, and data ADC is the data coming from current ADC acquisition. Data filtered is the new value of filter memory and the value that will be sent to the output registers. The IIR filter can be configured to different filter coefficients, which slows down the response to the sensor inputs. Note that the response time with enabled IIR filter depends on the number of samples gen",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 47
  },
  {
    "text": "sor inputs. Note that the response time with enabled IIR filter depends on the number of samples generated, which means that the data output rate must be known to calculate the actual response time. For register configuration, please refer to Table 28. A sample response time calculation is shown in chapter 9.4. Table 6: filter settings Filter coefficient Samples to reach ≥75 % of step response Filter off 2 4 8 16 1 2 5 11 22 In order to find a suitable setting for filter, please consult chapter 3.5. When writing to the register filter, the filter is reset. The next ADC values will the pass through the filter unchanged and become the initial memory values for the filter. If temperature or pressure measurements are skipped, the corresponding filter memory will be kept unchanged even though t",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 48
  },
  {
    "text": "ssure measurements are skipped, the corresponding filter memory will be kept unchanged even though the output registers are set to 0x80000. When the previously skipped measurement is re-enabled, the output will be filtered using the filter memory from the last time when the measurement was not skipped. If this is not desired, please write to the filter register in order to re-initialize the filter. 10 Since the BME280 does not sample continuously, filtering can suffer from signals with a frequency higher than the sampling rate of the sensor. E.g. environmental fluctuations caused by windows being opened and closed might have a frequency <5 Hz. Consequently, a sampling rate of ODR = 10 Hz is sufficient to obey the Nyquist theorem. Modifications reserved | Data subject to change without noti",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 49
  },
  {
    "text": "sufficient to obey the Nyquist theorem. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 19 | 55 The step response (e.g. response to in sudden change in height) of the different filter settings is displayed in Figure 7. Figure 7: Step response at different IIR filter settings 3.5 Recommended modes of operation The different oversampling options, filter settings and sensor modes result in a large number of possible settings. In this chapter, a number of settings recommended for various scenarios are presented. 3.5.1 Weather monitoring Description: Only a very low data rate is needed. Power consumption is minimal. Noise of pressure values is of no concern. Humidity, pressure and tempera",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 50
  },
  {
    "text": "er consumption is minimal. Noise of pressure values is of no concern. Humidity, pressure and temperature are monitored. Table 7: Settings and performance for weather monitoring Suggested settings for weather monitoring Sensor mode forced mode, 1 sample / minute Oversampling settings pressure ×1, temperature ×1, humidity ×1 IIR filter settings filter off Performance for suggested settings Current consumption 0.16 µA RMS Noise Data output rate 3.3 Pa / 30 cm, 0.07 %RH 1/60 Hz 3.5.2 Humidity sensing Description: A low data rate is needed. Power consumption is minimal. Forced mode is used to minimize power consumption and to synchronize readout, but using normal mode would also be possible. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revi",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 51
  },
  {
    "text": "fications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 024681012141618202224262830320102030405060708090100Number of samplesResponse to step [%]Step response at different IIR filter settings filter off24816 Bosch Sensortec | BME280 Data sheet 20 | 55 Table 8: Settings and performance for humidity sensing Suggested settings for weather monitoring Sensor mode forced mode, 1 sample / second Oversampling settings pressure ×0, temperature ×1, humidity ×1 IIR filter settings filter off Performance for suggested settings Current consumption RMS Noise Data output rate 2.9 µA 0.07 %RH 1 Hz 3.5.3 Indoor navigation Lowest possible altitude noise is needed. A very low bandwidth is preferred. Increased power consumption is tolerated. Humidity ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 52
  },
  {
    "text": "se is needed. A very low bandwidth is preferred. Increased power consumption is tolerated. Humidity is measured to help detect room changes. This setting is suggested for the Android settings ‘SENSOR DELAY NORMAL’ and ‘SENSOR DELAY UI’. Table 9: Settings and performance for indoor navigation Suggested settings for indoor navigation Sensor mode normal mode, tstandby = 0.5 ms Oversampling settings pressure ×16, temperature ×2, humidity ×1 IIR filter settings filter coefficient 16 Performance for suggested settings Current consumption 633 µA RMS Noise Data output rate Filter bandwidth Response time (75%) 3.5.4 Gaming 0.2 Pa / 1.7 cm 25Hz 0.53 Hz 0.9 s Low altitude noise is needed. The required bandwidth is ~2 Hz in order to respond quickly to altitude changes (e.g. be able to dodge a flying m",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 53
  },
  {
    "text": "bandwidth is ~2 Hz in order to respond quickly to altitude changes (e.g. be able to dodge a flying monster in a game). Increased power consumption is tolerated. Humidity sensor is disabled. This setting is suggested for the Android settings ‘SENSOR DELAY GAMING’ and ‘SENSOR DELAY FASTEST’. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 21 | 55 Table 10: Settings and performance for gaming Suggested settings for gaming Sensor mode normal mode, tstandby = 0.5 ms Oversampling settings pressure ×4, temperature ×1, humidity ×0 IIR filter settings filter coefficient 16 Performance for suggested settings Current consumption 581 µA RMS Noise Data output rate Filter bandwidth Response time (",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 54
  },
  {
    "text": "sted settings Current consumption 581 µA RMS Noise Data output rate Filter bandwidth Response time (75%) 0.3 Pa / 2.5 cm 83 Hz 1.75 Hz 0.3 s 3.6 Noise The noise depends on the oversampling and, for pressure and temperature, on the filter setting used. The stated values were determined in a controlled environment and are based on the average standard deviation of 32 consecutive measurement points taken at highest sampling speed. This is needed in order to exclude long term drifts from the noise measurement. The noise depends both on humidity/pressure oversampling and temperature oversampling, since the temperature value is used for humidity/pressure temperature compensation. The oversampling combinations use below results in an optimal power to noise ratio. Table 11: Noise and current for h",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 55
  },
  {
    "text": "combinations use below results in an optimal power to noise ratio. Table 11: Noise and current for humidity Humidity / temperature oversampling setting Typical RMS noise in humidity [%RH] at 25 °C Typ. current [µA] at 1 Hz forced mode, 25 °C, humidity and temperature measurement, incl. IDDSM ×1 / ×1 ×2 / ×1 ×4 / ×1 ×8 / ×1 ×16 / ×1 0.07 0.05 0.04 0.03 0.02 1.8 2.5 3.8 6.5 11.7 Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 22 | 55 Table 12: Noise and current for pressure Typical RMS noise in pressure [Pa] at 25 °C Pressure / temperature oversampling setting ×1 / ×1 ×2 / ×1 ×4 / ×1 ×8 / ×1 ×16 / ×2 IIR filter coefficient off 2 3.3 2.6 2.1 1.6 1.3 1.9 1.5 1.2 1.0 0.8 4 1.2 1.0 0.8 0.6",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 56
  },
  {
    "text": "/ ×1 ×16 / ×2 IIR filter coefficient off 2 3.3 2.6 2.1 1.6 1.3 1.9 1.5 1.2 1.0 0.8 4 1.2 1.0 0.8 0.6 0.5 8 16 0.9 0.4 0.6 0.4 0.5 0.3 0.4 0.2 0.4 0.2 Typ. current [µA] at 1 Hz forced mode, 25 °C, pressure and temperature measurement, incl. IDDSM 2.8 4.2 7.1 12.8 24.9 Table 13: Temperature dependence of pressure noise RMS noise at different temperatures Temperature Typical change in noise compared to 25 °C -10 °C 25 °C 75 °C +25 % ±0 % -5 % Table 14: Noise in temperature Temperature oversampling setting Typical RMS noise in temperature [°C] at 25 °C ×1 ×2 ×4 ×8 ×16 0.005 0.004 0.003 0.003 0.002 Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 23 | 55 4. Data readout To read out data af",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 57
  },
  {
    "text": " Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 23 | 55 4. Data readout To read out data after a conversion, it is strongly recommended to use a burst read and not address every register individually. This will prevent a possible mix-up of bytes belonging to different measurements and reduce interface traffic. Note that in I²C mode, even when pressure was not measured, reading the unused registers is faster than reading temperature and humidity data separately. Data readout is done by starting a burst read from 0xF7 to 0xFC (temperature and pressure) or from 0xF7 to 0xFE (temperature, pressure and humidity). The data are read out in an unsigned 20-bit format both for pressure and for temperature and in an unsigned 16-bit format for humidity. It is strongly recommended to use the B",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 58
  },
  {
    "text": "r temperature and in an unsigned 16-bit format for humidity. It is strongly recommended to use the BME280 API, available from Bosch Sensortec, for readout and compensation. For details on memory map and interfaces, please consult chapters 5 and 6 respectively. After the uncompensated values for pressure, temperature and humidity ‘ut’, ‘up’ and ‘uh’ have been read, the actual humidity, pressure and temperature needs to be calculated using the compensation parameters stored in the device. The procedure is elaborated in chapter 4.2. 4.1 Data register shadowing In normal mode, the timing of measurements is not necessarily synchronized to the readout by the user. This means that new measurement results may become available while the user is reading the results from the previous measurement. In ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 59
  },
  {
    "text": "esults may become available while the user is reading the results from the previous measurement. In this case, shadowing is performed in order to guarantee data consistency. Shadowing will only work if all data registers are read in a single burst read. Therefore, the user must use burst reads if he does not synchronize data readout with the measurement cycle. Using several independent read commands may result in inconsistent data. If a new measurement is finished and the data registers are still being read, the new measurement results are transferred into shadow data registers. The content of shadow registers is transferred into data registers as soon as the user ends the burst read, even if not all data registers were read. The end of the burst read is marked by the rising edge of CSB pi",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 60
  },
  {
    "text": "f not all data registers were read. The end of the burst read is marked by the rising edge of CSB pin in SPI case or by the recognition of a stop condition in I2C case. After the end of the burst read, all user data registers are updated at once. 4.2 Output compensation The BME280 output consists of the ADC output values. However, each sensing element behaves differently. Therefore, the actual pressure and temperature must be calculated using a set of calibration parameters. In this chapter, the method to read out the trimming values will be given. The recommended calculation uses fixed point arithmetic and is given in chapter 4.2.3. In high-level languages like Matlab™ or LabVIEW™, fixed-point code may not be well supported. In this case the floating-point code in appendix 8.1 can be used",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 61
  },
  {
    "text": "int code may not be well supported. In this case the floating-point code in appendix 8.1 can be used as an alternative. For 8-bit micro controllers, the variable size may be limited. In this case a simplified 32 bit integer code with reduced accuracy is given in appendix 8.2. 4.2.1 Computational requirements In the table below an overview is given for the number of clock cycles needed for compensation on a 32 bit Cortex-M3 micro controller with GCC optimization level -O2. This controller does not feature a floating point unit, thus all floating-point calculations are emulated. Floating point is only recommended for PC application, where an FPU is present and these calculations are performed drastically faster. Modifications reserved | Data subject to change without notice Document number: ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 62
  },
  {
    "text": "drastically faster. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 24 | 55 Table 15: Computational requirements for compensation formulas Compensation of Number of clocks (ARM Cortex-M3) 32 bit integer 64 bit integer Double precision Humidity Temperature ~83 ~46 – – Pressure ~112 12 ~1400 ~2900 11 ~2400 11 ~5400 11 4.2.2 Trimming parameter readout The trimming parameters are programmed into the devices’ non-volatile memory (NVM) during production and cannot be altered by the customer. Each compensation word is a 16-bit signed or unsigned integer value stored in two’s complement. As the memory is organized into 8-bit words, two words must always be combined in order to represent the ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 63
  },
  {
    "text": "e memory is organized into 8-bit words, two words must always be combined in order to represent the compensation word. The 8-bit registers are named calib00…calib41 and are stored at memory addresses 0x88…0xA1 and 0xE1…0xE7. The corresponding compensation words are named dig T for temperature compensation related values, dig P for pressure related values and dig H for humidity related values. The mapping is seen in Table 16. Table 16: Compensation parameter storage, naming and data type Register Address Register content Data type 0x88 / 0x89 dig T1 [7:0] / [15:8] unsigned short 0x8A / 0x8B dig T2 [7:0] / [15:8] signed short 0x8C / 0x8D dig T3 [7:0] / [15:8] signed short 0x8E / 0x8F dig P1 [7:0] / [15:8] unsigned short 0x90 / 0x91 dig P2 [7:0] / [15:8] signed short 0x92 / 0x93 dig P3 [7:0] ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 64
  },
  {
    "text": ":0] / [15:8] unsigned short 0x90 / 0x91 dig P2 [7:0] / [15:8] signed short 0x92 / 0x93 dig P3 [7:0] / [15:8] signed short 0x94 / 0x95 dig P4 [7:0] / [15:8] signed short 0x96 / 0x97 dig P5 [7:0] / [15:8] signed short 0x98 / 0x99 dig P6 [7:0] / [15:8] signed short 0x9A / 0x9B dig P7 [7:0] / [15:8] signed short 0x9C / 0x9D dig P8 [7:0] / [15:8] signed short 0x9E / 0x9F dig P9 [7:0] / [15:8] signed short 0xA1 dig H1 [7:0] unsigned char 0xE1 / 0xE2 dig H2 [7:0] / [15:8] signed short 0xE3 dig H3 [7:0] unsigned char 0xE4 / 0xE5[3:0] dig H4 [11:4] / [3:0] signed short 0xE5[7:4] / 0xE6 dig H5 [3:0] / [11:4] signed short 11 Use only recommended for high-level programming languages like Matlab™ or LabVIEW™ 12 Use only recommended for 8-bit micro controllers Modifications reserved | Data subject to ch",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 65
  },
  {
    "text": "IEW™ 12 Use only recommended for 8-bit micro controllers Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 25 | 55 0xE7 dig H6 signed char 4.2.3 Compensation formulas Please note that it is strongly advised to use the API available from Bosch Sensortec to perform readout and compensation. If this is not wanted, the code below can be applied at the user’s risk. Both pressure and temperature values are expected to be received in 20 bit format, positive, stored in a 32 bit signed integer. Humidity is expected to be received in 16 bit format, positive, stored in a 32 bit signed integer. The variable t fine (signed 32 bit) carries a fine resolution temperature value over to the pressure and",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 66
  },
  {
    "text": "variable t fine (signed 32 bit) carries a fine resolution temperature value over to the pressure and humidity compensation formula and could be implemented as a global variable. The data type “BME280 S32 t” should define a 32 bit signed integer variable type and can usually be defined as “long signed int”. The data type “BME280 U32 t” should define a 32 bit unsigned integer variable type and can usually be defined as “long unsigned int”. For best possible calculation accuracy in pressure, 64 bit integer support is needed. If this is not possible on your platform, please see appendix 8.2 for a 32 bit alternative. The data type “BME280 S64 t” should define a 64 bit signed integer variable type, which on most supporting platforms can be defined as “long long signed int”. The revision of the c",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 67
  },
  {
    "text": ", which on most supporting platforms can be defined as “long long signed int”. The revision of the code is rev.1.1. // Returns temperature in DegC, resolution is 0.01 DegC. Output value of “5123” equals 51.23 DegC. // t fine carries fine temperature as global value BME280 S32 t t fine; BME280 S32 t BME280 compensate T int32(BME280 S32 t adc T) { BME280 S32 t var1, var2, T; var1 = ((((adc T>>3) – ((BME280 S32 t)dig T1<<1))) ((BME280 S32 t)dig T2)) >> 11; var2 = (((((adc T>>4) – ((BME280 S32 t)dig T1)) ((adc T>>4) – ((BME280 S32 t)dig T1))) >> 12) ((BME280 S32 t)dig T3)) >> 14; t fine = var1 + var2; T = (t fine 5 + 128) >> 8; return T; } // Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits). // Output value of “24674867” represents 24674",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 68
  },
  {
    "text": "Q24.8 format (24 integer bits and 8 fractional bits). // Output value of “24674867” represents 24674867/256 = 96386.2 Pa = 963.862 hPa BME280 U32 t BME280 compensate P int64(BME280 S32 t adc P) { BME280 S64 t var1, var2, p; var1 = ((BME280 S64 t)t fine) – 128000; var2 = var1 var1 (BME280 S64 t)dig P6; var2 = var2 + ((var1 (BME280 S64 t)dig P5)<<17); var2 = var2 + (((BME280 S64 t)dig P4)<<35); var1 = ((var1 var1 (BME280 S64 t)dig P3)>>8) + ((var1 (BME280 S64 t)dig P2)<<12); var1 = (((((BME280 S64 t)1)<<47)+var1)) ((BME280 S64 t)dig P1)>>33; if (var1 == 0) { return 0; // avoid exception caused by division by zero } p = 1048576-adc P; p = (((p<<31)-var2) 3125)/var1; var1 = (((BME280 S64 t)dig P9) (p>>13) (p>>13)) >> 25; var2 = (((BME280 S64 t)dig P8) p) >> 19; p = ((p + var1 + var2) >> 8) + (",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 69
  },
  {
    "text": "9) (p>>13) (p>>13)) >> 25; var2 = (((BME280 S64 t)dig P8) p) >> 19; p = ((p + var1 + var2) >> 8) + (((BME280 S64 t)dig P7)<<4); return (BME280 U32 t)p; } // Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format (22 integer and 10 fractional bits). // Output value of “47445” represents 47445/1024 = 46.333 %RH BME280 U32 t bme280 compensate H int32(BME280 S32 t adc H) { BME280 S32 t v x1 u32r; v x1 u32r = (t fine – ((BME280 S32 t)76800)); Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 26 | 55 v x1 u32r = (((((adc H << 14) – (((BME280 S32 t)dig H4) << 20) – (((BME280 S32 t)dig H5) v x1 u32r)) + ((BME280 S32 t)16384)) >> 15) (((((((v x1 u32r ((BME280 S32 t)dig H6)) >> 10) ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 70
  },
  {
    "text": "dig H5) v x1 u32r)) + ((BME280 S32 t)16384)) >> 15) (((((((v x1 u32r ((BME280 S32 t)dig H6)) >> 10) (((v x1 u32r ((BME280 S32 t)dig H3)) >> 11) + ((BME280 S32 t)32768))) >> 10) + ((BME280 S32 t)2097152)) ((BME280 S32 t)dig H2) + 8192) >> 14)); v x1 u32r = (v x1 u32r – (((((v x1 u32r >> 15) (v x1 u32r >> 15)) >> 7) ((BME280 S32 t)dig H1)) >> 4)); v x1 u32r = (v x1 u32r < 0 ? 0 : v x1 u32r); v x1 u32r = (v x1 u32r > 419430400 ? 419430400 : v x1 u32r); return (BME280 U32 t)(v x1 u32r>>12); } 5. Global memory map and register description 5.1 General remarks The entire communication with the device is performed by reading from and writing to registers. Registers have a width of 8 bits. There are several registers which are reserved; they should not be written to and no specific value is guarant",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 71
  },
  {
    "text": "several registers which are reserved; they should not be written to and no specific value is guaranteed when they are read. For details on the interface, consult chapter 6. 5.2 Register compatibility to BMP280 The BME280 is downward register compatible to the BMP280, which means that the pressure and temperature control and readout is identical to BMP280. However, the following exceptions have to be considered: Table 17: Register incompatibilities between BMP280 and BME280 Register Bits Content BMP280 BME280 0xD0 “id” 7:0 chip id 0xF5 “config” 7:5 t sb 0xF7…0xF9 “press” 19:0 press 0xFA…0xFC “temp” 19:0 temp Read value is 0x56 / 0x57 (samples) 0x58 (mass production) ‘110’: 2000 ms ‘111’: 4000 ms Resolution (16…20 bit) depends only on osrs p Resolution (16…20 bit) only depends on osrs t Read",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 72
  },
  {
    "text": " ms Resolution (16…20 bit) depends only on osrs p Resolution (16…20 bit) only depends on osrs t Read value is 0x60 ‘110’: 10 ms ‘111’: 20 ms Without filter, resolution depends on osrs p; when using filter, resolution is always 20 bit Without filter, resolution depends on osrs t; when using filter, resolution is always 20 bit 5.3 Memory map The memory map is given in Table 18 below. Reserved registers are not shown. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 27 | 55 Table 18: Memory map 5.4 Register description 5.4.1 Register 0xD0 “id” The “id” register contains the chip identification number chip id[7:0], which is 0x60. This number can be read as soon as the device finished the ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 73
  },
  {
    "text": "tion number chip id[7:0], which is 0x60. This number can be read as soon as the device finished the power-on-reset. 5.4.2 Register 0xE0 “reset” The “reset” register contains the soft reset word reset[7:0]. If the value 0xB6 is written to the register, the device is reset using the complete power-on-reset procedure. Writing other values than 0xB6 has no effect. The readout value is always 0x00. 5.4.3 Register 0xF2 “ctrl hum” The “ctrl hum” register sets the humidity data acquisition options of the device. Changes to this register only become effective after a write operation to “ctrl meas”. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Register NameAddress bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0Resetstatehum lsb0xFE0x",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 74
  },
  {
    "text": "ision 1.6 092018 Register NameAddress bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0Resetstatehum lsb0xFE0x00hum msb0xFD0x80temp xlsb0xFC00000x00temp lsb0xFB0x00temp msb0xFA0x80press xlsb0xF900000x00press lsb0xF80x00press msb0xF70x80config0xF5spi3w en[0]0x00ctrl meas0xF40x00status0xF3measuring[0]im update[0]0x00ctrl hum0xF20x00calib26..calib410xE1…0xF0individualreset0xE00x00id0xD00x60calib00..calib250x88…0xA1individualRegisters: ReservedregistersCalibration dataControlregistersDataregistersStatusregistersChip IDResetType: do not changeread only read / writeread onlyread onlyread onlywrite onlyhum lsb<7:0>press lsb<7:0>press msb<7:0>mode[1:0]t sb[2:0]press xlsb<7:4>temp xlsb<7:4>temp lsb<7:0>temp msb<7:0>calibration datachip id[7:0]osrs h[2:0]hum msb<7:0>calibration datareset[7:0]osrs p[2:0]filter",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 75
  },
  {
    "text": "b<7:0>calibration datachip id[7:0]osrs h[2:0]hum msb<7:0>calibration datareset[7:0]osrs p[2:0]filter[2:0]osrs t[2:0] Bosch Sensortec | BME280 Data sheet 28 | 55 Table 19: Register 0xF2 “ctrl hum” Register 0xF2 “ctrl hum” Name Description Bit 2, 1, 0 osrs h[2:0] Controls oversampling of humidity data. See Table 20 for settings and chapter 3.4.1 for details. Table 20: register settings osrs h osrs h[2:0] Humidity oversampling 000 001 010 011 100 Skipped (output set to 0x8000) oversampling ×1 oversampling ×2 oversampling ×4 oversampling ×8 101, others oversampling ×16 5.4.4 Register 0xF3 “status” The “status” register contains two bits which indicate the status of the device. Table 21: Register 0xF3 “status” Register 0xF3 “status” Name Description Bit 3 measuring[0] Bit 0 im update[0] Automat",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 76
  },
  {
    "text": " 0xF3 “status” Register 0xF3 “status” Name Description Bit 3 measuring[0] Bit 0 im update[0] Automatically set to ‘1’ whenever a conversion is running and back to ‘0’ when the results have been transferred to the data registers. Automatically set to ‘1’ when the NVM data are being copied to image registers and back to ‘0’ when the copying is done. The data are copied at power-on- reset and before every conversion. 5.4.5 Register 0xF4 “ctrl meas” The “ctrl meas” register sets the pressure and temperature data acquisition options of the device. The register needs to be written after changing “ctrl hum” for the changes to become effective. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 77
  },
  {
    "text": " notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 29 | 55 Table 22: Register 0xF4 “ctrl meas” Register 0xF4 “ctrl meas” Name Description Bit 7, 6, 5 osrs t[2:0] Bit 4, 3, 2 osrs p[2:0] Bit 1, 0 mode[1:0] Controls oversampling of temperature data. See Table 24 for settings and chapter 3.4.3 for details. Controls oversampling of pressure data. See Table 23 for settings and chapter 3.4.2 for details. Controls the sensor mode of the device. See Table 25 for settings and chapter 3.3 for details. Table 23: register settings osrs p osrs p[2:0] Pressure oversampling 000 001 010 011 100 Skipped (output set to 0x80000) oversampling ×1 oversampling ×2 oversampling ×4 oversampling ×8 101, others oversampling ×16 Table 24: register settings osrs t osrs",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 78
  },
  {
    "text": "oversampling ×4 oversampling ×8 101, others oversampling ×16 Table 24: register settings osrs t osrs t[2:0] Temperature oversampling 000 001 010 011 100 Skipped (output set to 0x80000) oversampling ×1 oversampling ×2 oversampling ×4 oversampling ×8 101, others oversampling ×16 Table 25: register settings mode mode[1:0] Mode 00 Sleep mode 01 and 10 Forced mode 11 Normal mode Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 30 | 55 5.4.6 Register 0xF5 “config” The “config” register sets the rate, filter and interface options of the device. Writes to the “config” register in normal mode may be ignored. In sleep mode writes are not ignored. Table 26: Register 0xF5 “config” Register 0xF5 “",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 79
  },
  {
    "text": "y be ignored. In sleep mode writes are not ignored. Table 26: Register 0xF5 “config” Register 0xF5 “config” Name Description Bit 7, 6, 5 t sb[2:0] Bit 4, 3, 2 filter[2:0] Bit 0 spi3w en[0] Controls inactive duration tstandby in normal mode. See Table 27 for settings and chapter 3.3.4 for details. Controls the time constant of the IIR filter. See Table 27 for settings and chapter 3.4.4 for details. Enables 3-wire SPI interface when set to ‘1’. See chapter 6.3 for details. Table 27: t sb settings t sb[2:0] tstandby [ms] 000 001 010 011 100 101 110 111 0.5 62.5 125 250 500 1000 10 20 Table 28: filter settings filter[2:0] Filter coefficient 000 001 010 011 100, others Filter off 2 4 8 16 5.4.7 Register 0xF7…0xF9 “press” ( msb, lsb, xlsb) The “press” register contains the raw pressure measureme",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 80
  },
  {
    "text": "egister 0xF7…0xF9 “press” ( msb, lsb, xlsb) The “press” register contains the raw pressure measurement output data up[19:0]. For details on how to read out the pressure and temperature information from the device, please consult chapter 4. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 31 | 55 Table 29: Register 0xF7 … 0xF9 “press” Register 0xF7…0xF9 “press” Name Description 0xF7 0xF8 press msb[7:0] Contains the MSB part up[19:12] of the raw pressure measurement output data. press lsb[7:0] Contains the LSB part up[11:4] of the raw pressure measurement output data. 0xF9 (bit 7, 6, 5, 4) press xlsb[3:0] Contains the XLSB part up[3:0] of the raw pressure measurement output data. Conten",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 81
  },
  {
    "text": ") press xlsb[3:0] Contains the XLSB part up[3:0] of the raw pressure measurement output data. Contents depend on temperature resolution. 5.4.8 Register 0xFA…0xFC “temp” ( msb, lsb, xlsb) The “temp” register contains the raw temperature measurement output data ut[19:0]. For details on how to read out the pressure and temperature information from the device, please consult chapter 4. Table 30: Register 0xFA … 0xFC “temp” Register 0xFA…0xFC “temp” Name Description 0xFA 0xFB temp msb[7:0] temp lsb[7:0] 0xFC (bit 7, 6, 5, 4) temp xlsb[3:0] Contains the MSB part ut[19:12] of the raw temperature measurement output data. Contains the LSB part ut[11:4] of the raw temperature measurement output data. Contains the XLSB part ut[3:0] of the raw temperature measurement output data. Contents depend on pr",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 82
  },
  {
    "text": "Contains the XLSB part ut[3:0] of the raw temperature measurement output data. Contents depend on pressure resolution. 5.4.9 Register 0xFD…0xFE “hum” ( msb, lsb) The “temp” register contains the raw temperature measurement output data ut[19:0]. For details on how to read out the pressure and temperature information from the device, please consult chapter 4. Table 31: Register 0xFD … 0xFE “hum” Register 0xFD…0xFE “hum” Name Description 0xFD 0xFE hum msb[7:0] temp lsb[7:0] Contains the MSB part uh[15:8] of the raw humidity measurement output data. Contains the LSB part uh[7:0] of the raw humidity measurement output data. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 32 | 55 6. Digita",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 83
  },
  {
    "text": "umber: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 32 | 55 6. Digital interfaces The BME280 supports the I²C and SPI digital interfaces; it acts as a slave for both protocols. The I²C interface supports the Standard, Fast and High Speed modes. The SPI interface supports both SPI mode ‘00’ (CPOL = CPHA = ‘0’) and mode ‘11’ (CPOL = CPHA = ‘1’) in 4-wire and 3-wire configuration. The following transactions are supported:  Single byte write  multiple byte write (using pairs of register addresses and register data)   multiple byte read (using a single register address which is auto-incremented) single byte read 6.1 Interface selection Interface selection is done automatically based on CSB (chip select) status. If CSB is connected to VDDIO, the I²C interface i",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 84
  },
  {
    "text": "e automatically based on CSB (chip select) status. If CSB is connected to VDDIO, the I²C interface is active. If CSB is pulled down, the SPI interface is activated. After CSB has been pulled down once (regardless of whether any clock cycle occurred), the I²C interface is disabled until the next power-on-reset. This is done in order to avoid inadvertently decoding SPI traffic to another slave as I²C data. Since the device startup is deferred until both VDD and VDDIO are established, there is no risk of incorrect protocol detection because of the power-up sequence used. However, if I²C is to be used and CSB is not directly connected to VDDIO but is instead connected to a programmable pin, it must be ensured that this pin already outputs the VDDIO level during power-on- reset of the device. I",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 85
  },
  {
    "text": "ust be ensured that this pin already outputs the VDDIO level during power-on- reset of the device. If this is not the case, the device will be locked in SPI mode and not respond to I²C commands. 6.2 I²C Interface The I²C slave interface is compatible with Philips I²C Specification version 2.1. For detailed timings, please review Table 33. All modes (standard, fast, high speed) are supported. SDA and SCL are not pure open-drain. Both pads contain ESD protection diodes to VDDIO and GND. As the devices does not perform clock stretching, the SCL structure is a high-Z input without drain capability. Figure 8: SDI/SCK ESD drawing The 7-bit device address is 111011x. The 6 MSB bits are fixed. The last bit is changeable by SDO value and can be changed during operation. Connecting SDO to GND result",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 86
  },
  {
    "text": "ast bit is changeable by SDO value and can be changed during operation. Connecting SDO to GND results in slave address 1110110 (0x76); connection it to VDDIO results in slave address 1110111 (0x77), which is the same as Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 33 | 55 BMP280’s I²C address. The SDO pin cannot be left floating; if left floating, the I²C address will be undefined. The I²C interface uses the following pins:  SCK: serial clock (SCL)  SDI:  SDO: Slave address LSB (GND = ‘0’, VDDIO = ‘1’) data (SDA) CSB must be connected to VDDIO to select I²C interface. SDI is bi-directional with open drain to GND: it must be externally connected to VDDIO via a pull up resistor. ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 87
  },
  {
    "text": "irectional with open drain to GND: it must be externally connected to VDDIO via a pull up resistor. Refer to chapter 7 for connection instructions. The following abbreviations will be used in the I²C protocol figures:  S  P  ACKS  ACKM  NACKM Start Stop Acknowledge by slave Acknowledge by master Not acknowledge by master 6.2.1 I²C write Writing is done by sending the slave address in write mode (RW = ‘0’), resulting in slave address 111011X0 (‘X’ is determined by state of SDO pin. Then the master sends pairs of register addresses and register data. The transaction is ended by a stop condition. This is depicted in Figure 9. Figure 9: I²C multiple byte write (not auto-incremented) 6.2.2 I²C read To be able to read registers, first the register address must be sent in write mode (slave a",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 88
  },
  {
    "text": "²C read To be able to read registers, first the register address must be sent in write mode (slave address 111011X0). Then either a stop or a repeated start condition must be generated. After this the slave is addressed in read mode (RW = ‘1’) at address 111011X1, after which the slave sends out data from auto-incremented register addresses until a NOACKM and stop condition occurs. This is depicted in Figure 10, where register 0xF6 and 0xF7 are read. Figure 10: I²C multiple byte read Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 StartRWACKSACKSACKS111011X010100000bit7bit6bit5bit4bit3bit2bit1bit0…ACKSACKSStop…10100001bit7bit6bit5bit4bit3bit2bit1bit0Register data - address A0hRegister address (A0h)Register address (A1h",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 89
  },
  {
    "text": "t7bit6bit5bit4bit3bit2bit1bit0Register data - address A0hRegister address (A0h)Register address (A1h)SSlave AddressControl byteData byteControl byteData bytePRegister data - address A1hStartRWACKSACKS111011X011110110StartRWACKSACKMNOACKMStop111011X1bit7bit6bit5bit4bit3bit2bit1bit0bit7bit6bit5bit4bit3bit2bit1bit0Control byteData byteData byteRegister address (F6h)SSlave AddressPSSlave AddressRegister data - address F7hRegister data - address F6h Bosch Sensortec | BME280 Data sheet 34 | 55 6.3 SPI interface The SPI interface is compatible with SPI mode ‘00’ (CPOL = CPHA = ‘0’) and mode ‘11’ (CPOL = CPHA = ‘1’). The automatic selection between mode ‘00’ and ‘11’ is determined by the value of SCK after the CSB falling edge. The SPI interface has two modes: 4-wire and 3-wire. The protocol is th",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 90
  },
  {
    "text": "K after the CSB falling edge. The SPI interface has two modes: 4-wire and 3-wire. The protocol is the same for both. The 3-wire mode is selected by setting ‘1’ to the register spi3w en. The pad SDI is used as a data pad in 3-wire mode. The SPI interface uses the following pins:  CSB: chip select, active low  SCK: serial clock  SDI:  SDO: serial data output; hi-Z in 3-wire mode serial data input; data input/output in 3-wire mode Refer to chapter 7 for connection instructions. CSB is active low and has an integrated pull-up resistor. Data on SDI is latched by the device at SCK rising edge and SDO is changed at SCK falling edge. Communication starts when CSB goes to low and stops when CSB goes to high; during these transitions on CSB, SCK must be stable. The SPI protocol is shown in Figur",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 91
  },
  {
    "text": "oes to high; during these transitions on CSB, SCK must be stable. The SPI protocol is shown in Figure 11. For timing details, please review Table 34. Figure 11: SPI protocol (shown for mode ‘11’ in 4-wire configuration) In SPI mode, only 7 bits of the register addresses are used; the MSB of register address is not used and replaced by a read/write bit (RW = ‘0’ for write and RW = ‘1’ for read). Example: address 0xF7 is accessed by using SPI register address 0x77. For write access, the byte 0x77 is transferred, for read access, the byte 0xF7 is transferred. 6.3.1 SPI write Writing is done by lowering CSB and sending pairs control bytes and register data. The control bytes consist of the SPI register address (= full register address without bit 7) and the write command (bit7 = RW = ‘0’). Sev",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 92
  },
  {
    "text": "egister address (= full register address without bit 7) and the write command (bit7 = RW = ‘0’). Several pairs can be written without raising CSB. The transaction is ended by a raising CSB. The SPI write protocol is depicted in Figure 12. Figure 12: SPI multiple byte write (not auto-incremented) Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 CSB SCK SDI RW AD6 AD5 AD4 AD3 AD2 AD1 AD0 DI5 DI4 DI3 DI2 DI1 DI0 DI7 DI6 SDO DO5 DO4 DO3 DO2 DO1 DO0 DO7 DO6 tri-state StartRWRWStop01110100bit7bit6bit5bit4bit3bit2bit1bit001110101bit7bit6bit5bit4bit3bit2bit1bit0Control byteCSB=1Data byteRegister address (F5h)Data register - adress F5hRegister address (F4h)CSB=0Control byteData byteData register - address F4h Bosch Sensortec | B",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 93
  },
  {
    "text": "s F5hRegister address (F4h)CSB=0Control byteData byteData register - address F4h Bosch Sensortec | BME280 Data sheet 35 | 55 6.3.2 SPI read Reading is done by lowering CSB and first sending one control byte. The control bytes consist of the SPI register address (= full register address without bit 7) and the read command (bit 7 = RW = ‘1’). After writing the control byte, data is sent out of the SDO pin (SDI in 3-wire mode); the register address is automatically incremented. The SPI read protocol is depicted in Figure 13. Figure 13: SPI multiple byte read 6.4 Interface parameter specification 6.4.1 General interface parameters The general interface parameters are given in Table 32 below. Table 32: interface parameters Parameter Symbol Condition Min Typ Max Unit Input low level Vil si VDDIO",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 94
  },
  {
    "text": "le 32: interface parameters Parameter Symbol Condition Min Typ Max Unit Input low level Vil si VDDIO=1.2 V to 3. 6V Input high level Vih si VDDIO=1.2 V to 3.6 V 80 Output low level I2C Vol SDI VDDIO=1.62 V, Iol=3 mA Output low level I2C Vol SDI 1.2 VDDIO=1.20 V, Iol=3 mA Output low level SPI Vol SDO VDDIO=1.62 V, Iol=1 mA Output low level SPI Vol SDO 1.2 VDDIO=1.20 V, Iol=1 mA Output high level Voh Output high level Voh 1.2 Pull-up resistor Rpull VDDIO=1.62 V, Ioh=1 mA (SDO, SDI) VDDIO=1.20 V, Ioh=1 mA (SDO, SDI) Internal CSB pull-up resistance to VDDIO 80 60 20 20 23 20 23 %VDDI O %VDDI O %VDDI O %VDDI O %VDDI O %VDDI O %VDDI O %VDDI O 70 120 190 kΩ I2C bus load capacitor Cb On SDI and SCK 400 pF 6.4.2 I²C timings For I²C timings, the following abbreviations are used: “S&F mode” = standar",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 95
  },
  {
    "text": "400 pF 6.4.2 I²C timings For I²C timings, the following abbreviations are used: “S&F mode” = standard and fast mode   “HS mode” = high speed mode  Cb = bus capacitance on SDA line All other naming refers to I²C specification 2.1 (January 2000). The I²C timing diagram is in Figure 14. The corresponding values are given in Table 33. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 StartRWStop11110110bit15bit14bit13bit12bit11bit10bit9bit8bit7bit6bit5bit4bit3bit2bit1bit0CSB=1Data byteData register - address F7hRegister address (F6h)CSB=0Control byteData byteData register - address F6h Bosch Sensortec | BME280 Data sheet 36 | 55 Figure 14: I²C timing diagram Table 33: I²C timings Parameter Symbol Condition SDI setup time ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 96
  },
  {
    "text": " | 55 Figure 14: I²C timing diagram Table 33: I²C timings Parameter Symbol Condition SDI setup time tSU;DAT SDI hold time tHD;DAT SCK low pulse SCK low pulse tLOW tLOW S&F Mode HS mode S&F Mode, Cb≤100 pF S&F Mode, Cb≤400 pF HS mode, Cb≤100 pF HS mode, Cb≤400 pF HS mode, Cb≤100 pF VDDIO = 1.62 V HS mode, Cb≤100 pF VDDIO = 1.2 V Min 160 30 80 90 18 24 160 210 Typ Max Unit 115 150 ns ns ns ns ns ns ns ns The above-mentioned I2C specific timings correspond to the following internal added delays:  Input delay between SDI and SCK inputs: SDI is more delayed than SCK by typically 100 ns in Standard and Fast Modes and by typically 20 ns in High Speed Mode.  Output delay from SCK falling edge to SDI output propagation is typically 140 ns in Standard and Fast Modes and typically 70 ns in High Spe",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 97
  },
  {
    "text": "DI output propagation is typically 140 ns in Standard and Fast Modes and typically 70 ns in High Speed Mode. 6.4.3 SPI timings The SPI timing diagram is in Figure 15, while the corresponding values are given in Table 34. All timings apply both to 4- and 3-wire SPI. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 tHDDAT tf tBUF SDI SCK SDI tLOW tHDSTA tr tSUSTA tHIGH tSUDAT tSUSTO Bosch Sensortec | BME280 Data sheet 37 | 55 Figure 15: SPI timing diagram Table 34: SPI timings Parameter Symbol Condition Min Typ Max Unit SPI clock input frequency F spi SCK low pulse SCK high pulse SDI setup time SDI hold time T low sck T high sck T setup sdi T hold sdi SDO output delay T delay sdo 25 pF load, VDDIO=1.6 V min SDO output del",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 98
  },
  {
    "text": "h sck T setup sdi T hold sdi SDO output delay T delay sdo 25 pF load, VDDIO=1.6 V min SDO output delay T delay sdo 25 pF load, VDDIO=1.2 V min CSB setup time CSB hold time T setup csb T hold csb 0 20 20 20 20 20 20 10 MHz ns ns ns ns ns ns ns ns 30 40 Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 CSB SCK T setup csb T low sck T high sck T hold csb SDI T setup sdi T hold sdi SDO T delay sdo Bosch Sensortec | BME280 Data sheet 38 | 55 7. Pin-out and connection diagram 7.1 Pin-out Figure 16: Pin-out top and bottom view Note: The pin numbering of BME280 is performed in the untypical clockwise direction when seen in top view and counter-clockwise when seen in bottom view. Table 35: Pin description Pin Name I/O Type Descri",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 99
  },
  {
    "text": "w and counter-clockwise when seen in bottom view. Table 35: Pin description Pin Name I/O Type Description Connect to SPI 4W SPI 3W I²C 1 2 3 4 5 6 7 8 GND CSB Supply In Ground Chip select CSB GND CSB SDI In/Out Serial data input SDI SDI/SDO SCK SDO In Serial clock input In/Out Serial data output SCK SDO SCK DNC VDDIO Supply Digital / Interface supply GND Supply Ground VDD Supply Analog supply VDDIO GND VDD VDDIO SDA SCL GND for default address Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 TOP VIEW(pads not visible)8VDD7GND6VDDIO5SDOBOTTOM VIEW(pads visible)1GND2CSB3SDI4SCKPin 1 marker1GND2CSB3SDI4SCK8VDD7GND6VDDIO5SDOVent hole Bosch Sensortec | BME280 Data sheet 39 | 55 7.2 Connection diagram I2C Figure 17: I²C conne",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 100
  },
  {
    "text": "ent hole Bosch Sensortec | BME280 Data sheet 39 | 55 7.2 Connection diagram I2C Figure 17: I²C connection diagram Notes:  The recommended value for C1, C2 is 100 nF  The value for the pull-up resistors R1, R2 should be based on the interface timing and the bus load; a normal value is 4.7 kΩ  A direct connection between CSB and VDDIO is required Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 I2C address bit 0GND: '0'; VDDIO: '1'TOP VIEW(pads not visible)8VDD7GND6VDDIO5SDOC1VDDIOVDDC21GND2CSB3SDI4SCKSDASCLVent holeR2R1 Bosch Sensortec | BME280 Data sheet 40 | 55 7.3 Connection diagram 4-wire SPI Figure 18: 4-wire SPI connection diagram Note: The recommended value for C1, C2 is 100 nF Modifications reserved | Data sub",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 101
  },
  {
    "text": "onnection diagram Note: The recommended value for C1, C2 is 100 nF Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 SDOTOP VIEW(pads not visible)8VDD7GND6VDDIO5SDOC1VDDIOVDDC21GND2CSB3SDI4SCKSDISCKCSBVent hole Bosch Sensortec | BME280 Data sheet 41 | 55 7.4 Connection diagram 3-wire SPI Figure 19: 3-wire SPI connection diagram Note: The recommended value for C1, C2 is 100 nF Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 TOP VIEW(pads not visible)8VDD7GND6VDDIO5SDOC1VDDIOVDDC21GND2CSB3SDI4SCKSDI/SDOSCKCSBVent hole Bosch Sensortec | BME280 Data sheet 42 | 55 7.5 Package dimensions Figure 20: Package dimensions for top, bottom and side view Modificat",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 102
  },
  {
    "text": "42 | 55 7.5 Package dimensions Figure 20: Package dimensions for top, bottom and side view Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 43 | 55 7.6 Landing pattern recommendation For the design of the landing pattern, the following dimensioning is recommended: Figure 21: Recommended landing pattern (top view) Note: red areas demark exposed PCB metal pads.   In case of a solder mask defined (SMD) PCB process, the land dimensions should be defined by solder mask openings. The underlying metal pads are larger than these openings. In case of a non solder mask defined (NSMD) PCB process, the land dimensions should be defined in the metal layer. The mask openings are larger than these",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 103
  },
  {
    "text": "s, the land dimensions should be defined in the metal layer. The mask openings are larger than these metal pads. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 44 | 55 7.7 Marking 7.7.1 Mass production devices Table 36: Marking of mass production parts Marking Symbol Description CCC Lot counter: 3 alphanumeric digits, variable to generate mass production trace-code T L Product number: 1 alphanumeric digit, fixed to identify product type, T = “U” “U” is associated with the product BME280 (part number 0 273 141 185) Sub-contractor ID: 1 alphanumeric digit, variable to identify sub-contractor (L = “P”) 7.7.2 Engineering samples Table 37: Marking of engineering samples Marking Symbol De",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 104
  },
  {
    "text": "actor (L = “P”) 7.7.2 Engineering samples Table 37: Marking of engineering samples Marking Symbol Description XX N Sample ID: 2 alphanumeric digits, variable to generate trace-code Eng. Sample ID: 1 alphanumeric digit, fixed to identify engineering sample, N = “ ” or “e” or “E” CC Counter ID: 2 alphanumeric digits, variable to generate trace-code Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 CCCTL56784321VentholePin 1markerXXNCC56784321VentholePin 1marker Bosch Sensortec | BME280 Data sheet 45 | 55 7.8 Soldering guidelines and reconditioning recommendations The moisture sensitivity level of the BME280 sensors corresponds to JEDEC Level 1, see also:   IPC/JEDEC J-STD-020C “Joint Industry Standard: Moisture/Reflow Se",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 105
  },
  {
    "text": "ds to JEDEC Level 1, see also:   IPC/JEDEC J-STD-020C “Joint Industry Standard: Moisture/Reflow Sensitivity Classification for non-hermetic Solid State Surface Mount Devices” IPC/JEDEC J-STD-033A “Joint Industry Standard: Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices”. The sensor fulfils the lead-free soldering requirements of the above-mentioned IPC/JEDEC standard, i.e. reflow soldering with a peak temperature up to 260°C. The minimum height of the solder after reflow shall be at least 50µm. This is required for good mechanical decoupling between the sensor device and the printed circuit board (PCB). Figure 22: Soldering profile Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 106
  },
  {
    "text": "ved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 46 | 55 7.9 Reconditioning Procedure After exposing the device to operating conditions, which exceed the limits specified in section 1.2, e.g. after reflow, the humidity sensor may possess an additional offset. Therefore the following reconditioning procedure is mandatory to restore the calibration state: 1. Dry-Baking: 2. Re-Hydration: 120 °C at <5% rH for 2 h 70 °C at 75% rH for 6 h or alternatively 1. Dry-Baking: 2. Re-Hydration: 120 °C at <5% rH for 2 h 25 °C at 75% rH for 24 h or alternatively after solder reflow only 1. Do not perform Dry-Baking 2. Ambient Re-Hydration: ~25 °C at >40% rH for >5d 7.10 Tape and reel specification 7.10.1 Dimensions Fig",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 107
  },
  {
    "text": "bient Re-Hydration: ~25 °C at >40% rH for >5d 7.10 Tape and reel specification 7.10.1 Dimensions Figure 23: Tape and Reel dimensions Quantity per reel: 10 kpcs. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 47 | 55 7.10.2 Orientation within the reel Figure 24: Orientation within tape Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 48 | 55 7.11 Mounting and assembly recommendations In order to achieve the specified performance for you design, the following recommendations and the “Handling, soldering & mounting instructions BME280” should be taken into consideration when mount",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 108
  },
  {
    "text": "e “Handling, soldering & mounting instructions BME280” should be taken into consideration when mounting a pressure sensor on a printed-circuit board (PCB):  The clearance above the metal lid shall be 0.1mm at minimum.  For the device housing appropriate venting needs to be provided in case the ambient pressure shall be measured.  Liquids shall not come into direct contact with the device.  During operation the sensor chip is sensitive to light, which can influence the accuracy of the measurement (photo-current of silicon). The position of the vent hole minimizes the light exposure of the sensor chip. Nevertheless, Bosch Sensortec recommends avoiding the exposure of BME280 to strong light sources.  Soldering may not be done using vapor phase processes since the sensor will be damaged b",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 109
  },
  {
    "text": " sources.  Soldering may not be done using vapor phase processes since the sensor will be damaged by the liquids used in these processes. 7.12 Environmental safety 7.12.1 RoHS The BME280 sensor meets the requirements of the EC restriction of hazardous substances (RoHS) directive, see also: Directive 2011/65/EU of the European Parliament and of the Council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment. 7.12.2 Halogen content The BME280 is halogen-free. For more details on the analysis results please contact your Bosch Sensortec representative. 7.12.3 Internal package structure Within the scope of Bosch Sensortec’s ambition to improve its products and secure the mass product supply, Bosch Sensortec qualifies additional so",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 110
  },
  {
    "text": " to improve its products and secure the mass product supply, Bosch Sensortec qualifies additional sources (e.g. 2nd source) for the package of the BME280. While Bosch Sensortec took care that all of the technical packages parameters are described above are 100% identical for all sources, there can be differences in the chemical content and the internal structural between the different package sources. However, as secured by the extensive product qualification process of Bosch Sensortec, this has no impact to the usage or to the quality of the BME280 product. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 49 | 55 8. Appendix A: Alternative compensation formulas 8.1 Compensation formu",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 111
  },
  {
    "text": " | BME280 Data sheet 49 | 55 8. Appendix A: Alternative compensation formulas 8.1 Compensation formulas in double precision floating point Please note that it is strongly advised to use the API available from Bosch Sensortec to perform readout and compensation. If this is not wanted, the code below can be applied at the user’s risk. Both pressure and temperature values are expected to be received in 20 bit format, positive, stored in a 32 bit signed integer. Humidity is expected to be received in 16 bit format, positive, stored in a 32 bit signed integer. The variable t fine (signed 32 bit) carries a fine resolution temperature value over to the pressure compensation formula and could be implemented as a global variable. The data type “BME280 S32 t” should define a 32 bit signed integer va",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 112
  },
  {
    "text": "lemented as a global variable. The data type “BME280 S32 t” should define a 32 bit signed integer variable type and could usually be defined as “long signed int”. The revision of the code is rev. 1.1 (pressure and temperature) and rev. 1.0 (humidity). Compensating the measurement value with double precision gives the best possible accuracy but is only recommended for PC applications. // Returns temperature in DegC, double precision. Output value of “51.23” equals 51.23 DegC. // t fine carries fine temperature as global value BME280 S32 t t fine; double BME280 compensate T double(BME280 S32 t adc T) { double var1, var2, T; var1 = (((double)adc T)/16384.0 – ((double)dig T1)/1024.0) ((double)dig T2); var2 = ((((double)adc T)/131072.0 – ((double)dig T1)/8192.0) (((double)adc T)/131072.0 – ((do",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 113
  },
  {
    "text": "g T2); var2 = ((((double)adc T)/131072.0 – ((double)dig T1)/8192.0) (((double)adc T)/131072.0 – ((double) dig T1)/8192.0)) ((double)dig T3); t fine = (BME280 S32 t)(var1 + var2); T = (var1 + var2) / 5120.0; return T; } // Returns pressure in Pa as double. Output value of “96386.2” equals 96386.2 Pa = 963.862 hPa double BME280 compensate P double(BME280 S32 t adc P) { double var1, var2, p; var1 = ((double)t fine/2.0) – 64000.0; var2 = var1 var1 ((double)dig P6) / 32768.0; var2 = var2 + var1 ((double)dig P5) 2.0; var2 = (var2/4.0)+(((double)dig P4) 65536.0); var1 = (((double)dig P3) var1 var1 / 524288.0 + ((double)dig P2) var1) / 524288.0; var1 = (1.0 + var1 / 32768.0) ((double)dig P1); if (var1 == 0.0) { return 0; // avoid exception caused by division by zero } p = 1048576.0 – (double)adc P",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 114
  },
  {
    "text": "r1 == 0.0) { return 0; // avoid exception caused by division by zero } p = 1048576.0 – (double)adc P; p = (p – (var2 / 4096.0)) 6250.0 / var1; var1 = ((double)dig P9) p p / 2147483648.0; var2 = p ((double)dig P8) / 32768.0; p = p + (var1 + var2 + ((double)dig P7)) / 16.0; return p; } // Returns humidity in %rH as as double. Output value of “46.332” represents 46.332 %rH double bme280 compensate H double(BME280 S32 t adc H); { double var H; var H = (((double)t fine) – 76800.0); var H = (adc H – (((double)dig H4) 64.0 + ((double)dig H5) / 16384.0 var H)) (((double)dig H2) / 65536.0 (1.0 + ((double)dig H6) / 67108864.0 var H (1.0 + ((double)dig H3) / 67108864.0 var H))); var H = var H (1.0 – ((double)dig H1) var H / 524288.0); if (var H > 100.0) var H = 100.0; else if (var H < 0.0) var H = 0.",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 115
  },
  {
    "text": "double)dig H1) var H / 524288.0); if (var H > 100.0) var H = 100.0; else if (var H < 0.0) var H = 0.0; return var H; } Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 50 | 55 8.2 Pressure compensation in 32 bit fixed point Please note that it is strongly advised to use the API available from Bosch Sensortec to perform readout and compensation. If this is not wanted, the code below can be applied at the user’s risk. Both pressure and temperature values are expected to be received in 20 bit format, positive, stored in a 32 bit signed integer. The variable t fine (signed 32 bit) carries a fine resolution temperature value over to the pressure compensation formula and could be implemente",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 116
  },
  {
    "text": " fine resolution temperature value over to the pressure compensation formula and could be implemented as a global variable. The data type “BME280 S32 t” should define a 32 bit signed integer variable type and can usually be defined as “long signed int”. The data type “BME280 U32 t” should define a 32 bit unsigned integer variable type and can usually be defined as “long unsigned int”. Compensating the pressure value with 32 bit integer has an accuracy of typically 1 Pa (1-sigma). At high filter levels this adds a significant amount of noise to the output values and reduces their resolution. // Returns temperature in DegC, resolution is 0.01 DegC. Output value of “5123” equals 51.23 DegC. // t fine carries fine temperature as global value BME280 S32 t t fine; BME280 S32 t BME280 compensate ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 117
  },
  {
    "text": "t fine carries fine temperature as global value BME280 S32 t t fine; BME280 S32 t BME280 compensate T int32(BME280 S32 t adc T) { BME280 S32 t var1, var2, T; var1 = ((((adc T>>3) – ((BME280 S32 t)dig T1<<1))) ((BME280 S32 t)dig T2)) >> 11; var2 = (((((adc T>>4) – ((BME280 S32 t)dig T1)) ((adc T>>4) – ((BME280 S32 t)dig T1))) >> 12) ((BME280 S32 t)dig T3)) >> 14; t fine = var1 + var2; T = (t fine 5 + 128) >> 8; return T; } // Returns pressure in Pa as unsigned 32 bit integer. Output value of “96386” equals 96386 Pa = 963.86 hPa BME280 U32 t BME280 compensate P int32(BME280 S32 t adc P) { BME280 S32 t var1, var2; BME280 U32 t p; var1 = (((BME280 S32 t)t fine)>>1) – (BME280 S32 t)64000; var2 = (((var1>>2) (var1>>2)) >> 11 ) ((BME280 S32 t)dig P6); var2 = var2 + ((var1 ((BME280 S32 t)dig P5))<",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 118
  },
  {
    "text": "(((var1>>2) (var1>>2)) >> 11 ) ((BME280 S32 t)dig P6); var2 = var2 + ((var1 ((BME280 S32 t)dig P5))<<1); var2 = (var2>>2)+(((BME280 S32 t)dig P4)<<16); var1 = (((dig P3 (((var1>>2) (var1>>2)) >> 13 )) >> 3) + ((((BME280 S32 t)dig P2) var1)>>1))>>18; var1 =((((32768+var1)) ((BME280 S32 t)dig P1))>>15); if (var1 == 0) { return 0; // avoid exception caused by division by zero } p = (((BME280 U32 t)(((BME280 S32 t)1048576)-adc P)-(var2>>12))) 3125; if (p < 0x80000000) { p = (p << 1) / ((BME280 U32 t)var1); } else { p = (p / (BME280 U32 t)var1) 2; } var1 = (((BME280 S32 t)dig P9) ((BME280 S32 t)(((p>>3) (p>>3))>>13)))>>12; var2 = (((BME280 S32 t)(p>>2)) ((BME280 S32 t)dig P8))>>13; p = (BME280 U32 t)((BME280 S32 t)p + ((var1 + var2 + dig P7) >> 4)); return p; } Modifications reserved | Data sub",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 119
  },
  {
    "text": "2 t)((BME280 S32 t)p + ((var1 + var2 + dig P7) >> 4)); return p; } Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 51 | 55 9. Appendix B: Measurement time and current calculation In this chapter, formulas are given to calculate measurement rate, filter bandwidth and current consumption in different settings. 9.1 Measurement time The active measurement time depends on the selected values for humidity, temperature and pressure oversampling and can be calculated in milliseconds using the formulas below. 𝑡𝑚𝑒𝑎𝑠𝑢𝑟𝑒,𝑡𝑦𝑝 = 1 + [2 ⋅ 𝑇 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔]𝑜𝑠𝑟𝑠 𝑡≠0 + [2 ⋅ 𝑃 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔 + 0.5]𝑜𝑠𝑟𝑠 𝑝≠0 + [2 ⋅ 𝐻 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔 + 0.5]𝑜𝑠𝑟𝑠 ℎ≠0 𝑡𝑚𝑒𝑎𝑠𝑢𝑟𝑒,𝑚𝑎𝑥 = 1.25 + [2.3 ⋅ 𝑇 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔]𝑜𝑠𝑟𝑠 𝑡≠0 + [2.3 ⋅ 𝑃 ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 120
  },
  {
    "text": " [2 ⋅ 𝐻 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔 + 0.5]𝑜𝑠𝑟𝑠 ℎ≠0 𝑡𝑚𝑒𝑎𝑠𝑢𝑟𝑒,𝑚𝑎𝑥 = 1.25 + [2.3 ⋅ 𝑇 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔]𝑜𝑠𝑟𝑠 𝑡≠0 + [2.3 ⋅ 𝑃 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔 + 0.575]𝑜𝑠𝑟𝑠 𝑝≠0 + [2.3 ⋅ 𝐻 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔 + 0.575]𝑜𝑠𝑟𝑠 ℎ≠0 For example, using temperature oversampling ×1, pressure oversampling ×4 and no humidity measurement, the measurement time is: 𝑡𝑚𝑒𝑎𝑠𝑢𝑟𝑒,𝑡𝑦𝑝 = 1 + [2 ⋅ 1] + [2 ⋅ 4 + 0.5] + [0] = 11.5 ms 𝑡𝑚𝑒𝑎𝑠𝑢𝑟𝑒,𝑚𝑎𝑥 = 1.25 + [2.3 ⋅ 1] + [2.3 ⋅ 4 + 0.575] + [0] = 13.325 ms 9.2 Measurement rate in forced mode In forced mode, the measurement rate depends on the rate at which it is forced by the master. The highest possible frequency in Hz can be calculated as: 𝑂𝐷𝑅𝑚𝑎𝑥,𝑓𝑜𝑟𝑐𝑒𝑑 = 1000 𝑡𝑚𝑒𝑎𝑠𝑢𝑟𝑒 If measurements are forced faster than they can be executed, the data rate saturates at the attainable data rate. For the example above with 11.5 ms measu",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 121
  },
  {
    "text": "cuted, the data rate saturates at the attainable data rate. For the example above with 11.5 ms measurement time, the typically achievable output data rate would be: 𝑂𝐷𝑅𝑚𝑎𝑥,𝑓𝑜𝑟𝑐𝑒𝑑 = 1000 11.5 = 87 Hz 9.3 Measurement rate in normal mode The measurement rate in normal mode depends on the measurement time and the standby time and can be calculated in Hz using the following formula: 𝑂𝐷𝑅𝑛𝑜𝑟𝑚𝑎𝑙 𝑚𝑜𝑑𝑒 = 1000 𝑡𝑚𝑒𝑎𝑠𝑢𝑟𝑒 + 𝑡𝑠𝑡𝑎𝑛𝑑𝑏𝑦 The accuracy of tstandby is described in the specification parameter Δtstandby. For the example above with 11.5 ms measurement time, setting normal mode with a standby time of 62.5 ms would result in a data rate of: 𝑂𝐷𝑅𝑛𝑜𝑟𝑚𝑎𝑙 𝑚𝑜𝑑𝑒 = 1000 11.5 + 62.5 = 13.51 Hz Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 122
  },
  {
    "text": "served | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 52 | 55 9.4 Response time using IIR filter When using the IIR filter, the response time of the sensor depends on the selected filter coefficient and the data rate used. It can be calculated using the following formula: 𝑡𝑟𝑒𝑠𝑝𝑜𝑛𝑠𝑒, 75% = 1000 ⋅ 𝑛𝑠𝑎𝑚𝑝𝑙𝑒𝑠, 75% 𝑂𝐷𝑅 For the example above with a data rate of 13.51 Hz, the user could select a filter coefficient of 8. According to Table 6, the number of samples needed to reach 75% of a step response using this filter setting is 11. The response time with filter is therefore: 𝑡𝑟𝑒𝑠𝑝𝑜𝑛𝑠𝑒, 75% = 1000 ⋅ 11 13.51 = 814 ms 9.5 Current consumption The current consumption depends on the selected oversampling settings, t",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 123
  },
  {
    "text": " ms 9.5 Current consumption The current consumption depends on the selected oversampling settings, the measurement rate and the sensor mode, but not on the IIR filter setting. It can be calculated as: 𝐼𝐷𝐷,𝑓𝑜𝑟𝑐𝑒𝑑 = 𝐼𝐷𝐷𝑆𝐿 ⋅ (1 − 𝑡𝑚𝑒𝑎𝑠𝑢𝑟𝑒⋅𝑂𝐷𝑅) + 𝑂𝐷𝑅 1000 ⋅ (205 + 𝐼𝐷𝐷𝑇 ⋅ [2 ⋅ 𝑇 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔]𝑜𝑠𝑟𝑠 𝑡≠0 + 𝐼𝐷𝐷𝑃 ⋅ [2 ⋅ 𝑃 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔 + 0.5]𝑜𝑠𝑟𝑠 𝑝≠0 + 𝐼𝐷𝐷𝐻 ⋅ [2 ⋅ 𝐻 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔 + 0.5]𝑜𝑠𝑟𝑠 ℎ≠0) 𝐼𝐷𝐷,𝑛𝑜𝑟𝑚𝑎𝑙 = 𝐼𝐷𝐷𝑆𝐵 ⋅ (1 − 𝑡𝑚𝑒𝑎𝑠𝑢𝑟𝑒⋅𝑂𝐷𝑅) + 𝑂𝐷𝑅 1000 ⋅ (205 + 𝐼𝐷𝐷𝑇 ⋅ [2 ⋅ 𝑇 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔]𝑜𝑠𝑟𝑠 𝑡≠0 + 𝐼𝐷𝐷𝑃 ⋅ [2 ⋅ 𝑃 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔 + 0.5]𝑜𝑠𝑟𝑠 𝑝≠0 + 𝐼𝐷𝐷𝐻 ⋅ [2 ⋅ 𝐻 𝑜𝑣𝑒𝑟𝑠𝑎𝑚𝑝𝑙𝑖𝑛𝑔 + 0.5]𝑜𝑠𝑟𝑠 ℎ≠0) Note that the only difference between forced and normal mode current consumption is that the current for the inactive time is either IDDSL or IDDSB. For the example above, the current would be 𝐼𝐷𝐷,𝑛𝑜𝑟𝑚𝑎𝑙 = 0.2 ⋅ (1 − 0.0115 ⋅ 13.",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 124
  },
  {
    "text": "her IDDSL or IDDSB. For the example above, the current would be 𝐼𝐷𝐷,𝑛𝑜𝑟𝑚𝑎𝑙 = 0.2 ⋅ (1 − 0.0115 ⋅ 13.51) + 13.51 1000 (205 + 350 ⋅ [2 ⋅ 1] + 714 ⋅ [2 ⋅ 4 + 0.5] + [0]) = 0.2 ⋅ (0.845) + 13.51 1000 = 0.2 + 94.2 = 94.4 µA (205 + 700 + 6069 + 0) Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 53 | 55 10. Legal disclaimer 10.1 Engineering samples Engineering Samples are marked with an asterisk ( ) or (e). Samples may vary from the valid technical specifications of the product series contained in this data sheet. They are therefore not intended or fit for resale to third parties or for use in end products. Their sole purpose is internal client testing. The testing of an engineering sample ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 125
  },
  {
    "text": "n end products. Their sole purpose is internal client testing. The testing of an engineering sample may in no way replace the testing of a product series. Bosch Sensortec assumes no liability for the use of engineering samples. The Purchaser shall indemnify Bosch Sensortec from all claims arising from the use of engineering samples. 10.2 Product use Bosch Sensortec products are developed for the consumer goods industry. They are not designed or approved for use in military applications, life-support appliances, safety-critical automotive applications and devices or systems where malfunctions of these products can reasonably be expected to result in personal injury. They may only be used within the parameters of this product data sheet. The resale and/or use of products are at the Purchaser",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 126
  },
  {
    "text": "in the parameters of this product data sheet. The resale and/or use of products are at the Purchaser’s own risk and the Purchaser’s own responsibility. The Purchaser shall indemnify Bosch Sensortec from all third party claims arising from any product use not covered by the parameters of this product data sheet or not approved by Bosch Sensortec and reimburse Bosch Sensortec for all costs in connection with such claims. The Purchaser accepts the responsibility to monitor the market for the purchased products, particularly with regard to product safety, and inform Bosch Sensortec without delay of any security relevant incidents. 10.3 Application examples and hints With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the applica",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 127
  },
  {
    "text": "or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Bosch Sensortec hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non- infringement of intellectual property rights or copyrights of any third party. The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. They are provided for illustrative purposes only and no evaluation regarding infringement of intellectual property rights or copyrights or regarding functionality, performance or error has been made. Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data ",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 128
  },
  {
    "text": "thout notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 54 | 55 11. Document history and modification Rev. No Page Description of modification/changes 0.1 1.0 1.1 1.2 1.4 1.5 Document creation Final datasheet 48 2, 3 Updated RoHS directive to 2011/65/EU effective 8 June 2011 Adjusted target devices, applications Minor corrections Template update Date 2012-11-06 2014-11-12 2015-05-07 2015-10-15 2018-01-17 2018-09-17 Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Bosch Sensortec | BME280 Data sheet 55 | 55 Bosch Sensortec GmbH Gerhard-Kindler-Straße 9 72770 Reutlingen / Germany contact@bosch-sensortec.com www.bosch-sensortec.com Modifications reserved Preliminary - speci",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 129
  },
  {
    "text": "rmany contact@bosch-sensortec.com www.bosch-sensortec.com Modifications reserved Preliminary - specifications subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018 Modifications reserved | Data subject to change without notice Document number: BST-BME280-DS002-15 Revision 1.6 092018",
    "source_file": "bme280_humidity_pressure_sensor.pdf",
    "chunk_id": 130
  },
  {
    "text": "Additional Resources: Product Page | 3D Model | PCB Footprint 1 of 4 MODEL: CMC-5042PF-AC | DESCRIPTION: ELECTRET CONDENSER MICROPHONE FEATURES • ominidirectional • 6.0 mm diameter • solder pins SPECIFICATIONS parameter directivity sensitivity (S) standard operating voltage (Vs) max operating voltage conditions/description omnidirectional f = 1 kHz, 1 Pa, 0 dB = 1 V/Pa output impedance (Zout) f = 1 kHz, 1 Pa sensitivity reduction (∆S-Vs) f = 1 kHz, 1 Pa, Vs = 2.0 ~ 1.5 Vdc frequency (f) current consumption (IDSS) Vs = 2.0 Vdc, RL = 2.2 kΩ signal to noise ratio (S/N) f = 1 kHz, 1 Pa, A-weighted dimensions material terminal weight operating temperature storage temperature RoHS Notes: Ø6.0 x 5.0 AL solder pins (gold plating) yes min -45 100 -20 -20 typ -42 2 2.2 -3 56 max units -39 10 20,000 ",
    "source_file": "CMC-5042PF-AC_CUI_Devices.pdf",
    "chunk_id": 0
  },
  {
    "text": "0 AL solder pins (gold plating) yes min -45 100 -20 -20 typ -42 2 2.2 -3 56 max units -39 10 20,000 0.5 0.30 70 70 dB Vdc Vdc kΩ dB Hz mA dBA mm g °C °C 1. We use the “Pascal (Pa)” indication of sensitivity as per the recomendation of I.E.C. (International Electrotechnical Commission). The sensitivity of “Pa” will increase 20 dB compared to the “ubar” indication. Example: -60 dB (0 dB = 1 V/ubar) = -40 dB ( 1V/Pa) 2. All specifications measured at 5~35°C, humidity at 45~85%, under 86~106 kPa pressure, unless otherwise noted. SOLDERABILITY parameter hand soldering conditions/description for 2 ± 0.5 seconds min 270 typ 280 max 290 units °C cuidevices.com date08/05/2022page CUI DEVICES | MODEL: CMC-5042PF-AC | DESCRIPTION: ELECTRET CONDENSER MICROPHONE date 08/05/2022 | page 2 of 4 Additional",
    "source_file": "CMC-5042PF-AC_CUI_Devices.pdf",
    "chunk_id": 1
  },
  {
    "text": " CMC-5042PF-AC | DESCRIPTION: ELECTRET CONDENSER MICROPHONE date 08/05/2022 | page 2 of 4 Additional Resources: Product Page | 3D Model | PCB Footprint MECHANICAL DRAWING units: mm FREQUENCY RESPONSE CURVE APPLICATION CIRCUIT RL = 2.2 kΩ C = 1 µF cuidevices.com CUI DEVICES | MODEL: CMC-5042PF-AC | DESCRIPTION: ELECTRET CONDENSER MICROPHONE date 08/05/2022 | page 3 of 4 Additional Resources: Product Page | 3D Model | PCB Footprint PACKAGING units: mm Inner Box Size: 100 x 100 x 11 mm Outer Box Size: 230 x 230 x 270 mm Inner Box QTY: 100 pcs per box Outer Box QTY: 6,000 pcs per box cuidevices.com CUI DEVICES | MODEL: CMC-5042PF-AC | DESCRIPTION: ELECTRET CONDENSER MICROPHONE date 08/05/2022 | page 4 of 4 Additional Resources: Product Page | 3D Model | PCB Footprint REVISION HISTORY rev. 1.0 ",
    "source_file": "CMC-5042PF-AC_CUI_Devices.pdf",
    "chunk_id": 2
  },
  {
    "text": "page 4 of 4 Additional Resources: Product Page | 3D Model | PCB Footprint REVISION HISTORY rev. 1.0 1.01 1.02 1.03 description initial release brand update shortened pin length, added capacitors logo, datasheet style update date 06/01/2008 04/24/2020 10/15/2021 08/05/2022 The revision history provided is for informational purposes only and is believed to be accurate. CUI Devices offers a one (1) year limited warranty. Complete warranty information is listed on our website.CUI Devices reserves the right to make changes to the product at any time without notice. Information provided by CUI Devices is believed to be accurate and reliable. However, no responsibility is assumed by CUI Devices for its use, nor for any infringements of patents or other rights of third parties which may result fro",
    "source_file": "CMC-5042PF-AC_CUI_Devices.pdf",
    "chunk_id": 3
  },
  {
    "text": " its use, nor for any infringements of patents or other rights of third parties which may result from its use.CUI Devices products are not authorized or warranted for use as critical components in equipment that requires an extremely high level of reliability. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.cuidevices.com",
    "source_file": "CMC-5042PF-AC_CUI_Devices.pdf",
    "chunk_id": 4
  },
  {
    "text": "Display OLED I2C 0.96\" SSD1306 datasheet DISPLAY OLED I2C 0.96\" SSD1306 Weight Color 8 g Blue, White DESCRIPTION Looking to add visuals to your Arduino projects? The I2C OLED breakout board is perfect for that. Because of its high contrast, you will be in awe of its crispness! The display is made from hundreds of LEDs, each representing one pixel in a 128x64 grid. Thus, it doesn't need any backlight, and it needs less power than the classic LCD screens. That’s 8192 pixels all individually lit at your fingertips! The design is 5V ready with an onboard regulator, so is compatible with any 3.3V board. The breakout board uses only about 20 mA, depending on active pixels. It is easy to control over the I2C interface. It is even easier to connect with the easyC system - no soldering required! Di",
    "source_file": "display_oled_i2c_096_ssd1306.pdf",
    "chunk_id": 0
  },
  {
    "text": "er the I2C interface. It is even easier to connect with the easyC system - no soldering required! Display OLED I2C 0.96\" SSD1306 options: The color of the OLED screen on the product can be: - White - Blue FEATURES Screen diagonal: 0.96\" wide Current consumption: ~20 mA (depending on active pixels) Logic voltage level: 5V (on I2C header) Operating voltage: 5V (onboard regulator for 3.3V) Communication: I2C (address: 0x3C) Connectors: easyC x2 Optional white pixel color PN: 333099 www.solde.red/333099 Page: 1 Display OLED I2C 0.96\" SSD1306 datasheet Optional blue pixel color Mounting holes: 2 Dimensions: 30 x 30 mm / 1.2 x 1.2 inch USEFUL LINKS Arduino library Datasheet SSD1315 Datasheet SSD1306 Open-Source Hardware files TIPS If your breakout board is not working, the most common reason is ",
    "source_file": "display_oled_i2c_096_ssd1306.pdf",
    "chunk_id": 1
  },
  {
    "text": "06 Open-Source Hardware files TIPS If your breakout board is not working, the most common reason is it's not connected properly. Check the pinout and wiring. You'll likely find your culprit there. If everything is properly connected, see if the address of your I2C display is correct before you start programming it. The I2C address of your display is 0x3C. If it doesn’t match, be sure to correct it. Make sure the resolution in your program is the same as the resolution of the display. If it's none of that, look through your code for any invalid display instructions. The breakout board works wonderfully with a Dasduino board due to the easyC system. It is perfect for displaying simple information, like weather or humidity. Connect it to the Internet and get cryptocurrency prices in real-time",
    "source_file": "display_oled_i2c_096_ssd1306.pdf",
    "chunk_id": 2
  },
  {
    "text": "ion, like weather or humidity. Connect it to the Internet and get cryptocurrency prices in real-time. We've also added four mounting holes so it won't move an inch once it's mounted. Each pixel on an OLED display is actually a little LED. If you keep it continuously on for over 1000 hours, the screen will start to dim. To prevent that and keep the display bright for a long time, turn off the display when you don't need it on. We've also written a tutorial for it so you can start using it effortlessly in no time! OTHER IMAGES PN: 333099 www.solde.red/333099 Page: 2 Display OLED I2C 0.96\" SSD1306 datasheet Weight Color 8 g Blue, White VARIATIONS Image SKU Color 333099 White PN: 333099 www.solde.red/333099 Page: 3 Display OLED I2C 0.96\" SSD1306 datasheet Image SKU Color 333100 Blue PN: 333099",
    "source_file": "display_oled_i2c_096_ssd1306.pdf",
    "chunk_id": 3
  },
  {
    "text": "e.red/333099 Page: 3 Display OLED I2C 0.96\" SSD1306 datasheet Image SKU Color 333100 Blue PN: 333099 www.solde.red/333099 Page: 4",
    "source_file": "display_oled_i2c_096_ssd1306.pdf",
    "chunk_id": 4
  },
  {
    "text": "Switches Core Program Switches Contents DIP Switches GDS Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page GDP Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page GDR Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page GDH Series. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page GDHL Series. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page ADE Series . . . . . . . . . . . . . . .",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 0
  },
  {
    "text": " . . . . . . . . . . . . . . . . . . . . . . . . . . . page ADE Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page ADF Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page ADP Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page STV, STR Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page DIP Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page HTH DIP Shunts . . . . . . . . ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 1
  },
  {
    "text": ". . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page HTH DIP Shunts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page DIP-Fix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page MRD Series. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page DR-/D/M/S/W Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Tactile Switches FSM . SM/JM Series, 3.5 x 6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page FSM . SM/JM LP Series,",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 2
  },
  {
    "text": " . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page FSM . SM/JM LP Series, 4 x 6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page FSM 6 x 6 Series. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page FSM 10 Series, 12 x 12. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page FSM Turtle. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page FSMMSH Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page FSM . MS Series . . . . . . . . . . . ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 3
  },
  {
    "text": " . . . . . . . . . . . . . . . . . . . . . . . . . . . . page FSM . MS Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page FSMCT Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page FSMLPU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Slide Switches ASE, ASF Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page S, SE Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page STS, SDS Series . . .",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 4
  },
  {
    "text": ". . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page STS, SDS Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page TSS Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page MSS, MSSA Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page MSSA-01/04 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page MHS Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page SSJ Series. . . . . . ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 5
  },
  {
    "text": " . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page SSJ Series. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page SSA Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page SLS/SL/SLSA Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page MLL Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Toggle Switches TST Series. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 6
  },
  {
    "text": " . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page TT Series. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Gemini A Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Gemini AE Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page MT Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page AW Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 7
  },
  {
    "text": ". . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page F Series. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Push Buttons TP Series. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page MP Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Micro Switches MP Miniature Micro Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page SP Sub Miniature Micro Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 8
  },
  {
    "text": "SP Sub Miniature Micro Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page UP Ultra Miniature Micro Switch. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Power Rocker Switches PRA Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page PRC Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page PRE Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page PRF Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 9
  },
  {
    "text": ". page PRF Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page PRG Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Preferred Parts List DIP Switches. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Tactile Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Slide Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Toggle Switches . . . . . . . . . . . . . . . . . . . . . . . . . .",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 10
  },
  {
    "text": ". . . . . . . . . . . . . . page Toggle Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Push Buttons. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Micro Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Power Rocker Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . page 2 2 2 2 2 3 3 3 3 3 4 4 4 4 5 5 5 5 6 6 6 6 6 7 7 7 7 7 7 8 8 8 8 8 9 9 9 9 9 10 10 11 11 12 12 12 13 13 13 13 13 14 17 19 22 22 25 26 www.tycoelectronics.com 1 Please note that the product range in this catalog re",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 11
  },
  {
    "text": "14 17 19 22 22 25 26 www.tycoelectronics.com 1 Please note that the product range in this catalog represents a part of the complete range of Tyco Electronics switches only. For additional products in the listed product groups as well as for (cid:2) Rotary Switches, (cid:2) Keylock Switches, (cid:2) Industrial Controls, (cid:2) Pushwheel Switches and (cid:2) Accessories as knobs, caps, boot seals and the respective hardware please contact our sales office or see our products under www.tycoelectronics.com. Catalogue No. 1308111 Issued 03/2008 Switches DIP Switches - GD Series, High Feature Line GDS Series (cid:2) Low profile (cid:2) End stackable (cid:2) Auto insertable (cid:2) Gold contacts GDP Series (cid:2) Piano actuator (cid:2) Classic profile (cid:2) Gold contacts GDR Series (cid:2) Re",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 12
  },
  {
    "text": "DP Series (cid:2) Piano actuator (cid:2) Classic profile (cid:2) Gold contacts GDR Series (cid:2) Recessed rocker actuator (cid:2) Classic profile (cid:2) Gold contacts Dips Standard number of positions Mounting style Tape seal Contact rating Electrical endurance Operating temperature range Dimensions (WxH) Packaging 2, 4, 6, 8, 10 THT, SMT Yes 25 mA @ 24 Vdc 1000 ops. -30…+85°C 6.2 x 2.7 mm Tube, Tape and Reel 2, 4, 6, 8, 10 THT, SMT Yes 25 mA @ 24 Vdc 1000 ops. -30…+85°C 9.6 x 8.7 mm Tube, Tape and Reel 2, 4, 6, 8, 10 THT, SMT Yes 25 mA @ 24 Vdc 1000 ops. -30…+85°C 9.6 x 6.9 mm Tube, Tape and Reel GDH Series (cid:2) Low profile (cid:2) Half pitch (cid:2) Gold contacts GDHL Series (cid:2) Ultra low profile (cid:2) Half pitch (cid:2) Gold contacts NEW Dips Standard number of positions Moun",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 13
  },
  {
    "text": "ltra low profile (cid:2) Half pitch (cid:2) Gold contacts NEW Dips Standard number of positions Mounting style Tape seal Contact rating Electrical endurance Operating temperature range Dimensions (WxH) Packaging 2, 4, 6, 8, 10 SMT Yes 25 mA @ 24 Vdc 1000 ops. -30…+85°C 6.2 x 3.2 mm Tape and Reel 2, 4, 6, 8, 10 SMT Yes 25 mA @ 24 Vdc 1000 ops. -30…+85°C 4.5 x 1.45 mm Tube, Tape and Reel 2 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com Switches DIP Switches - AD Series, SIP Switches, DIP Series ADE Series (cid:2) Extended actuator (cid:2) High pressure contact system (cid:2) Processable without tape seal (cid:2) Auto insertable ADF Series (cid:2) Flush actuator (cid:2) High pressur",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 14
  },
  {
    "text": "ble without tape seal (cid:2) Auto insertable ADF Series (cid:2) Flush actuator (cid:2) High pressure contact system (cid:2) Processable without tape seal (cid:2) Auto insertable ADP Series (cid:2) Piano actuator (cid:2) High pressure contact system (cid:2) Processable without tape seal (cid:2) Auto insertable Dips Standard number of positions Mounting style Tape seal Contact rating Electrical endurance Integral resistors Operating temperature range Dimensions (WxH) Packaging 2…12 THT, SMT No 100 mA @ 24 Vdc 1000 ops. Optional -30…+85°C 7.5 x 3.5 mm Tube 2…12 THT, SMT Optional 100 mA @ 24 Vdc 1000 ops. Optional -30…+85°C 7.5 x 3.5 mm Tube, Tape and Reel 2, 4, 6, 8, 10 THT, SMT No 100 mA @ 24 Vdc 1000 ops. No -30…+85°C 8.8 x 6.8 mm Tupe, Tape and Reel STV, STR Series (cid:2) Low profile (ci",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 15
  },
  {
    "text": " Vdc 1000 ops. No -30…+85°C 8.8 x 6.8 mm Tupe, Tape and Reel STV, STR Series (cid:2) Low profile (cid:2) High pressure contact system (cid:2) Processable without tape seal DIP Series (cid:2) Up to 30 poles (cid:2) Action pins up to 9 poles (cid:2) High contact force to break through oxide or dirt layers Dips Standard number of positions Mounting style Tape seal Contact rating Electrical endurance Operating temperature range Dimensions (WxH) Packaging 2, 4, 6, 8, 10 THT No 25 mA @ 24 Vdc 1000 ops. -30…+85°C 3.2 x 6.2 mm Tube 1-30 THT, Action pins No 25 mA @ 50 Vdc 2000 ops. -25…+70°C 10.0 x 8.5 mm Tube Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com 3 Switches DIP Shunts, DIP-Fix, ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 16
  },
  {
    "text": "ses only. Specifications subject to change. www.tycoelectronics.com 3 Switches DIP Shunts, DIP-Fix, Rotary DIP Switches HTH DIP Shunts (cid:2) Machine insertable shunt on request DIP-Fix (cid:2) Highly simplified DIP switch with change over option (cid:2) Low cost alternative (cid:2) Predetermined breaking points Shunts, DIP-Fix Standard number of positions Mounting style Tape seal Contact rating Electrical endurance Operating temperature range Dimensions (WxH) Packaging 4, 6, 8, 10, 12 THT No up to 2 A - -30…+85°C 6.,0 x 2.0 mm Tube 1-10, 12, 16, 24 THT No up to 0.5 A 50 ops. -40…+85°C 12.4 x 8.1 mm Tray MRD Series (cid:2) Low profile (cid:2) Process sealed (cid:2) 7 mm edge length DR-/D/M/S/W Series (cid:2) Process sealed (cid:2) 10 mm edge length Rotary Dips Right angle versions Standar",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 17
  },
  {
    "text": "S/W Series (cid:2) Process sealed (cid:2) 10 mm edge length Rotary Dips Right angle versions Standard number of positions Mounting style Actuator style Flush actuator versions Output Code Tape seal Contact rating Electrical endurance Operating temperature range Dimensions (LxWxH) Packaging for THT version only 10, 16 THT, SMT Flush actuator only Yes BCD, BCD compl., Hex, Hex compl. Optional 20 mA @ 20 Vdc 20,000 ops. -30…+85°C 7 x 7 x 3.3 mm Tube, Tape and Reel for THT version only 10, 16 THT, SMT Flush, Mini plastic shaft, Wheel, Metal shaft Yes BCD, BCD compl., Hex, Hex compl. Optional 20 mA @ 20 Vdc 20,000 ops. -30…+85°C 10 x 10 x 6.8 mm Tube, Tape and Reel (for SMT version only) 4 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Speci",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 18
  },
  {
    "text": "gue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com Switches Tactile Switches FSM . SM/JM Series (cid:2) Small PCB footprint FSM . SM/JM LP Series (cid:2) Small PCB footprint (cid:2) Low profile (cid:2) SMT and SMT up pinning FSM 6 x 6 Series (cid:2) Different actuator and mounting versions (cid:2) 105°C versions available NEW Tactiles Style Mounting style Right angle versions Low profile versions Flush actuator version Different actuator styles ESD grounding term./locating post Sealed versions Standard actuation force Electrical endurance Operating temperature range Dimensions horizontal ver. (LxWxH) Dimensions sealed ver. (LxWxH) Packaging 3.5 x 6 THT, SMT No No Yes Yes No / No Yes 1.3, 1",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 19
  },
  {
    "text": ". (LxWxH) Dimensions sealed ver. (LxWxH) Packaging 3.5 x 6 THT, SMT No No Yes Yes No / No Yes 1.3, 1.8 N up to 100,000 ops. -40…+85°C 3.5 x 6 x 4.3...5 mm 4.7 x 6.8 x 4.3…5 mm Tape and Reel, Bulk 4 x 6 SMT No Standard No No No / No No 1.6, 2.6 N up to 1,000,000 ops. -40…+85°C 4.2 x 6 x 2.5 mm - Tape and Reel 6 x 6 THT, SMT Yes Yes Yes Yes Optional / No Yes 1.0, 1.6, 2.6, 5.2 N up to 2,000,000 ops. -40…+85°C, (+105°C) 6 x 6 x 4.3…17 mm - Tape and Reel, Bulk FSM 10 Series (cid:2) Different actuator and mounting versions Tactiles Style Mounting style Right angle versions Low profile versions Flush actuator version Different actuator styles ESD grounding term./locating post Sealed versions Standard actuation force Electrical endurance Operating temperature range Dimensions horizontal ver. (LxW",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 20
  },
  {
    "text": "ard actuation force Electrical endurance Operating temperature range Dimensions horizontal ver. (LxWxH) Dimensions sealed ver. (LxWxH) Packaging 12 x 12 THT, SMT Yes No Yes Yes No / Optional Yes 1.6, 2.6 N up to 1,000,000 ops. -35…+85°C 12 x 12.5 x 4.3…12 mm 12 x 12.5 x 4.3…7.3 mm Tape and Reel, Bulk Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com 5 Switches Tactile Switches FSM Turtle (cid:2) Side actuated tactile FSMMSH Series (cid:2) Small PCB space required (cid:2) Side actuated FSM . MS Series (cid:2) Low profile (cid:2) Side actuated NEW NEW Tactiles Style Mounting style Right angle versions Low profile versions Flush actuator version Different actuator styles ESD grounding ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 21
  },
  {
    "text": " angle versions Low profile versions Flush actuator version Different actuator styles ESD grounding term./locating post Sealed versions Standard actuation force Electrical endurance Operating temperature range Dimensions horizontal ver. (LxWxH) Dimensions sealed ver. (LxWxH) Packaging Turtle SMT No No No No No / Optional No 1.6 N 100,000 ops. -20…+85°C 4.0 x 7.15 x 1.7 mm - Tape and Reel, Bulk Miniature side actuated SMT Yes No No No No / Optional No 1.6 N 100,000 ops. -20…+70°C 4.5 x 2.55 x 3.3 mm - Tape and Reel Miniature side actuated SMT Yes No No No No / Optional No 2.2, 2.5 N 100.000 ops. -20…+85°C refer to catalogue - Tape and Reel FSMCT Series (cid:2) Low profile FSMLPU (cid:2) Ultra low profile (cid:2) 0.6 mm high only Tactiles Style Mounting style Right angle versions Low profile",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 22
  },
  {
    "text": " low profile (cid:2) 0.6 mm high only Tactiles Style Mounting style Right angle versions Low profile versions Flush actuator version Different actuator styles ESD grounding term./locating post Sealed versions Standard actuation force Electrical endurance Operating temperature range Dimensions horizontal ver. (LxWxH) Dimensions sealed ver. (LxWxH) Packaging 5 x 5 SMT No No No No No / No No 1.6, 2.6 N up to 1,000,000 ops. -20…+85°C 5.2 x 5.2 x 1.5 mm - Tape and Reel 5 x 5 SMT No Standard Standard No No / No No 1.6 N 500.000 ops. -20…+70°C 4.8 x 4.8 x 0.6 mm - Tape and Reel 6 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. Switches Slide Switches ASE, ASF Series (cid:2) Bifurcated double wipe contacts, also",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 23
  },
  {
    "text": "ect to change. Switches Slide Switches ASE, ASF Series (cid:2) Bifurcated double wipe contacts, also for telecom grade switching (cid:2) ASF for auto insertion on standard IC equipment S, SE Series (cid:2) Compact slide switch (cid:2) S: unsealed SE: sealed (IP 67) STS, SDS Series (cid:2) Miniature slide switch (cid:2) STS: economy grade SD: instrumentation grade (cid:2) Low profile Slide switch Number of poles Number of throws Contact timing Right angle versions Mounting style Actuator style Flush actuator version Tape seal Contact rating Electrical endurance Operating temperature range Dimensions (LxWxH) Packaging 2, 4, 6 2, 3 (available in 4 pole only) Make before Break Yes SMT, THT ASF: Flush top actuator ASE: Extended top or side ASFO: Flush top or side ASF: Yes, ASE: No ASF: Yes, ASE",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 24
  },
  {
    "text": "Flush top actuator ASE: Extended top or side ASFO: Flush top or side ASF: Yes, ASE: No ASF: Yes, ASE: No Gold: 20 mA @ 20 Vdc Silver: 300 mA @ 115 Vac, 28 Vdc 10,000 ops. -40…+80°C refer to catalogue Tube 1 or 2 1,2 Break before Make Yes SMT, THT SE: Actuator with boot sealing No No 20 mA@ 20 Vdc 10,000 ops. -20…+80°C 9.5 x 5 x 8.0 mm Tray, Tape and Reel 1 or 2 up to 6 Make before Break Yes THT SDS: on request No No 300 mA @ 125 Vac 10,000 ops. -15…+60°C refer to catalogue Bulk TSS Series (cid:2) Single or dual actuator MSS, MSSA Series (cid:2) Instrumentation grade MSSA-01/04 Series (cid:2) Instrumentation grade (cid:2) Top and side actuator Slide switch Number of poles Number of throws Contact timing Right angle versions Mounting style Actuator style Flush actuator version Tape seal Cont",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 25
  },
  {
    "text": "tact timing Right angle versions Mounting style Actuator style Flush actuator version Tape seal Contact rating Electrical endurance Operating temperature range Dimensions (LxWxH) up to 4 1 or 2 Break before Make Yes THT Standard Yes No 20 mA @ 20 Vdc 80,000 ops. -20…+80°C refer to catalogue up to 6 up to 4 Make before Break Yes THT Standard / MSSA: Position snap No No Gold: 20 mA @ 20 Vdc Silver: 300 mA @ 125 Vac 15,000 ops. -20…+85°C refer to catalogue Packaging Bulk Tray up to 2 2 Break before Make Yes THT Standard Yes No Gold: 20 mA @ 20 Vdc Silver: 3A@115Vac, 1.5A@230Vac 30,000 ops. -20…+85°C MSSA1: 11.9 x 6.4 x 8 mm MSSA2: 11.9 x 11.4 x 8 mm Bulk 7 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 26
  },
  {
    "text": "imensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com Switches Slide Switches MHS Series (cid:2) Low profile (cid:2) Instrumentaion grade SSJ Series (cid:2) Micro size (cid:2) Instrumentation grade SSA Series (cid:2) Micro size (cid:2) Instrumentation grade Slide switch Number of poles Number of throws Contact timing Right angle versions Mounting style Actuator style Flush actuator version Tape seal Contact rating Electrical endurance Operating temperature range Dimensions (LxWxH) Packaging up to 2 up to 3 Make before Break Yes THT Standard and Baton No No Gold: 20 mA @ 20 Vdc Silver: 300 mA @ 125 Vac 15,000 ops. -20…+100°C 16.0 x 6.7 x 7.5 mm Tray 1 3 Make before Break Yes THT Standard No No 100 mA @ 12 Vdc 10,000 ops. -10",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 27
  },
  {
    "text": "6.0 x 6.7 x 7.5 mm Tray 1 3 Make before Break Yes THT Standard No No 100 mA @ 12 Vdc 10,000 ops. -10…+60°C 10.2...15.8 x 4 x 5.5 mm Tray up to 2 2 Make before Break Yes THT Standard No No Gold: 20 mA @ 20 Vdc Silver: 100 mA @ 30 Vac up to 10,000 ops. -20…+80°C 9.0…15.0 x 3.4…5.6 x 4.8 mm Bulk SLS/SL/SLSA Series (cid:2) Wiping contact (cid:2) Consumer grade MLL Series (cid:2) Low profile NEW Slide switch Number of poles Number of throws Contact timing Right angle versions Mounting style Actuator style Flush actuator version Tape seal Contact rating Electrical endurance Operating temperature range Dimensions (LxWxH) Packaging 8 up to 2 up to 10 Break before Make Yes THT Standard, Lever / Knob Actuator No No SLS/SL: 250 mA @ 125 Vac, 150 mA @ 12 Vdc SLA: 500 mA @ 125 Vac 10,000 ops. SLS/SL: -",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 28
  },
  {
    "text": "Actuator No No SLS/SL: 250 mA @ 125 Vac, 150 mA @ 12 Vdc SLA: 500 mA @ 125 Vac 10,000 ops. SLS/SL: -10…+60°C, SLA: -20…+85°C refer to catalogue Bulk 1 up to 3 Make before Break Standard SMT Standard No No 300 mA; 4 Vdc 10,000 ops. 20…+85°C 6.7...9.7 x 2.6 x 1.4 Tube, Tape and Reel Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com Switches Toggle Switches TST Series (cid:2) Sub miniature toggle switch (cid:2) Sealed TT Series (cid:2) Sub miniature toggle switch (cid:2) Boot seal available Gemini Series A (cid:2) Miniature toggle switch Toggles Number of poles Contact timing Right angle versions Standard number of positions Terminals / Mounting style Actuator style Contact rating Elec",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 29
  },
  {
    "text": " versions Standard number of positions Terminals / Mounting style Actuator style Contact rating Electrical endurance Operating temperature range Dimensions case (LxWxH) Packaging 1 Break before Make Yes 2 or 3 THT Various lenghts 20 mA @ 20 Vac/dc 80,000 ops. -30…+85°C 8.1 x 5.0 x 9.1 mm Bulk up to 4 Break before Make right angle and vertical right angle 2 or 3 THT, Wire lug, Wire wrap; Various bushings versions Various lengths, round, flat, locking Gold: 20 mA @ 20 Vdc Silver (2pos): 3A@125Vac, 28Vdc Silver (3pos): 2A@125Vac, 28Vdc 60,000 ops. -30…+85°C 8.1 x 6 x 8.8...15.7 mm Bulk 1 or 2 Break before Make right angle and vertical right angle 2 or 3 THT, Wire lug, Quick connect, Wire wrap, Support brackets; Various bushings versions different lenghts, round, flat, locking; rocker style 2 ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 30
  },
  {
    "text": "Support brackets; Various bushings versions different lenghts, round, flat, locking; rocker style 2 A @ 250 Vac 40,000 ops. -30…+85°C 12.7 x 6.9…16.8 x 10.4 mm Bulk Gemini Series AE (cid:2) Miniature toggle switch MT Series (cid:2) Toggle switch sealed (cid:2) Meets requirements of IP67 Toggles Number of poles Contact timing Right angle versions Standard number of positions Terminals / Mounting style Actuator style 1 or 2 Break before Make right angle and vertical right angle 2 or 3 THT, Wire lug, Quick connect, Wire wrap, Support brackets different lenghts, round, flat; rocker style Contact rating Electrical endurance Operating temperature range Dimensions case (LxWxH) Packaging 2 A @ 250 Vac 30,000 ops. -30…+85°C 12.7 x 6.6…11.4 x 10.3 mm Bulk up to 4 Break before Make right angle and ve",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 31
  },
  {
    "text": "ac 30,000 ops. -30…+85°C 12.7 x 6.6…11.4 x 10.3 mm Bulk up to 4 Break before Make right angle and vertical right angle 2 or 3 THT, Wire lug Lenghts, round, flat, Mustang, splash proof bat actuator, locking, decorative bat actuator 3 A @ 250 Vac,4 A @ 28 Vdc 80,000 ops. -20…+85°C 13 x 8…22.5 x 11.5 mm Bulk Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com 9 Switches Toggle Switches AW Series (cid:2) IP67 panel mounting seal (cid:2) Sleeve & Frame perfect F Series (cid:2) Terminals are gold-flashed (cid:2) Wide range of switching sealed functions (cid:2) Wide choice of toggles Toggles Number of poles Contact timing Right angle versions Standard number of positions Terminals / Mounting",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 32
  },
  {
    "text": "umber of poles Contact timing Right angle versions Standard number of positions Terminals / Mounting style Actuator style Contact rating Electrical endurance Operating temperature range Dimensions case (LxWxH) Packaging 1, 2 and 4 Break before Make No 2 or 3 Quick connect Standard Toogle 20 A @ 250 Vac 20,000 ops. -20…+70°C 33 x 19.5...36.5 x 24.5 mm Bulk up to 4 Break before Make No 2 or 3 Leadwire hooking Standard, long, locking; rocker style 6 A @ 250 Vac 50,000 ops. -20…+70°C 14.8 x 8...23 x 10.5 mm Bulk 10 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com Switches Push Buttons TP Series (cid:2) Miniature (cid:2) Dual actuator available MP Series (cid:2) Caps in different colour",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 33
  },
  {
    "text": " Series (cid:2) Miniature (cid:2) Dual actuator available MP Series (cid:2) Caps in different colours Push buttons Number of poles Contact timing Right angle versions Sealing Mounting style Actuator style Flush actuator versions Contact rating Electrical endurance Operating temperature range Dimensions case (LxWxH) Packaging 1 or 2 Break before Make right angle and vertical right angle Process sealed optional THT, Wire lug, different bushing styles round, rectangular Yes Gold: 20 mA @ 20 Vdc Silver: 1 A @ 125 Vac, 28 Vdc 100,000 ops. -30…+65°C 8.1 x 5.2 x 8.1 mm Bulk up to 4 Break before Make No MPE: splash proof (meets IP65) THT, Panel mount, Wire lug Optional caps for MPA, MPE No 6 A @ 120 Vac, 3 A @ 250 Vac 50,000 ops. -20…+80°C 13 x 8.1...22.5 x 14...17.3 mm Bulk Catalogue No. 1308111 ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 34
  },
  {
    "text": " Vac, 3 A @ 250 Vac 50,000 ops. -20…+80°C 13 x 8.1...22.5 x 14...17.3 mm Bulk Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com 11 Switches Micro Switches MP Miniature Micro Switch Series (cid:2) Low and high current versions SP Sub Miniature Micro Switch Series (cid:2) Various actuator and mounting options UP Ultra Miniature Micro Switch Series (cid:2) Different mounting options (cid:2) Silver or gold contacts Micro switch Contact configuration Right angle versions Mounting style Actuator style Standard actuation force Contact rating Electrical endurance Operating temperature range Approvals Dimensions (LxWxH) Packaging SPDT, SPNC, SPNO No Solder or Spade Pin plunger, short, normal",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 35
  },
  {
    "text": "pprovals Dimensions (LxWxH) Packaging SPDT, SPNC, SPNO No Solder or Spade Pin plunger, short, normal, simulator lever, roller 16 A Version: 1.2, 2.0, 3.0 N 0.1 A Version: 0.55 N 16 A @ 250 Vac 0.1 A @ 250 Vac up to 100,000 ops. -25…+130°C UL, cUL, ENEC 27.8 x 10.2 x 15.9 mm Tray SPDT No TAB, THT, Solder terminals Pin plunger, normal, long, simulator lever, roller 0.8…2.5 N 5 A @ 250 Vac up to 50,000 ops. -25…+80°C UL, cUL, ENEC 19.8 x 6.4 x 10.6 mm Tray SPDT left and right THT Straight lever, without lever 0.3…1.5 N UP3 version: 3A @ 125 Vac UP01 version: 0.1 @ 30 Vdc 1,000,000 ops. -25…+80°C UL 12.7 x 5.8 x 6.7 mm Tray 12 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com Switches P",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 36
  },
  {
    "text": "wn for reference purposes only. Specifications subject to change. www.tycoelectronics.com Switches Power Rocker Switches PRA Series (cid:2) 13.0 mm x 19.2 mm panel cut-out PRC Series (cid:2) IP 66 waterproof (cid:2) 21.2 mm x 36.6 mm panel (cid:2) Easy snap-in mounting cut-out PRE Series (cid:2) 19.4 mm x 22.2 mm panel cut-out (cid:2) Easy snap-in mounting (cid:2) Easy snap-in mounting NEW Power Rocker Switch Number of poles Sealing Type of terminals Illumination versions Contact rating Electrical endurance Operating temperature range Approvals Packaging 1 or 2 Dust resistant, optional waterproof cover Solder lug or Quick connect single pole versions only 1 pole version: 10A @ 250 Vac 2 pole version: 6A @ 250 Vac W 6,000 ops. -20…+85°C 1 pole vers.: cUL (VDE, ENEC) 2 pole vers.: cUL Tray 1",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 37
  },
  {
    "text": " version: 6A @ 250 Vac W 6,000 ops. -20…+85°C 1 pole vers.: cUL (VDE, ENEC) 2 pole vers.: cUL Tray 1 or 2 IP 66 waterproof 2 Dust resistant Solder lug, Quick connect, Screw No 10A @ 250 Vac Solder lug or Quick connect Yes 6 A @ 250 Vac W 6,000 ops. -20…+85°C UL Tray W 10,000 ops. -20…+85°C UL, VDE, ENEC Tray PRF Series (cid:2) 22.2 mm x 30.2 mm panel PRG Series (cid:2) 11.2 mm x 30.2 mm panel cut-out cut-out (cid:2) Easy snap-in mounting (cid:2) Easy snap-in mounting Power Rocker Switch Number of poles Sealing Type of terminals Illumination versions Contact rating Electrical endurance Operating temperature range Approvals Packaging 2 Dust resistant Solder lug or Quick connect Yes 10 A @ 250 Vac W 10,000 ops. -20…+85°C UL, VDE, ENEC Tray 1 Dust resistant Solder lug or Quick connect Yes 10 A",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 38
  },
  {
    "text": "Vac W 10,000 ops. -20…+85°C UL, VDE, ENEC Tray 1 Dust resistant Solder lug or Quick connect Yes 10 A @ 250 Vac W 6,000 ops. -20…+85°C UL, VDE, ENEC Tray Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com 13 GDS Series GDP Series GDR Series GDH Series GDHL Series ADE Series ADF Series Switches Preferred Part Numbers - DIP Switches Positions 2 Mounting THT SMT Product key GDS0204 GDS02S04 GDS02STR04 GDS0404 GDS04S04 GDS04STR04 GDS0604 GDS06S04 GDS06STR04 GDS0804 GDS08S04 GDS08STR04 GDS1004 GDS10S04 GDS10STR04 Product key GDP0204 GDP02STR04 GDP0404 GDP04STR04 GDP0604 GDP06STR04 GDP0804 GDP08STR04 GDP1004 GDP10STR04 Product key GDR0404 GDR04S04 GDR0804 GDR08S04 Product key GDH02S04 GDH02",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 39
  },
  {
    "text": "P08STR04 GDP1004 GDP10STR04 Product key GDR0404 GDR04S04 GDR0804 GDR08S04 Product key GDH02S04 GDH02STR04 GDH04S04 GDH04STR04 GDH06STR04 GDH08S04 GDH08STR04 Product key GDHL04S GDHL04STR GDHL08S GDHL08STR Product key ADE0204 ADE0404 ADE04S04 ADE0604 ADE0804 ADE08S04 ADE1004 THT SMT THT SMT THT SMT THT SMT Mounting THT SMT THT SMT THT SMT THT SMT THT SMT Mounting THT SMT THT SMT Mounting SMT Mounting SMT Packaging tube tape and reel tube tape and reel tube tape and reel tube tape and reel tube tape and reel Packaging tube tape and reel tube tape and reel tube tape and reel tube tape and reel tube tape and reel Packaging tube Packaging tube tape and reel tube tape and reel tube tape and reel Packaging tube tape and reel tube tape and reel Mounting THT Packaging tube SMT THT SMT THT Part numb",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 40
  },
  {
    "text": "ackaging tube tape and reel tube tape and reel Mounting THT Packaging tube SMT THT SMT THT Part number 1825006-1 1825006-3 1825006-4 1825006-5 1825006-7 1825006-8 1825006-9 1-1825006-1 1-1825006-2 1-1825006-3 1-1825006-5 1-1825006-6 1-1825006-7 1-1825006-9 2-1825006-0 Part number 1571998-1 1571998-4 1571998-5 1571998-8 1571998-9 1-1571998-2 1-1571998-3 1-1571998-6 1-1571998-7 2-1571998-0 Part number 1825286-3 1825286-4 1825286-7 1825286-8 Part number 1571983-1 1571983-3 1571983-4 1571983-5 1571983-9 1-1571983-0 1-1571983-1 Part number 1977103-3 1977103-4 1977103-7 1977103-8 Part number 1825057-1 1825057-3 1825058-7 1825057-5 1825057-7 1-1825058-9 1825057-9 4 6 8 10 Positions 2 4 6 8 10 Positions 4 8 Positions 2 4 6 8 Positions 4 8 Positions 2 4 6 8 10 Positions 2 4 6 8 10 Product key AADDF",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 41
  },
  {
    "text": "ions 4 8 Positions 2 4 6 8 Positions 4 8 Positions 2 4 6 8 10 Positions 2 4 6 8 10 Product key AADDFF fflluusshh aaccttuuaattoorr ADF0204 ADF0404 ADF0604 ADF0804 ADF1004 AADDFF fflluusshh aaccttuuaattoorr wwiitthh sseeaall ttaappee ADF02STTR04 ADF04STTR04 ADF06STTR04 ADF08STTR04 ADF10STTR04 2 4 6 8 10 Mounting Packaging Part number THT tube SMT tape and reel 1825002-1 1825002-5 1825002-9 1-1825002-3 1-1825002-7 1825059-6 1-1825059-8 3-1825059-0 4-1825059-2 5-1825059-4 14 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com ADP Series STV, STR Series DIP Series HTH DIP Shunts DIP-Fix MRD Series DR-/D/M/S/W Series Switches Preferred Part Numbers - DIP Switches, DIP Shunts, Rotary (Contin",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 42
  },
  {
    "text": "Series DR-/D/M/S/W Series Switches Preferred Part Numbers - DIP Switches, DIP Shunts, Rotary (Continued) Product key ADP0204 ADP02STR04 ADP0404 ADP04STR04 ADP0604 ADP06STR04 ADP0804 ADP08STR04 ADP1004 ADP10STR04 Product key STV04 STV08 STR04 STR08 Product key DIP01 DIP02 DIP03 DIP04 DIP05 DIP08 Product key HTH04 HTH08 Product key DIP-FIX-A104 DIP-FIX-A108 DIP-FIX-A124 DIP-FIX-A201 DIP-FIX-A202 DIP-FIX-A204 DIP-FIX-A212 Product key MRD1004 MRD10STR04 MRD10CSTR04 MRD1604 MRD16STR04 MRD16CSTR04 Product key DRD10CE04 DRD10E04 DRD10SETR04 DRD16CE04 DRD16E04 DRD16SETR04 DRM10RA04 DRM16RA04 Positions 2 4 6 8 10 Positions 4 8 4 8 Positions 1 2 3 4 5 8 Positions 4 8 Positions 4 8 24 1 changeover 2 changeover 4 changeover 12 changeover Positions 10/BCD 10/BCD compl. 16/Hex 16/Hex compl. Positions 10",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 43
  },
  {
    "text": "angeover 4 changeover 12 changeover Positions 10/BCD 10/BCD compl. 16/Hex 16/Hex compl. Positions 10/BCD compl. 10/BCD 16/Hex compl. 16/Hex 10/BCD 16/Hex Mounting THT SMT THT SMT THT SMT THT SMT THT SMT Packaging tube tape and reel tube tape and reel tube tape and reel tube tape and reel tube tape and reel Mounting THT, vertical Packaging tube THT, horizontal Mounting THT Packaging tube Mounting THT Packaging tube Mounting THT Packaging trays Mounting THT SMT THT SMT Mounting THT SMT THT SMT THT Packaging tube tape and reel tube tape and reel Packaging tube tape and reel tube tape and reel tube Part number 1571999-1 1571999-4 1571999-6 1571999-9 1-1571999-6 1-1571999-9 2-1571999-6 2-1571999-9 3-1571999-6 3-1571999-9 Part number 1977104-2 1977104-4 1977105-2 1977105-4 Part number 5161390-1 ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 44
  },
  {
    "text": "9 3-1571999-6 3-1571999-9 Part number 1977104-2 1977104-4 1977105-2 1977105-4 Part number 5161390-1 5161390-2 5161390-3 5161390-4 5161390-5 5161390-8 Part number 1825190-3 1825190-7 Part number 1393546-4 1393546-8 1-1393546-3 1-1393546-4 1-1393546-5 1-1393546-7 2-1393546-0 Part number 1825013-1 1-1825013-1 1825013-6 1-1825013-1 2-1825013-0 1-1825013-6 Part number 1825007-1 1825007-6 1-1825007-0 1-1825007-1 1-1825007-6 2-1825007-0 1825008-6 1825008-8 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com 15 Switches Preferred Part Numbers - Tactile Switches FSM . SM/JM Series, 3,5 x 6 Act. Force Product key FFSSMM SSMM//JJMM FSM2L FSM1L FSM1SM FSM1SMTR FSM1JMTR FSM2JMTR FFSSMM SSMM//JJMM ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 45
  },
  {
    "text": "Force Product key FFSSMM SSMM//JJMM FSM2L FSM1L FSM1SM FSM1SMTR FSM1JMTR FSM2JMTR FFSSMM SSMM//JJMM SS,, SSeeaalleedd FSM2S FSM2SSMTR FSM1SJMTR FSM2SJMTR 1.3 N 1.8 N 1.3 N Height Mounting Packaging Part number 5 mm 4.3 mm 4.3 mm 5 mm 5 mm 4.3 mm 5 mm THT SMT SMT/J THT SMT SMT/J bulk tape and reel bulk tape and reel 1825965-1 1825966-1 1437566-3 1437566-4 147873-2 147873-1 1571297-1 1571298-2 1571299-2 1571299-4 FSM . SM/JM LP Series, 4 x 6 Product key FSMJMLPTR FSMJMLPATR FSMSMLPTR FSMSMLPATR Act. Force 1.6 N 2.6 N 1.6 N 2.6 N Height 2.5 mm Mounting SMT/J Packaging tape and reel SMT Part number 1571528-1 1571528-2 1825086-1 1825086-2 16 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 46
  },
  {
    "text": "mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com FSM 6 x 6 Series Switches Preferred Part Numbers - Tactile Switches (Continued) 1.6 N 0.7 N 1.6 N 1.0 N 1.6 N 1.6 N 2.6 N 2.6 N 1.6 N 1.6 N 2.6 N 7 mm 5 mm Height 2.5 mm 4.3 mm 4.3 mm Act. Force 1.6 N 2.6 N 7.5mm, A 2.42mm 7.5mm, A 2.8mm 6.35mm, A 2.42mm 6.35mm, A 2.8mm Product key FFSSMMJJ SSeerriieess FSM2JH FSM2JAH FFSSMMCCDD,, SSqquuaarree BBuuttttoonn FSMCD1H FSMCD2H FFSSMMRRAACCDD,, SSqquuaarree BBuuttttoonn,, RRiigghhtt AAnnggllee FSMRACD1H FSMRACD2H FFSSMMJJSSMM,, SSMMTT MMoouunnttiinngg FSM2JSMLS FSM2JSMLSTR FSM2JSMAS FSM2JSMASTR FSM2JSMAAS FSM2JSMAASTR FSM4JSMXLS FSM4JSMXLSTR FSM4JSMAS FSM4JSMASTR FSM4JSMAAS FSM4JSMAASTR FSM6JSMAS FSM6JSMASTR FSM6JSMAAS FSM6JSMAASTR FFSSMMJJEEL",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 47
  },
  {
    "text": "4JSMAS FSM4JSMASTR FSM4JSMAAS FSM4JSMAASTR FSM6JSMAS FSM6JSMASTR FSM6JSMAAS FSM6JSMAASTR FFSSMMJJEELL,, EExxtteennddeett LLiiffee,, JJ--LLeeaadd FSM2JELJ FSM2JELJTR FFSSMMJJEELL,, EExxtteennddeett LLiiffee,, GGuullll WWiinngg FSM2JELG FSM2JELGTR FFSSMMJJEELL,, EExxtteennddeett LLiiffee,, GGuullll WWiinngg,, GGrroouunndd TTeerrmmiinnaall FSM2JELGE 1.6 N FSM2JELGETR FFSSMM11LLPP,, LLooww PPrrooffiillee FSM1LPS FSM1LPSTR FSM1LPAS FSM1LPASTR FFSSMMJJSS,, SSeeaalleedd 77..66 mmmm FSM1JSSM FSM1JSSMTR FSM2JS FSM2JSSM FSM2JSSMTR FSM4JS FSM4JSSM FSM4JSSMTR FFSSMMJJSS,, SSeeaalleedd 66 mmmm FSM1JS6 FSM2JS6SM FSM2JS6SMTR FFSSMMRRAAJJSS,, SSeeaalleedd RRiigghhtt AAnnggllee FSMRAJS1SM FSMRAJS1SMTR FFSSMMRRAAJJ,, RRiigghhtt AAnnggllee FSMRA1JH FSMRA2JH FSMRA3JH FSMRA4JH FSMRA5JH FSMRA6JH FSMRA7JH FSMRA8",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 48
  },
  {
    "text": "RRAAJJ,, RRiigghhtt AAnnggllee FSMRA1JH FSMRA2JH FSMRA3JH FSMRA4JH FSMRA5JH FSMRA6JH FSMRA7JH FSMRA8JH Shaft length 0.55 mm 1.25 mm 3.25 mm 5.74 mm 3.55 mm 4.25 mm 9.25 mm 13.26 mm 3.09 mm 2.5 mm 2.5 mm 4,3 mm 3.3 mm 4.3 mm 5 mm 2.6 N 1.6 N 2.6 N 1.6 N 1.6 N 1.6 N 1.6 N Mounting Packaging Part number THT THT THT SMT SMT/J SMT/G SMT/G SMT SMT THT SMT THT SMT THT SMT SMT THT bulk bulk bulk bulk tape and reel bulk tape and reel bulk tape and reel bulk tape and reel bulk tape and reel bulk tape and reel bulk tape and reel bulk tape and reel 1825910-2 1825910-3 1825967-1 1825967-2 1825968-1 1825968-2 1977223-1 1977223-2 1977223-3 1977223-4 1977223-5 1977223-6 1-1977223-3 1-1977223-4 1977223-9 1-1977223-0 1-1977223-1 1-1977223-2 1-1977223-7 1-1977223-8 1-1977223-9 2-1977223-0 bulk tape and reel ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 49
  },
  {
    "text": "977223-0 1-1977223-1 1-1977223-2 1-1977223-7 1-1977223-8 1-1977223-9 2-1977223-0 bulk tape and reel 1571625-5 1571625-6 bulk tape and reel 1571626-5 1571626-6 bulk tape and reel 1571636-5 1571636-6 bulk tape and reel bulk tape and reel bulk tape and reel bulk tape and reel bulk tape and reel bulk tape and reel 1977263-1 1977263-2 1977263-3 1977263-4 1571296-1 1571296-2 1571295-1 1571294-1 1571294-2 1571295-2 1571294-3 1571294-4 1977121-1 1977265-1 1977265-2 bulk tape and reel 1571407-1 1571407-2 bulk 1825027-2 1825027-5 1825027-8 1-1825027-1 1-1825027-4 1-1825027-7 2-1825027-0 2-1825027-3 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com 17 Switches Preferred Part Numbers - Tactile ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 50
  },
  {
    "text": "cifications subject to change. www.tycoelectronics.com 17 Switches Preferred Part Numbers - Tactile Switches (Continued) FSM 10 Series, 12 x 12 Product key FFSSMM1100 FSM100 FSM101 FSM102 FSM103 FSM104 FFSSMM1100,, SSeeaalleedd FSM100SSM FSM100SSMTR FSM100S Act Force Height Mounting Packaging Part number 1.6 N 1.6 N 4.3 mm 7.5 mm 12 mm 7.3 mm - 4.3 mm THT bulk THT, square button THT, right angle SMT THT bulk tape and reel bulk 1437565-2 1437565-3 1437565-4 1437565-5 1437565-6 1571218-1 1571218-3 1571220-1 FSM Turtle Product key FSMMST FSMMSTTR Act Force 1.6 N Height 1.8 mm Mounting SMT Packaging bulk tape and reel Part number 1571262-1 1571262-2 FSMMSH Series Product key FSMMSHPTR FSMMSHTR Act Force 1.6N Height 3.3 mm Mounting SMT, w/loc. pegs SMT, no pegs Packaging tape and reel Part numb",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 51
  },
  {
    "text": "ct Force 1.6N Height 3.3 mm Mounting SMT, w/loc. pegs SMT, no pegs Packaging tape and reel Part number 1977066-1 1977067-1 FSM . MS Series Act Force 2.2±.8 N 2.5±.5 N 2.2±.8 N Height 1.5 mm 1.65 mm Product key FSM1MSJMPTR FSM1MSJMTR FSM2MSSMATR FSM3MSJMPTR FSM3MSJMTR FSM3MSSMPTR FSM3MSSMTR Mounting SMT/J w/loc SMT/J wo/loc SMT wo/loc SMT/J w/loc SMT/J wo/loc SMT w/loc SMT wo/loc Packaging tape and reel FSMCT Series Product key FSMCTTR FSMCTATR Act Force 1.6 N 2.6 N Height 1.5 mm Mounting SMT Packaging tape and reel Part number 1571908-1 1571908-2 1571895-1 1571910-1 1571910-2 1571909-1 1571909-2 Part number 8-1437565-0 8-1437565-1 FSMLPU Product key FSMLPUTR Act Force 1.6 N Height 0.5 mm Mounting SMT Packaging tape and reel Part number 1825534-1 18 Catalogue No. 1308111 Issued 03/2008 Dime",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 52
  },
  {
    "text": "nting SMT Packaging tape and reel Part number 1825534-1 18 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com ASE Series ASF Series Switches Preferred Part Numbers - Slide Switches Product key AASSEE ASE2204 ASE22G04 ASE22GL04 ASE22GS04 ASE22L04 ASE22S04 ASE4204 ASE42G04 ASE42GL04 ASE42L04 ASE42S04 ASE6204 ASE62G04 ASE62GL04 ASE62L04 AASSEE SSiiddee AAccttuuaattoorr ASE22R04 ASE22RG04 ASE22RGS04 ASE22RL04 ASE22RS04 ASE42R04 ASE42RG04 ASE42RGL04 ASE42RL04 ASE42RS04 ASE43R04 ASE43RG04 ASE62R04 ASE62RG04 ASE62RGL04 ASE62RL04 Product key AASSFF ASF2204 ASF22G04 ASF22GL04 ASF22GS04 ASF22L04 ASF22S04 ASF4204 ASF42G04 ASF42GL04 ASF42L04 ASF42S04 ASF6204 ASF62G04 ASF62GL04 ASF62L04 ASF62S04 ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 53
  },
  {
    "text": " ASF22S04 ASF4204 ASF42G04 ASF42GL04 ASF42L04 ASF42S04 ASF6204 ASF62G04 ASF62GL04 ASF62L04 ASF62S04 AASSFF SSiiddee AAccttuuaattoorr ASF22R04 ASF22RG04 ASF22RGL04 ASF22RGS04 ASF22RS04 ASF42R04 ASF42RG04 ASF42RGL04 ASF42RL04 ASF42STR04 ASF62R04 ASF62RG04 ASF62RGL04 ASF62RGS04 Type DPDT 4PDT 6PDT DPDT 4PDT 4P3T 6PDT Type DPDT 4PDT 6PDT DPDT 4PDT 6PDT Contact material Mounting Part number Ag Au Ag Au Ag Au Ag Ag Au Ag Au Ag Au Ag Au Ag THT SMT/L SMT/rev. L SMT/L SMT/rev. L THT SMT/L SMT/rev. L THT SMT/L THT SMT/rev. L SMT/L SMT/rev. L THT SMT/L SMT/rev. L THT SMT/L 1825010-1 1825010-2 1825010-5 1825010-7 1825010-6 1825010-8 1-1825010-3 1-1825010-4 1-1825010-7 1-1825010-8 2-1825010-0 3-1825010-7 3-1825010-8 4-1825010-1 4-1825010-2 1825010-3 1825010-4 1-1825010-1 1-1825010-0 1-1825010-2 1-18250",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 54
  },
  {
    "text": " 3-1825010-8 4-1825010-1 4-1825010-2 1825010-3 1825010-4 1-1825010-1 1-1825010-0 1-1825010-2 1-1825010-5 1-1825010-6 2-1825010-1 2-1825010-2 2-1825010-4 2-1825010-7 2-1825010-8 3-1825010-9 4-1825010-0 4-1825010-5 4-1825010-6 Contact material Mounting Part number Ag Au Ag Au Ag Au Ag Ag Au Ag Au Ag Au THT SMT/L SMT/rev. L SMT/L SMT/rev. L THT SMT/L SMT/rev. L THT SMT/L SMT/rev. L THT SMT/L SMT/rev. L THT SMT/L SMT/rev. L THT SMT/L SMT/rev. L 1825011-1 1825011-2 1825011-5 1825011-9 1825011-7 1-1825011-1 2-1825011-1 2-1825011-2 2-1825011-5 2-1825011-7 3-1825011-1 6-1825011-1 6-1825011-2 6-1825011-5 6-1825011-7 7-1825011-1 1825011-3 1825011-4 1-1825011-3 1-1825011-7 1-1825011-9 2-1825011-3 2-1825011-4 3-1825011-3 3-1825011-5 3-1825011-2 6-1825011-3 6-1825011-4 7-1825011-3 7-1825011-7 Catalogue",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 55
  },
  {
    "text": "5011-4 3-1825011-3 3-1825011-5 3-1825011-2 6-1825011-3 6-1825011-4 7-1825011-3 7-1825011-7 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com 19 S, SE Series STS, SDS Series TSS Series MSS, MSSA Series Switches Preferred Part Numbers - Slide Switches (Continued) Type Mounting Packaging Part number Product key SS S1EGPC04 S2EGPC04 SS RRiigghhtt AAnnggllee S1EGRA04 S2EGRA04 SSEE SSeeaalleedd SE1EGPC04 SE2EGPC04 SE1GSMTTR04 SE1EGSMTTR04 SSEE SSeeaalleedd RRiigghhtt AAnnggllee SE1EGRA04 SE2EGRA04 1 Pole, On-Off-On 2 Pole, On-Off-On 1 Pole, On-Off-On 2 Pole, On-Off-On 1 Pole, On-Off-On 2 Pole, On-Off-On 1 Pole, On-Off 1 Pole, On-Off-On 1 Pole, On-Off-On 2 Pole, On-Off-On Product key STS12",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 56
  },
  {
    "text": "le, On-Off-On 1 Pole, On-Off 1 Pole, On-Off-On 1 Pole, On-Off-On 2 Pole, On-Off-On Product key STS121PC04 STS1300PC04 STS131PC04 STS1400PC04 STS141PC04 STS151PC04 STS161PC04 STS220PC04 STS2300PC04 STS230PC04 STS2400PC04 STS240PC04 STS250PC04 STS260PC04 Product key TTSSSS SSiinnggllee TSS11DGPC04 TSS11EGPC04 TTSSSS SSiinnggllee,, FFlluusshh aaccttuuaattoorr TSS11DG1PC04 TSS11EG1PC04 TTSSSS DDuuaall TSS21KGPC04 TSS21NGPC04 TSS21PGPC04 TTSSSS DDuuaall,, FFlluusshh aaccttuuaattoorr TSS21NG1PC04 TSS21PG1PC04 TSD21DDGPC04 Product key MSS120004 MSS1200G04 MSS1200R04 MSS1200RG04 MSS130004 MSS1300G04 MSS1300R04 MSS1300RG04 MSS140004 MSS222504 MSS2225G04 MSS420004 MSS4200G04 MSS4200R04 MSS4200RG04 MSS430004 MSS4300G04 MSS4300R04 MSS4300RG04 MSS620004 MSS6200G04 MSS635004 MSS6350R04 Type SPDT SP3T SP",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 57
  },
  {
    "text": "430004 MSS4300G04 MSS4300R04 MSS4300RG04 MSS620004 MSS6200G04 MSS635004 MSS6350R04 Type SPDT SP3T SP4T SP5T SP6T DPDT DP3T DP4T DP5T DP6T Type SPDT SPDT DPST DPDT DPST DPDT Type SPDT SP3T SP4T DPDT 4PDT 4P3T 6PDT 6P3T THT THT THT SMT THT Mounting THT bulk bulk bulk tape and reel bulk Throw function common pin 2 common pin 3 common pin 2 common pin 3 5-1571005-2 5-1571005-4 5-1571006-2 5-1571006-4 1825032-2 1825032-4 5-1571004-4 5-1571004-5 1825031-2 1825031-4 Part number 1825159-1 1825161-1 1825159-2 1825161-2 1825159-3 1825159-4 1825159-5 1825163-1 1825164-1 1825163-2 1825165-1 1825163-3 1825163-4 1825163-5 Positions Packaging Part number On-None-On On-Off-On On-None-On On-Off-On On-None-Off On-None-On On-Off-On On-None-Off On-None-On On-Off-On Contact material Ag Au Ag Au Ag Au Ag Au Ag ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 58
  },
  {
    "text": "f On-None-On On-Off-On On-None-Off On-None-On On-Off-On Contact material Ag Au Ag Au Ag Au Ag Au Ag Au Ag Au Ag Au Ag Au Ag Au Ag Au Ag bulk bulk bulk bulk Version vertical right angle vertical right angle vertical right angle vertical right angle vertical right angle 1571982-1 1571982-4 1571982-2 1571982-3 1571982-5 1571982-7 1571982-9 1571982-6 1571982-8 1825015-1 Part number 1825257-1 1825257-2 1825258-1 1825258-2 1825259-1 1825259-2 1825260-1 1825260-2 1571423-2 1825262-1 1825262-2 1825264-1 1825264-2 1825265-1 1825265-2 1825267-1 1825267-2 1825268-1 1825268-2 1825271-1 1825271-2 1825273-1 1825274-1 20 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com Switches Preferred Part Num",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 59
  },
  {
    "text": "purposes only. Specifications subject to change. www.tycoelectronics.com Switches Preferred Part Numbers - Slide Switches (Continued) Type SPDT Contact material Au Positions On-None-On On-Off-On On-None-On On-Off-On On-None-On Part number 2-1437580-9 3-1437580-0 3-1437580-1 3-1437580-2 4-1437580-9 5-1437580-2 Ag Au Ag MSSA-01/04 MHS Series SSJ Series SSA Series SLS/SL/SLSA Series MLL Series Product key MSSA111DG MSSA111EG MSSA114D MSSA114E MSSA211NG MSSA211N Product key MMHHSS MHS12204 MHS122G04 MHS12304 MHS13304 MHS133G04 MHS22204 MHS222G04 MHS22304 MHS223G04 MHS23304 MHS233G04 MMHHSS RRiigghhtt AAnnggllee MHS122GRA04 MHS122RA04 MHS123GRA04 MHS123RA04 MHS133GRA04 MHS133RA04 MHS222GRA04 MHS222RA04 MHS223GRA04 MHS223RA04 MHS233GRA04 MHS233RA04 Product key SSJ1204 SSJ12R04 SSJ1304 Product ke",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 60
  },
  {
    "text": "22RA04 MHS223GRA04 MHS223RA04 MHS233GRA04 MHS233RA04 Product key SSJ1204 SSJ12R04 SSJ1304 Product key SSA1204 SSA12G04 SSA2204 SSA22G04 Product key SLS121PC04 SLS121RA04 SLS131PC04 SLS131RA04 SLS141PC04 SLS141RA04 SLS151PC04 SLS151RA04 SLS220PC04 SLS230PC04 SLS240PC04 SLS250PC04 SLS260PC04 Product key MLL1200S MLL1200STR DPDT Type SPDT SP3T DPDT DP3T SPDT SP3T DPDT DP3T Type SPDT SP3T Type SPDT DPDT Type SPDT SP3T SP4T SP5T DPDT DP3T DP4T DP5T DP6T Type SPDT Contact material Positions Part number Ag Au Ag Au Ag Au Ag Au Ag Au Au Ag Au Ag Au Ag Au Ag Au Ag Au Ag On-None-On On-Off-On On-On-On On-None-On On-Off-On On-On-On On-None-On On-Off-On On-On-On On-None-On On-Off-On On-On-On 1825255-1 1825255-2 1825255-5 1825255-7 1825255-8 1825289-1 1825289-2 1825289-5 1825289-6 1825289-8 1825289-9 18",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 61
  },
  {
    "text": "25255-2 1825255-5 1825255-7 1825255-8 1825289-1 1825289-2 1825289-5 1825289-6 1825289-8 1825289-9 1825256-4 1825256-1 1825256-5 1825256-2 1825256-6 1825256-3 1825290-4 1825290-1 1825290-5 1825290-2 1825290-6 1825290-3 Contact material Ag Style vertical right angle vertical Part number 1825280-1 1825282-1 1825283-1 Contact material Ag Au Ag Au Style vertical Mounting THT Style vertical right angle vertical right angle vertical right angle vertical right angle vertical Part number 1571981-1 1571981-2 1571981-3 1571981-4 Part number 1825115-1 1825116-1 1825117-1 1825118-1 1825119-1 1825120-1 1825121-1 1825122-1 1825080-1 1825080-2 1825080-3 1825080-4 1825080-5 Mounting SMT Packaging tube tape and reel Part number 1437575-1 1437575-2 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm an",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 62
  },
  {
    "text": "nd reel Part number 1437575-1 1437575-2 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com 21 TST Series TT Series Gemini Series A Gemini Series AE Switches Preferred Part Numbers - Toggle Switches Type Product key TTSSTT TST11DGPC1D04 TTSSTT,, RRiigghhtt AAnnggllee TST11DGRA1D04 TST11DGVRA1D04 1 Pole Vertical r.a. 1 Pole, PCB 1 Pole Contact material Positions Part number Ag Ag On-None-On 1825455-1 On-None-On 1825455-3 1825455-4 Product key TTTT TT13A2T04 TT13D2T04 TT13E2T04 TT23K2T04 TT23N2T04 TT11AGPC104 TT11DGPC104 TT11EGPC104 TT21KGPC104 TT21NGPC104 TTTT RRiigghhtt AAnnggllee TT11DGVRA104 TT11EGVRA104 Type Contact material Positions Part number 1 Pole, Wire Lugs Ag 2 Pole, Wire L",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 63
  },
  {
    "text": "GVRA104 TT11EGVRA104 Type Contact material Positions Part number 1 Pole, Wire Lugs Ag 2 Pole, Wire Lugs 1 Pole, PCB 2 Pole, PCB 1 Pole, PCB 2 Pole, PCB Ag On-None-Off On-None-On On-Off-On On-None-Off On-None-On On-None-Off On-None-On On-Off-On On-None-Off On-None-On On-None-On On-Off-On 1825222-2 1825222-3 1825222-4 1825222-6 1825222-7 1825219-2 1825219-3 1825219-6 1-1825219-0 1-1825219-1 1825219-5 1825219-9 Product key GGeemmiinnii AA A101SYCB04 A101SYCQ04 A101SYZB04 A101SYZQ04 A103SYCB04 A103SYCQ04 A103SYZB04 A103SYZQ04 A201SYCB04 A201SYCQ04 A201SYZB04 A201SYZQ04 A203SYCB04 A203SYCQ04 A203SYZQ04 A211SYCQ04 A211SYZQ04 GGeemmiinnii AA,, RRiigghhtt AAnnggllee A101SYAV2B04 A103SYAV2B04 A103SYAV2Q04 Type Contact material Positions Part number 1 Pole, PCB 1 Pole, Wire Lug 1 Pole, PCB 1 Pole, W",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 64
  },
  {
    "text": "V2Q04 Type Contact material Positions Part number 1 Pole, PCB 1 Pole, Wire Lug 1 Pole, PCB 1 Pole, Wire Lug 2 Pole, PCB 2 Pole, Wire Lug 2 Pole, PCB 2 Pole, Wire Lug 2 Pole, PCB 2 Pole, Wire Lug 1 Pole, PCB Au Ag Au Ag Au Ag Au Ag Au Ag Au Ag Au Ag Au Ag On - On On - Off - On On - On On - Off - On On - On - On On - On On - Off - On 4-1825136-4 4-1825136-5 4-1825136-8 4-1825136-9 1-1825137-5 1-1825137-6 1-1825137-9 2-1825137-0 2-1825138-4 2-1825138-5 2-1825138-7 2-1825138-8 1825139-8 1825139-9 1-1825139-0 3-1825139-7 3-1825139-9 1825136-8 2-1825136-5 1-1825137-4 Product key GGeemmiinnii AAEE AE101SD1CB04 AE101SD1CQ04 AE103SD1CB04 AE103SD1CQ04 AE201SD1CB04 AE201SD1CQ04 AE203SD1CB04 GGeemmiinnii AAEE,, RRiigghhtt AAnnggllee AE101SD1AV2B04 AE101SD1AV2Q04 AE103SD1AV2B04 AE201SD1AV2B04 AE203SD1A",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 65
  },
  {
    "text": "i AAEE,, RRiigghhtt AAnnggllee AE101SD1AV2B04 AE101SD1AV2Q04 AE103SD1AV2B04 AE201SD1AV2B04 AE203SD1AV2B04 AE203SD1AV2Q04 Type Contact material Positions Part number 1 Pole, PCB 2 Pole, PCB 1 Pole, PCB 2 Pole, PCB Au Ag Au Ag Au Ag Au Au Ag Au Ag On-On On-Off-On On-On On-Off-On On-On On-Off-On On-On On-Off-On 2-1825142-0 2-1825142-1 3-1825142-0 3-1825142-1 1-1825143-0 1-1825143-1 1-1825143-9 1-1825142-8 1-1825142-9 2-1825142-9 1825143-9 1-1825143-7 1-1825143-8 22 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com MT Series AW Series F Series TP Series Switches Preferred Part Numbers - Toggle Switches, Push Buttons Product key MMTTAA MTA306D04 MTA306DPC04 MTA306E04 MTA306EPC04 MTA406N0",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 66
  },
  {
    "text": "oggle Switches, Push Buttons Product key MMTTAA MTA306D04 MTA306DPC04 MTA306E04 MTA306EPC04 MTA406N04 MTA406NPC04 MTA406P04 MTA406PPC04 MMTTAA RRiigghhtt AAnnggllee MTA8106DVRA04 MTA8106EVRA04 MMTTEE ((SSeeaalleedd)) MTE306D04 MTE306E04 MTE406N04 MTE406P04 Product key AWTD1504 AWTN1504 AWTR1504 AWTS1504 AWTT1504 Product key FTD0904 FTD09G04 FTD5904 FTD59G04 FTD7904 FTE0904 FTH0904 FTN0904 FTN5904 FTN59G04 FTP0904 FTPA0904 FTS0904 F4TN0904 Type Contact material Position Part number Ag gold flash On-None-On 3PDT, wire lug 3PDT, THT 3PDT, wire lug 3PDT, THT 4PDT, wire lug 4PDT, THT 4PDT, wire lug 4PDT, THT SPDT, THT Ag gold flash 3PDT, wire lug Ag gold flash 4PDT, wire lug On-Off-On On-None-On On-Off-On On-None-On On-Off-On On-None-On On-Off-On On-None-On On-Off-On Type 1 pole, tab 2 pole, ta",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 67
  },
  {
    "text": "On-Off-On On-None-On On-Off-On On-None-On On-Off-On On-None-On On-Off-On Type 1 pole, tab 2 pole, tab Contact material Ag Position On-On On-(On) (On)-Off-(On) On-Off-(On) Position On-On On-Off-On On-Off-(On) On-On On-Off-On On-On-On (On)-Off-(On) Contact material Ag Au Ag Au Ag Au Ag Type 1 pole, std. 1 pole, locking 1 pole, Long 1 pole, std. 2 pole, std. 2 pole, locking 2 pole, std. 4 pole, std. 3-1571920-0 3-1571920-1 3-1571920-2 3-1571920-3 3-1571920-8 3-1571920-9 4-1571920-0 4-1571920-3 1571922-4 1571922-8 1-1571924-6 1-1571924-7 1-1571924-8 1-1571924-9 Part number 7-6437630-0 7-6437630-2 5-6437630-0 1-6437630-1 1-6437630-0 Part number 2-6437630-0 3-6437630-4 1-6437630-5 4-6437630-0 5-6437630-3 6-6437630-2 4-6437630-8 4-6437630-2 3-6437630-9 6-6437630-1 4-6437630-6 4-6437630-5 4-643763",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 68
  },
  {
    "text": "37630-3 6-6437630-2 4-6437630-8 4-6437630-2 3-6437630-9 6-6437630-1 4-6437630-6 4-6437630-5 4-6437630-3 3-6437630-5 Product key TTPPAA TPA11CGPC004 TPA11FGPC004 TTPPAA,, RRiigghhtt AAnnggllee TPA11CGRA004 TPA11FGRA004 TTPPBB TPB11CGPC004 TPB11FGPC004 TPB21MGPC004 TTPPBB,, RRiigghhtt AAnnggllee TPB11CGRA004 TPB11FGRA004 Type Contact material Version Part number SPST, THT SPDT, THT SPST, THT SPDT, THT SPST, THT SPDT, THT DPST, THT SPST, THT SPDT, THT Au Au Au Au Rnd. no bushing Rnd. no bushing Rnd. 0.188”, unthreaded Rnd. 0.188”, unthreaded 1825096-1 1825096-7 1825096-4 1-1825096-0 1825097-1 1825097-9 1-1825097-7 1825097-6 1-1825097-1 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 69
  },
  {
    "text": "nd are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com 23 MP Series Switches Preferred Part Numbers - Push Buttons Product key MMPPAA MPA106D04 MPA106DPC04 MPA106F04 MPA106FPC04 MPA206N04 MPA206NPC04 MPA206R04 MPA206RPC04 MPA306D04 MPA306F04 MPA406N04 MPA406R04 MMPPEE ((SSppllaasshh pprrooooff)) MPE106D04 MPE106F04 MPE206N04 MPE206R04 MPE306D04 MPE306F04 MPE406N04 MPE406R04 MMPPGG MPG106D04 MPG106F04 MPG206N04 MPG206NPC04 MPG206R04 MPG206RPC04 MPG306D04 MPG306F04 MPG406N04 MPG406R04 Type SPDT DPDT 3PDT 4PDT SPDT DPDT 3PDT 4PDT SPDT DPDT 3PDT 4PDT Mounting Function Part number Wire Lug THT Wire Lug THT Wire Lug THT Wire Lug THT Wire Lug Wire Lug Wire Lug THT Wire Lug THT Wire Lug Push On/ Push Off Momentary Push On/ Push Off Momentary Push On/ Pu",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 70
  },
  {
    "text": "re Lug THT Wire Lug THT Wire Lug Push On/ Push Off Momentary Push On/ Push Off Momentary Push On/ Push Off Momentary Push On/ Push Off Momentary Push On/ Push Off Momentary Push On/ Push Off Momentary Push On/ Push Off Momentary Push On/ Push Off Momentary Push On/ Push Off Momentary Push On/ Push Off Momentary Push On/ Push Off Momentary Push On/ Push Off Momentary 1825040-1 1825040-3 1825040-2 1825040-4 1825040-5 1825040-6 1825040-7 1825040-8 1825040-9 1-1825040-0 1-1825040-1 1-1825040-2 1825041-1 1825041-2 1825041-3 1825041-4 1825041-5 1825041-6 1825041-7 1825041-8 1825042-1 1825042-3 1825042-5 1825042-6 1825042-7 1825042-8 1825042-9 1-1825042-0 1-1825042-1 1-1825042-2 24 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 71
  },
  {
    "text": "08111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com Switches Preferred Part Numbers - Micro Switches MP Miniature Micro Switch Terminals Product key MP16DTCOLG spade terminal MP16DTCNLD MP16DTCNRD MP16DTCSMD Contacts SPDT 16 A Actuator Operating/Release Part number 1-1478607-1 pin plunger 2.0 N / 0.5 N 1-1478607-3 normal lever 1-1478607-6 normal roller 1-1478607-7 simulator lever SP Sub Miniature Micro Switch Product key SP5DTBOLE SP5DTBNLC SP5DTBNRD SP5DTBSMA Terminals PCB Contacts SPDT 5 A Actuator Operating/Release Part number 1-1478601-1 pin plunger 1.5 N / 0.2 N 1-1478601-2 normal lever 1-1478601-4 normal roller 1-1478601-5 simulator lever UP Ultra Miniature Micro Switch Terminals PCB Product ke",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 72
  },
  {
    "text": "4 normal roller 1-1478601-5 simulator lever UP Ultra Miniature Micro Switch Terminals PCB Product key UP3DTANLA04 UP3DTAOLA04 UP01DTANLA04 UP01DTAOLA04 Contacts SPDT 3A SPDT 0.1A Actuator Operating/Release Part number 1-1825043-5 0.5 N / 0.08 N 1-1825043-3 1.5 N / 0.2 N 1825043-3 0.5 N / 0.08 N 1825043-1 1.5 N / 0.2 N normal lever pin plunger normal lever pin plunger Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com 25 PRA Series PRC Series PRE Series Switches Preferred Part Numbers - Power Rocker Switches black red black On-Off, opaque Switch function Rocker color Product key PPRRAA SSeerriieess,, 1133..00xx1199..22mmmm ppaanneell ccuuttoouutt,, 1100AA ssiinnggllee ppoollee PRASA1-",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 73
  },
  {
    "text": "SSeerriieess,, 1133..00xx1199..22mmmm ppaanneell ccuuttoouutt,, 1100AA ssiinnggllee ppoollee PRASA1-16F-BB000 PRASA1-16F-BB0BW PRASA1-16F-BB0CW PRASA1-16F-BR000 PRASA1-16F-BB0HW PRASD1-16F-BB000 PRASD1-16F-BB0DW PRASD1-16F-BB0EW PRASD3-16F-BB000 On-Off-On, opaque PRASD3-16F-BB0FW PRASD3-16F-BB0GW PRASD2-16F-BB000 On-(On), opaque PRASD2-16F-BB0DW PRASD2-16F-BB0EW PRASD4-16F-BB000 On-Off-(On), opaque PRASD4-16F-BB0FW PRASD4-16F-BB0GW PPRRAA SSeerriieess,, 1133..00xx1199..22mmmm ppaanneell ccuuttoouutt,, 66AA ddoouubbllee ppoollee PRADA1-12F-BB000 PRADA1-12F-BB0BW PRADA1-12F-BB0CW PRADA1-12F-BR000 PRADA1-12F-BR0BW PRADD1-12F-BB000 PRADD1-12F-BB0DW PRADD1-12F-BB0EW PRADD3-12F-BB000 On-Off-On, opaque PRADD3-12F-BB0FW PRADD3-12F-BB0GW PRADD2-12F-BB000 PRADD2-12F-BB0DW On-(On), opaque PRADD2-12F-",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 74
  },
  {
    "text": "aque PRADD3-12F-BB0FW PRADD3-12F-BB0GW PRADD2-12F-BB000 PRADD2-12F-BB0DW On-(On), opaque PRADD2-12F-BB0EW PRADD4-12F-BB000 On-Off-(On), opaque PRADD4-12F-BB0FW PRADD4-12F-BB0GW On-Off, opaque black black red Text pattern Part number not applicable 0 - , white printing 0 l , white printing not applicable ON OFF, white pr. not applicable - = , white printing l ll , white printing not applicable - 0 =, white printing l 0 ll, white printing not applicable - = , white printing l ll , white printing not applicable - 0 =, white printing l 0 ll, white printing not applicable 0 - , white printing 0 l , white printing not applicable 0 - , white printing not applicable - = , white printing l ll , white printing not applicable - 0 =, white printing l 0 ll, white printing - = , white printing l ll , wh",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 75
  },
  {
    "text": " printing not applicable - 0 =, white printing l 0 ll, white printing - = , white printing l ll , white printing not applicable - 0 =, white printing l 0 ll, white printing 1571076-9 1-1571076-0 1-1571076-1 6-1571076-5 2-1571076-0 1571079-4 1571079-5 1571079-6 1571079-7 1571079-8 1571079-9 1-1571079-0 1-1571079-1 1-1571079-2 1-1571079-3 1-1571079-4 1-1571079-5 1977068-1 1977068-2 1977068-3 1977068-4 1977068-5 1977069-1 1977069-2 1977069-3 1977069-4 1977069-5 1977069-6 1977069-7 1977069-8 1977069-9 1-1977069-0 1-1977069-1 1-1977069-2 Product key Switch function PRCSA1-20F-BB0BW On-Off, opaque PRCSD1-20F-BB0DW On-On, opaque PRCDA1-20F-BB0BW On-Off, opaque PRCDD1-20F-BB0DW On-On, opaque Rocker color black Text pattern 0 - , white printing - = , white printing 0 - , white printing - = , white ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 76
  },
  {
    "text": "color black Text pattern 0 - , white printing - = , white printing 0 - , white printing - = , white printing Part number 1571095-2 1571100-2 1571102-2 1571099-2 On-On, opaque Switch function On-Off, opaque Product key PREDA1-07F-BB000 PREDA1-07F-BB0BW PREDA1-07F-BB0CW PREDB1-07F-BR000 On-Off, illuminated PREDB1-07F-BG000 PREDD1-07F-BB000 PREDD1-07F-BB0DW PREDD1-07F-BB0EW PREDD3-07F-BB0FW On-Off-On, opaque PREDD3-07F-BB0GW PREDD4-07F-BB000 On-Off-(On), opaque PREDD4-07F-BB0FW PREDD4-07F-BB0GW PREDD5-07F-BB000 (On)-Off-(On), opaque PREDD5-07F-BB0FW PREDD5-07F-BB0GW Rocker color black red green black Text pattern not applicable 0 - , white printing 0 l , white printing not applicable l ll , white printing - = , white printing l 0 ll, white printing - 0 =, white printing not applicable l 0 ll,",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 77
  },
  {
    "text": "te printing - = , white printing l 0 ll, white printing - 0 =, white printing not applicable l 0 ll, white printing - 0 =, white printing not applicable l 0 ll, white printing - 0 =, white printing Part number 1634200-1 1634200-2 1634200-3 1634200-7 1634200-9 1-1634200-1 1-1634200-2 1-1634200-3 1-1634200-7 1-1634200-8 2-1634200-1 2-1634200-2 2-1634200-3 2-1634200-4 2-1634200-5 2-1634200-6 26 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com PRF Series PRG Series Switches Preferred Part Numbers - Power Rocker Switches (Continued) Switch function On-Off, opaque Product key PRFDA1-16F-BB000 PRFDA1-16F-BB0BW PRFDA1-16F-BB0CW PRFDB1-16F-BR000 On-Off, illuminated PRFDB1-16F-BG000 PRFDB1-1",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 78
  },
  {
    "text": "000 PRFDA1-16F-BB0BW PRFDA1-16F-BB0CW PRFDB1-16F-BR000 On-Off, illuminated PRFDB1-16F-BG000 PRFDB1-16F-BY000 PRFDD1-16F-BB000 PRFDD1-16F-BB0DW PRFDD1-16F-BB0EW PRFDD3-16F-BB000 On-Off-On, opaque PRFDD3-16F-BB0FW PRFDD3-16F-BB0GW On-On, opaque Rocker color black red green yellow black Text pattern not applicable 0 - , white printing 0 l , white printing not applicable l ll , white printing - = , white printing not applicable l 0 ll, white printing - 0 =, white printing Part number 1634201-1 1634201-2 1634201-3 1634201-4 1634201-5 1634201-6 1634201-7 1634201-8 1634201-9 1-1634201-0 1-1634201-1 1-1634201-2 Product key Switch function PRGSB1-16F-BG000 On-Off, illuminated PRGSB1-16F-BR000 PRGSA1-16F-BR000 PRGSA1-16F-BB0BW PRGSA1-16F-BB0AW PRGSA1-16F-BB000 On-Off, opaque Rocker color green red b",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 79
  },
  {
    "text": "16F-BR000 PRGSA1-16F-BB0BW PRGSA1-16F-BB0AW PRGSA1-16F-BB000 On-Off, opaque Rocker color green red black Text pattern not applicable 0 - , white printing ¥ , white printing not applicable Part number 1634202-6 1634202-5 1634202-4 1634202-3 1634202-2 1634202-1 % Tyco Electronics Austria GmbH 2008. All Rights Reserved. All technical data listed is for description purposes only and does not guarantee characteristics. All drawings, photos and descriptions are subject to change without prior notice. We are not able to guarantee that the specified circuits, descriptions and tables are not covered by rights of third parties. Terms of delivery and rights to change design reserved. Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications su",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 80
  },
  {
    "text": "111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com 27 Global Contacts Preferred Part Numbers (Continued) Product Information Center: Phone: +905-470-4425 +905-474-5525 Fax: Chile - Santiago Phone: +56-2-345-0300 +56-2-223-1477 Fax: Colombia - Bogota Phone: +57-1-231-9398 +57-1-660-0206 Fax: Mexico - Mexico City Phone: +52-55-1106-0800 +01-800-733-8926 +52-55-1106-0901 Fax: For Latin/South American Countries not shown Phone: +54-11-4733-2015 +54-11-4733-2083 Fax: United States - Harrisburg, PA Phone: +1-717-564-0100 +1-717-986-7575 Fax: Product Information Center: Phone: +1-800-522-6752 +1-717-986-7575 Fax: Americas Argentina - Buenos Aires Phone: +54-11-4733-2200 +54-11-4733-2211 Fax: Brasil - São Pau",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 81
  },
  {
    "text": "ax: Americas Argentina - Buenos Aires Phone: +54-11-4733-2200 +54-11-4733-2211 Fax: Brasil - São Paulo Phone: +55-11-2103-6000 +55-11-2103-6210 Fax: Canada - Toronto Phone: +905-475-6222 +905-474-5520 Fax: Asia/ Pacific Australia - Sydney Phone: +61-2-9554-2600 +61-2-9502-2556 Fax: Japan - Kawasaki, Kanagawa Phone: +81-44-844-8111 +81-44-812-3207 Fax: New Zealand - Auckland Phone: +64-9-634-4580 +64-9-634-4586 Fax: Product Information Center: Phone: +61-2-9840-8200 +61-2-9634-6188 Fax: Product Information Center: Phone: +81-44-844-8013 +81-44-812-3200 Fax: Philippines - Makati City Phone: +632-848-0171 +632-867-8661 Fax: India - Bangalore Phone: +91-80-285-40800 +91-80-285-40820 Fax: Indonesia - Jakarta Phone: +65-6482-0311 +65-6482-1012 Fax: Korea - Seoul Phone: +82-2-3415-4500 +82-2-3486",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 82
  },
  {
    "text": "ia - Jakarta Phone: +65-6482-0311 +65-6482-1012 Fax: Korea - Seoul Phone: +82-2-3415-4500 +82-2-3486-3810 Fax: Malaysia - Selangor Phone: +60-3-7805-3055 +60-3-7805-3066 Fax: People's Republic of China - Hong Kong Phone: +852-2735-1628 +852-2735-0243 Fax: Shanghai Phone: +86-21-2407-1588 +86-21-2407-1599 Fax: Singapore - Singapore Phone: +65-6482-0311 +65-6482-1012 Fax: Taiwan - Taipei Phone: +886-2-8768-2788 +886-2-8768-2268 Fax: Thailand - Bangkok Phone: +66-2-955-0500 +66-2-955-0505 Fax: Vietnam - Ho Chi Minh City Phone: +84-8-930-5546 +84-8-930-3443 Fax: Europe/ Middle East/Africa Austria - Vienna Phone: +43-1-90-560-0 Fax: office.vienna@tycoelectronics.com Product Information Center: Phone: +43-1-90-560-1249 +43-1-90-560-1251 Fax: +43-1-90-560-1333 Belgium - Kessel-Lo Phone: +32-16-35",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 83
  },
  {
    "text": "one: +43-1-90-560-1249 +43-1-90-560-1251 Fax: +43-1-90-560-1333 Belgium - Kessel-Lo Phone: +32-16-352-300 Fax: +32-16-352-352 beneluxsales@tycoelectronics.com Bulgaria - Sofia Phone: +359-2-971-2152 Fax: +359-2-971-2153 ampbg@internet-bg-net Czech Republic - Kurim Phone: +420-5-41-162-111 Fax: +420-5-41-162-223 amp@tycoelectronics.cz Product Information Center: Phone: +420-541-162-113 +420-541-162-132 Fax: Denmark - Glostrup Phone: +45-43-48-04-00 Fax: +45-43-44-14-14 info.dk@tycoelectronics.com Egypt - Cairo Phone: +20-2-419-2334 +20-2-417-7647 Fax: Estonia - Tartu Phone: +372-5138-274 +372-7400-779 Fax: Finland - Helsinki Phone: +358-95-12-34-20 Fax: +358-95-12-34-250 info.fi@tycoelectronics.com France - Cergy-Pontoise Cedex Phone: +33-1-3420-8888 Fax: +33-1-3420-8600 Product Information",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 84
  },
  {
    "text": "cs.com France - Cergy-Pontoise Cedex Phone: +33-1-3420-8888 Fax: +33-1-3420-8600 Product Information Center: Phone: +33-1-3420-8686 +33-1-3420-8623 Fax: France Export Divisions - Cergy-Pontoise Cedex Phone: +33-1-3420-8804 +33-1-3420-8699 Fax: Germany - Bensheim Tyco Electronics AMP GmbH Phone: +49-6251-133-0 Fax: tyco-sales@tycoelectronics.com Product Information Center: Phone: +49-6251-133-1999 +49-6251-133-1988 Fax: +49-6251-133-1600 Greece - Athens Phone: +30-210-9370-396/397 Fax: +30-210-9370-655 Hungary - Budapest Phone: +36-1-289-1000 Fax: +36-1-289-1010 Product Information Center: Phone: +36-1-289-1016 +36-1-289-1017 Fax: Ireland - Dublin Phone: +353-1-820-3000 +353-1-820-9790 Fax: Israel - Yokneam Phone: +972-4-959-0508 +972-4-959-0506 Fax: Italy - Collegno (Torino) Phone: +39-011",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 85
  },
  {
    "text": "srael - Yokneam Phone: +972-4-959-0508 +972-4-959-0506 Fax: Italy - Collegno (Torino) Phone: +39-011-4012-111 Fax: +39-011-4031-116 Product Information Center: Phone: +39-011-4012-360 +39-011-4028-7360 Fax: Lithuania & Latvia - Vilnius Phone: +370-5-213-1402 Fax: +370-5-213-1403 Product Information Center: Phone: +370-5-211-3016 +370-5-213-1403 Fax: Netherlands - 'sHertogenbosch Phone: +31-73-6246-246 Fax: +31-73-6212-365 beneluxsales@tycoelectronics.com Product Information Center: Phone: +31-73-6246-999 +31-73-6246-998 Fax: Norway - Nesbru Phone: +47-66-77-88-50 Fax: +47-66-77-88-55 info.no@tycoelectronics.com Poland - Warsaw Phone: +48-22-4576-700 Fax: +48-22-4576-720 poland.info@tycoelectronics.com Product Information Center: Phone: +48-22-4576-704 +48-22-4576-720 Fax: Romania - Buchare",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 86
  },
  {
    "text": "ronics.com Product Information Center: Phone: +48-22-4576-704 +48-22-4576-720 Fax: Romania - Bucharest Phone: +40-21-311-3479 + 3596 +40-21-312-0574 Fax: Russia - Moscow Phone: +7-495-790-7902 Fax: +7-495-721-1893 Product Information Center: Phone: +7-495-790-7902-404 +7-495-790-7902-401 Fax: Russia - St. Petersburg Phone: +7-812-718-8192 +7-812-718-8193 Fax: Slovenia - Ljubljana Phone: +386-1561-3270 +386-1561-3240 Fax: South Africa - Port Elizabeth Phone: +27-41-503-4500 +27-41-581-0440 Fax: Spain - Barcelona Phone: +34-93-291-0330 +34-93-201-7879 Fax: Sweden - Upplands Väsby Phone: +46-8-50-72-50-00 Fax: +46-8-50-72-50-01 info.se@tycoelectronics.com Switzerland - Steinach Phone: +41-71-447-0447 Fax: +41-71-447-0444 info.ch@tycoelectronics.com Turkey - Istanbul Phone: +90-212-281-8181…3 ",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 87
  },
  {
    "text": "7-0447 Fax: +41-71-447-0444 info.ch@tycoelectronics.com Turkey - Istanbul Phone: +90-212-281-8181…3 +90-212-282-5130/5430 +90-212-281-8184 Fax: ProductInfo.Turkey@tycoelectronics.com Ukraine - Kiev Phone: +380-44-206-2265 +380-44-206-2264 Fax: United Kingdom - Stanmore Middlesex Phone: +44-8706-080208 +44-208-954-6234 Fax: Product Information Center: Freephone GB: +0800-267-666 Phone: +44-8706-080208 +44-208-420-8081 Fax: 28 Catalogue No. 1308111 Issued 03/2008 Dimensions are in mm and are shown for reference purposes only. Specifications subject to change. www.tycoelectronics.com Tyco Electronics offers a comprehensive range of switches including DIP switches, slide switches, toggle switches, push buttons, micro switches, rotary switches, and industrial control switches. Accessories as kn",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 88
  },
  {
    "text": "s, push buttons, micro switches, rotary switches, and industrial control switches. Accessories as knobs, caps, boot seals and the respective hardware round off our extensive range. Our switches cover the widest range of applications, from white goods, building automation, office equipment, communi- cations, test & measurement, remote control devices up to machinery and heating and air-conditioning systems. Tyco Electronics does not only offer standard switches, but also customized switching solutions for customer applications from the mA range up to 25 A. Tyco Electronics Austria GmbH Pilzgasse 33 1210 Vienna Austria Phone: +43 1 90560-0 Fax: +43 1 90560-1333 www.tycoelectronics.com % Tyco Electronics Corporation Catalogue No. 1308111, Issued 03-2008",
    "source_file": "ENG_CS_1308111-1_SWITCHES_CORE_PROGRAM_CATALOG_0308.pdf",
    "chunk_id": 89
  },
  {
    "text": "ESP32-C3-WROOM-02 ESP32-C3-WROOM-02U Datasheet Version 1.4 2.4 GHz Wi-Fi (802.11b/g/n) and Bluetooth® 5 module Built around ESP32-C3 series of SoCs, RISC-V single-core microprocessor Flash up to 16 MB 15 GPIOs On-board PCB antenna or external antenna connector ESP32-C3-WROOM-02 ESP32-C3-WROOM-02U www.espressif.com 1 Module Overview 1 Module Overview Note: Check the link or the QR code to make sure that you use the latest version of this document: https://www.espressif.com/documentation/esp32-c3-wroom-02 datasheet en.pdf 1.1 Features CPU and On-Chip Memory Bluetooth® • ESP32-C3 embedded, 32-bit RISC-V single-core processor, up to 160 MHz • 384 KB ROM • 400 KB SRAM (16 KB for cache) • 8 KB SRAM in RTC Wi-Fi • IEEE 802.11b/g/n-compliant • Bluetooth LE: Bluetooth 5, Bluetooth mesh • Speed: 125",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 0
  },
  {
    "text": "M in RTC Wi-Fi • IEEE 802.11b/g/n-compliant • Bluetooth LE: Bluetooth 5, Bluetooth mesh • Speed: 125 Kbps, 500 Kbps, 1 Mbps, 2 Mbps • Advertising extensions • Multiple advertisement sets • Channel selection algorithm 2 • Internal co-existence mechanism between Wi-Fi and Bluetooth to share the same antenna • Center frequency range of operating channel: Peripherals 2412 ~ 2484 MHz • Supports 20 MHz, 40 MHz bandwidth in 2.4 GHz band • 1T1R mode with data rate up to 150 Mbps • Wi-Fi Multimedia (WMM) • TX/RX A-MPDU, TX/RX A-MSDU • Immediate Block ACK • Up to 15 GPIOs – 3 strapping GPIOs • SPI, UART, I2C, I2S, remote control peripheral, LED PWM controller, general DMA controller, TWAI® controller (compatible with ISO 11898-1, i.e. CAN Specification 2.0), USB Serial/JTAG controller, temperature s",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 1
  },
  {
    "text": "(compatible with ISO 11898-1, i.e. CAN Specification 2.0), USB Serial/JTAG controller, temperature sensor, SAR ADC, general-purpose timers, watchdog timers • Fragmentation and defragmentation Note: • Transmit opportunity (TXOP) Please refer to ESP32-C3 Series Datasheet for detailed information about the module peripher- • Automatic Beacon monitoring (hardware TSF) als. • 4 × virtual Wi-Fi interfaces • Simultaneous support for Infrastructure BSS in Station mode, SoftAP mode, Station + SoftAP mode, and promiscuous mode Note that when ESP32-C3 series scans in Station mode, the SoftAP channel will change along with the Station channel Integrated Components on Module • 40 MHz crystal oscillator • SPI flash Antenna Options • 802.11mc FTM Espressif Systems • ESP32-C3-WROOM-02: On-board PCB antenn",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 2
  },
  {
    "text": " SPI flash Antenna Options • 802.11mc FTM Espressif Systems • ESP32-C3-WROOM-02: On-board PCB antenna 2 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 1 Module Overview • ESP32-C3-WROOM-02U: External antenna via a Certification connector Operating Conditions • RF certification: See certificates • Green certification: RoHS/REACH • Operating voltage/Power supply: 3.0 ~ 3.6 V • Operating ambient temperature: – 85 °C version module: –40 ~ 85 °C Test – 105 °C version module: –40 ~ 105 °C • HTOL/HTSL/uHAST/TCT/ESD/Latch-up 1.2 Series Comparison ESP32-C3-WROOM-02 and ESP32-C3-WROOM-02U are two general-purpose Wi-Fi and Bluetooth LE modules. The rich set of peripherals and high performance make the two modules an ideal choice for smart homes, industrial automation, heal",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 3
  },
  {
    "text": "d high performance make the two modules an ideal choice for smart homes, industrial automation, health care, consumer electronics, etc. ESP32-C3-WROOM-02 and ESP32-C3-WROOM-02U both feature an external SPI flash. ESP32-C3-WROOM-02 comes with a on-board PCB antenna. ESP32-C3-WROOM-02U comes with a connector for an external antenna. A wide selection of module variants are available as shown in Table 1 and 2. Table 1: ESP32-C3-WROOM-02 (ANT) Series Comparison1 Ordering Code Flash4, 7 ESP32-C3-WROOM-02-N4 ESP32-C3-WROOM-02-H4 4 MB (Quad SPI) Ambient Temp.2 (°C) –40 ∼ 85 –40 ∼ 105 Embedded Chip Revision Size3 (mm) v0.4 v0.4 18.0 × 20.0 × 3.2 1 This table shares the same notes presented in Table 2 below. Espressif Systems 3 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 4
  },
  {
    "text": " below. Espressif Systems 3 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 1 Module Overview Table 2: ESP32-C3-WROOM-02U (CONN) Series Comparison Ordering Code Flash4, 7 ESP32-C3-WROOM-02U-N4 ESP32-C3-WROOM-02U-H4 4 MB (Quad SPI) Ambient Temp.2 (°C) –40 ∼ 85 –40 ∼ 105 Embedded Chip Revision Size3 (mm) v0.4 v0.4 18.0 × 14.3 × 3.2 2 Ambient temperature specifies the recommended temperature range of the environment immediately outside the Espressif module. 3 For details, refer to Section 10.1 Module Dimensions. 4 All modules can be equipped with 8 MB or 16 MB flash. For details, please contact our sales team. The flash supports: - More than 100,000 program/erase cycles - More than 20 years data retention time 5 Customized version operating at –40 ∼ 105 °C is availa",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 5
  },
  {
    "text": "es - More than 20 years data retention time 5 Customized version operating at –40 ∼ 105 °C is available. For details, please contact our sales team. 6 All chip revisions have the same SRAM size, but chip revision v1.1 has around 35 KB more available space for users than chip revision v0.4. Chip revision v1.1 depends on specific ESP-IDF versions, as detailed in Compatibility Advisory for ESP32-C3 Chip Revision v1.1. For how to identify chip revisions, please refer to ESP32-C3 Series SoC Errata. 7 By default, the SPI flash on the module operates at a maximum clock frequency of 80 MHz and does not support the auto suspend feature. If you have a requirement for a higher flash clock frequency of 120 MHz or if you need the flash auto suspend feature, please contact us. Both ESP32-C3-WROOM-02 and",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 6
  },
  {
    "text": "120 MHz or if you need the flash auto suspend feature, please contact us. Both ESP32-C3-WROOM-02 and ESP32-C3-WROOM-02U has two operating ambient temperature options: –40 ∼ 85 °C variants and –40 ∼ 105 °C variants, all embedded with the ESP32-C3 chip. Note: For more information on ESP32-C3, please refer to ESP32-C3 Series Datasheet. For chip revision identification, ESP-IDF release that supports a specific chip revision, and other information on chip revisions, please refer to ESP32-C3 Series SoC Errata > Section Chip Revision. 1.3 Applications • Smart Home • Industrial Automation • Health Care • Consumer Electronics • Smart Agriculture • POS Machines • Service Robot • Audio Devices • Generic Low-power IoT Sensor Hubs • Generic Low-power IoT Data Loggers Espressif Systems 4 Submit Document",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 7
  },
  {
    "text": "c Low-power IoT Sensor Hubs • Generic Low-power IoT Data Loggers Espressif Systems 4 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Contents Contents 1 Module Overview 1.1 Features 1.2 1.3 Series Comparison Applications 2 Block Diagram 3 Pin Definitions 3.1 Pin Layout 3.2 Pin Description 4 Boot Configurations 4.1 Chip Boot Mode Control 4.2 ROM Messages Printing Control 5 Peripherals Peripheral Overview 5.1 5.2 Peripheral Description 5.2.1 Connectivity Interface 5.2.1.1 5.2.1.2 5.2.1.3 5.2.1.4 5.2.1.5 5.2.1.6 5.2.1.7 5.2.1.8 UART Controller SPI Controller I2C Controller I2S Controller USB Serial/JTAG Controller Two-wire Automotive Interface LED PWM Controller Remote Control Peripheral 5.2.2 Analog Signal Processing 5.2.2.1 SAR ADC 5.2.2.2 Temperature Sensor 6 Ele",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 8
  },
  {
    "text": "e Control Peripheral 5.2.2 Analog Signal Processing 5.2.2.1 SAR ADC 5.2.2.2 Temperature Sensor 6 Electrical Characteristics 6.1 Absolute Maximum Ratings 6.2 6.3 6.4 Recommended Operating Conditions DC Characteristics (3.3 V, 25 °C) Current Consumption Characteristics 6.4.1 Current Consumption in Active Mode 6.4.2 Current Consumption in Other Modes 7 RF Characteristics 7.1 Wi-Fi Radio 7.1.1 7.1.2 Wi-Fi RF Transmitter (TX) Characteristics Wi-Fi RF Receiver (RX) Characteristics 2 2 3 4 9 10 10 10 12 13 14 15 15 15 15 15 15 16 17 17 18 18 18 19 19 19 20 20 20 20 21 21 21 23 23 23 24 Espressif Systems 5 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Contents 7.2 Bluetooth 5 (LE) Radio 7.2.1 Bluetooth LE RF Transmitter (TX) Characteristics 7.2.2 Bluetooth LE RF Receiv",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 9
  },
  {
    "text": "oth 5 (LE) Radio 7.2.1 Bluetooth LE RF Transmitter (TX) Characteristics 7.2.2 Bluetooth LE RF Receiver (RX) Characteristics 8 Module Schematics 9 Peripheral Schematics 10 Physical Dimensions 10.1 Module Dimensions 10.2 Dimensions of External Antenna Connector 11 PCB Layout Recommendations 11.1 PCB Land Pattern 11.2 Module Placement for PCB Design 12 Product Handling 12.1 Storage Conditions 12.2 12.3 Electrostatic Discharge (ESD) Reflow Profile 12.4 Ultrasonic Vibration Related Documentation and Resources Revision History 25 26 27 30 32 33 33 34 35 35 36 37 37 37 37 38 39 40 Espressif Systems 6 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 List of Tables List of Tables 1 2 3 4 5 6 7 8 9 10 11 12 13 14 ESP32-C3-WROOM-02 (ANT) Series Comparison1 ESP32-C3-WROOM-02U",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 10
  },
  {
    "text": "ables 1 2 3 4 5 6 7 8 9 10 11 12 13 14 ESP32-C3-WROOM-02 (ANT) Series Comparison1 ESP32-C3-WROOM-02U (CONN) Series Comparison Pin Definitions Default Configuration of Strapping Pins Description of Timing Parameters for the Strapping Pins Chip Boot Mode Control UART0 ROM Message Printing Control USB Serial/JTAG ROM Message Printing Control Absolute Maximum Ratings Recommended Operating Conditions DC Characteristics (3.3 V, 25 °C) Current Consumption for Wi-Fi (2.4 GHz) in Active Mode Current Consumption in Modem-sleep Mode Current Consumption in Low-Power Modes 15 Wi-Fi RF Characteristics 16 17 18 TX Power with Spectral Mask and EVM Meeting 802.11 Standards TX EVM Test1 RX Sensitivity 19 Maximum RX Level 20 RX Adjacent Channel Rejection 21 Bluetooth LE RF Characteristics 22 Bluetooth LE - T",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 11
  },
  {
    "text": "mum RX Level 20 RX Adjacent Channel Rejection 21 Bluetooth LE RF Characteristics 22 Bluetooth LE - Transmitter Characteristics - 1 Mbps 23 Bluetooth LE - Transmitter Characteristics - 2 Mbps 24 Bluetooth LE - Transmitter Characteristics - 125 Kbps 25 Bluetooth LE - Transmitter Characteristics - 500 Kbps 26 Bluetooth LE - Receiver Characteristics - 1 Mbps 27 Bluetooth LE - Receiver Characteristics - 2 Mbps 28 Bluetooth LE - Receiver Characteristics - 125 Kbps 29 Bluetooth LE - Receiver Characteristics - 500 Kbps 3 4 10 12 13 13 14 14 20 20 20 21 21 22 23 23 23 24 25 25 25 26 26 26 27 27 28 28 28 Espressif Systems 7 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 List of Figures List of Figures 1 2 3 4 5 6 7 8 9 10 11 12 ESP32-C3-WROOM-02 Block Diagram ESP32-C3-WRO",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 12
  },
  {
    "text": "t of Figures List of Figures 1 2 3 4 5 6 7 8 9 10 11 12 ESP32-C3-WROOM-02 Block Diagram ESP32-C3-WROOM-02U Block Diagram Visualization of Timing Parameters for the Strapping Pins ESP32-C3-WROOM-02 Schematics ESP32-C3-WROOM-02U Schematics Peripheral Schematics ESP32-C3-WROOM-02 Physical Dimensions ESP32-C3-WROOM-02U Physical Dimensions Dimensions of External Antenna Connector ESP32-C3-WROOM-02 Recommended PCB Land Pattern ESP32-C3-WROOM-02U Recommended PCB Land Pattern Reflow Profile 9 9 13 30 31 32 33 33 34 35 36 37 Espressif Systems 8 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 2 Block Diagram 2 Block Diagram Figure 1: ESP32-C3-WROOM-02 Block Diagram Figure 2: ESP32-C3-WROOM-02U Block Diagram Espressif Systems 9 Submit Documentation Feedback ESP32-C3-WROOM-0",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 13
  },
  {
    "text": " ESP32-C3-WROOM-02U Block Diagram Espressif Systems 9 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 SPI FlashESP32-C3RF Matching40 MHzCrystalSPICS0SPICLKSPIDSPIQSPIHDSPIWP3V3VDD SPIESP32-C3-WROOM-02ENGPIOsAntennaSPI FlashESP32-C340 MHzCrystalSPICS0SPICLKSPIDSPIQSPIHDSPIWP3V3VDD SPIESP32-C3-WROOM-02UENGPIOsRF MatchingAntenna 3 Pin Definitions 3 Pin Definitions 3.1 Pin Layout The pin diagram below shows the approximate location of pins on the module. For the actual diagram drawn to scale, please refer to Figure 10.1 Module Dimensions. A Note A: The zone marked with dotted lines is the antenna keepout zone. The pin diagram is applicable to ESP32-C3-WROOM- 02 and ESP32-C3-WROOM-02U, but the latter has no antenna keepout zone. To learn more about the keepout zone fo",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 14
  },
  {
    "text": "32-C3-WROOM-02U, but the latter has no antenna keepout zone. To learn more about the keepout zone for module’s antenna on the base board, please refer to ESP32-C3 Hardware Design Guidelines > Section Positioning a Module on a Base Board. 3.2 Pin Description The module has 19 pins. See pin definitions in Table 3 Pin Definitions. For peripheral pin configurations, please refer to Section 5.2 Peripheral Description. Table 3: Pin Definitions Name No. 3V3 1 Type1 P Function Power supply Espressif Systems 10 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Cont’d on next page 1234567893V3ENIO4IO5IO6IO7IO8IO9GND181716151413121110IO0IO1IO2IO3IO19IO18TXDRXDIO10Pin 19GNDKeepout ZoneGNDGNDGNDGNDGNDGNDGNDGND 3 Pin Definitions Name No. Type1 Function Table 3 – cont’d from prev",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 15
  },
  {
    "text": "ut ZoneGNDGNDGNDGNDGNDGNDGNDGND 3 Pin Definitions Name No. Type1 Function Table 3 – cont’d from previous page EN IO4 IO5 IO6 IO7 IO8 IO9 GND IO10 RXD TXD IO18 IO19 IO3 IO2 IO1 IO0 2 3 4 5 6 7 8 I High: on, enables the chip. Low: off, the chip powers off. Note: Do not leave the EN pin floating. I/O/T GPIO4, ADC1 CH4, FSPIHD, MTMS I/O/T GPIO5, ADC2 CH0, FSPIWP, MTDI I/O/T GPIO6, FSPICLK, MTCK I/O/T GPIO7, FSPID, MTDO I/O/T GPIO8 I/O/T GPIO9 9,19 P Ground 10 11 12 13 14 15 16 17 18 I/O/T GPIO10, FSPICS0 I/O/T GPIO20, U0RXD I/O/T GPIO21, U0TXD I/O/T GPIO18, USB D- I/O/T GPIO19, USB D+ I/O/T GPIO3, ADC1 CH3 I/O/T GPIO2, ADC1 CH2, FSPIQ I/O/T GPIO1, ADC1 CH1, XTAL 32K N I/O/T GPIO0, ADC1 CH0, XTAL 32K P 1 P: power supply; I: input; O: output; T: high impedance. Espressif Systems 11 Submit Docume",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 16
  },
  {
    "text": " 32K P 1 P: power supply; I: input; O: output; T: high impedance. Espressif Systems 11 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 4 Boot Configurations 4 Boot Configurations Note: The content below is excerpted from ESP32-C3 Series Datasheet > Section Boot Configurations. For the strapping pin mapping between the chip and modules, please refer to Chapter 8 Module Schematics. The chip allows for configuring the following boot parameters through strapping pins and eFuse bits at power-up or a hardware reset, without microcontroller interaction. • Chip boot mode – Strapping pins: GPIO2, GPIO8, and GPIO9 • ROM message printing – Strapping pin: GPIO8 – eFuse parameters: EFUSE UART PRINT CONTROL and EFUSE USB PRINT CHANNEL The default values of all the above eFuse ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 17
  },
  {
    "text": "ers: EFUSE UART PRINT CONTROL and EFUSE USB PRINT CHANNEL The default values of all the above eFuse bits are 0, which means that they are not burnt. Given that eFuse is one-time programmable, once an eFuse bit is programmed to 1, it can never be reverted to 0. For how to program eFuse bits, please refer to ESP32-C3 Technical Reference Manual > Chapter eFuse Controller. The default values of the strapping pins, namely the logic levels, are determined by pins’ internal weak pull-up/pull-down resistors at reset if the pins are not connected to any circuit, or connected to an external high-impedance circuit. Table 4: Default Configuration of Strapping Pins Strapping Pin Default Configuration Bit Value GPIO2 GPIO8 GPIO9 Floating Floating Weak pull-up – – 1 To change the bit values, the strappin",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 18
  },
  {
    "text": " Value GPIO2 GPIO8 GPIO9 Floating Floating Weak pull-up – – 1 To change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If the ESP32-C3 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the host MCU. All strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IO pins after reset. The timing of signals connected to the strapping pins should adhere to the setup time and hold time specifications in Tabl",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 19
  },
  {
    "text": "connected to the strapping pins should adhere to the setup time and hold time specifications in Table 5 and Figure 3. Espressif Systems 12 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 4 Boot Configurations Table 5: Description of Timing Parameters for the Strapping Pins Parameter Description tSU tH Setup time is the time reserved for the power rails to stabilize be- fore the CHIP EN pin is pulled high to activate the chip. Hold time is the time reserved for the chip to read the strapping pin values after CHIP EN is already high and before these pins start operating as regular IO pins. Min (ms) 0 3 tSU tH CHIP EN Figure 3: Visualization of Timing Parameters for the Strapping Pins 4.1 Chip Boot Mode Control GPIO2, GPIO8, and GPIO9 control the boot mode after the",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 20
  },
  {
    "text": "he Strapping Pins 4.1 Chip Boot Mode Control GPIO2, GPIO8, and GPIO9 control the boot mode after the reset is released. See Table 6 Chip Boot Mode Control. Table 6: Chip Boot Mode Control Boot Mode SPI Boot Joint Download Boot 3 GPIO2 2 1 GPIO8 GPIO9 Any value 1 1 1 0 1 Bold marks the default value and configuration. 2 GPIO2 actually does not determine SPI Boot and Joint Download Boot mode, but it is recommended to pull this pin up due to glitches. 3 Joint Download Boot mode supports the following download methods: • USB-Serial-JTAG Download Boot • UART Download Boot In SPI Boot mode, the ROM bootloader loads and executes the program from SPI flash to boot the system. Espressif Systems 13 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Strapping pinVIL nRSTVIH 4 ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 21
  },
  {
    "text": "bmit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Strapping pinVIL nRSTVIH 4 Boot Configurations In Joint Download Boot mode, users can download binary files into flash using UART0 or USB interface. It is also possible to download binary files into SRAM and execute it from SRAM. In addition to SPI Boot and Joint Download Boot modes, ESP32-C3 also supports SPI Download Boot mode. For details, please see ESP32-C3 Technical Reference Manual > Chapter Chip Boot Control. 4.2 ROM Messages Printing Control During the boot process, the messages by the ROM code can be printed to: • (Default) UART0 and USB Serial/JTAG controller • UART0 • USB Serial/JTAG controller EFUSE UART PRINT CONTROL and GPIO8 control ROM messages printing to UART0 as shown in Table 7 UART0 ROM Message P",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 22
  },
  {
    "text": "INT CONTROL and GPIO8 control ROM messages printing to UART0 as shown in Table 7 UART0 ROM Message Printing Control. Table 7: UART0 ROM Message Printing Control UART0 ROM Code Printing EFUSE UART PRINT CONTROL GPIO8 Enabled Disabled 0 1 2 1 2 3 Ignored 0 1 1 0 Ignored 1 Bold marks the default value and configuration. EFUSE USB PRINT CHANNEL controls the printing to USB Serial/JTAG controller as shown in Table 8 USB Serial/JTAG ROM Message Printing Control. Table 8: USB Serial/JTAG ROM Message Printing Control USB Serial/JTAG ROM Code Printing Enabled Disabled EFUSE DIS USB SERIAL JTAG 2 EFUSE USB PRINT CHANNEL 0 0 1 0 1 Ignored 1 Bold marks the default value and configuration. 2 EFUSE DIS USB SERIAL JTAG controls whether to disable USB Serial/JTAG. Espressif Systems 14 Submit Documentation",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 23
  },
  {
    "text": "B SERIAL JTAG controls whether to disable USB Serial/JTAG. Espressif Systems 14 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 5 Peripherals 5 Peripherals 5.1 Peripheral Overview ESP32-C3 integrates a rich set of peripherals including SPI, UART, I2C, I2S, remote control peripheral, LED PWM controller, TWAI® controller, USB Serial/JTAG controller, temperature sensor, SAR ADC To learn more about on-chip components, please refer to ESP32-C3 Series Datasheet > Section Functional Description. Note: The content below is sourced from ESP32-C3 Series Datasheet > Section Peripherals. Some information may not be applicable to ESP32-C3-WROOM-02 and ESP32-C3-WROOM-02U as not all the IO signals are exposed on the module. To learn more about peripheral signals, please refer t",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 24
  },
  {
    "text": "all the IO signals are exposed on the module. To learn more about peripheral signals, please refer to ESP32-C3 Technical Reference Manual > Section Peripheral Signal List. 5.2 Peripheral Description This section describes the chip’s peripheral capabilities, covering connectivity interfaces and on-chip sensors that extend its functionality. 5.2.1 Connectivity Interface This subsection describes the connectivity interfaces on the chip that enable communication and interaction with external devices and networks. 5.2.1.1 UART Controller ESP32-C3 has two UART interfaces, i.e. UART0 and UART1, which support IrDA and asynchronous communication (RS232 and RS485) at a speed of up to 5 Mbps. The UART controller provides hardware flow control (CTS and RTS signals) and software flow control (XON and X",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 25
  },
  {
    "text": "controller provides hardware flow control (CTS and RTS signals) and software flow control (XON and XOFF). Both UART interfaces connect to GDMA via UHCI0, and can be accessed by the GDMA controller or directly by the CPU. Pin Assignment The pins connected to transmit and receive signals (U0TXD and U0RXD) for UART0 are multiplexed with GPIO21 ~ GPIO20 via IO MUX. Other signals can be routed to any GPIOs via the GPIO matrix. For more information about the pin assignment, see ESP32-C3 Series Datasheet > Section IO Pins and ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix. 5.2.1.2 SPI Controller ESP32-C3 has the following SPI interfaces: • SPI0 used by ESP32-C3’s GDMA controller and cache to access in-package or off-package flash • SPI1 used by the CPU to access in-package o",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 26
  },
  {
    "text": "er and cache to access in-package or off-package flash • SPI1 used by the CPU to access in-package or off-package flash • SPI2 is a general purpose SPI controller with access to a DMA channel allocated by the GDMA controller Espressif Systems 15 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 5 Peripherals Features of SPI0 and SPI1 • Supports Single SPI, Dual SPI, and Quad SPI, QPI modes • Configurable clock frequency with a maximum of 120 MHz in Single Transfer Rate (STR) mode • Data transmission is in bytes Features of SPI2 • Supports operation as a master or slave • Connects to a DMA channel allocated by the GDMA controller • Supports Single SPI, Dual SPI, and Quad SPI, QPI • Configurable clock polarity (CPOL) and phase (CPHA) • Configurable clock frequency • ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 27
  },
  {
    "text": "uad SPI, QPI • Configurable clock polarity (CPOL) and phase (CPHA) • Configurable clock frequency • Data transmission is in bytes • Configurable read and write data bit order: most-significant bit (MSB) first, or least-significant bit (LSB) first • As a master – Supports 2-line full-duplex communication with clock frequency up to 80 MHz – Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 80 MHz – Provides six SPI CS pins for connection with six independent SPI slaves – Configurable CS setup time and hold time • As a slave – Supports 2-line full-duplex communication with clock frequency up to 60 MHz – Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 60 MHz Pin Assignment For SPI0/1, the pins are multiplexed with GPIO12 ~ GPIO17 via the ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 28
  },
  {
    "text": "uency up to 60 MHz Pin Assignment For SPI0/1, the pins are multiplexed with GPIO12 ~ GPIO17 via the IO MUX. For SPI2, the pins are multiplexed with GPIO2, GPIO4 ~ GPIO7, GPIO10, and JTAG interface via the IO MUX. For more information about the pin assignment, see ESP32-C3 Series Datasheet > Section IO Pins and ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix. 5.2.1.3 I2C Controller ESP32-C3 has an I2C bus interface which is used for I2C master mode or slave mode, depending on your configuration. The I2C interface supports: • standard mode (100 Kbit/s) • fast mode (400 Kbit/s) Espressif Systems 16 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 5 Peripherals • up to 800 Kbit/s (constrained by SCL and SDA pull-up strength) • 7-bit and 10-bit add",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 29
  },
  {
    "text": " Peripherals • up to 800 Kbit/s (constrained by SCL and SDA pull-up strength) • 7-bit and 10-bit addressing mode • double addressing mode • 7-bit broadcast address Pin Assignment The pins for I2C can be chosen from any GPIOs via the GPIO Matrix. For more information about the pin assignment, see ESP32-C3 Series Datasheet > Section IO Pins and ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix. 5.2.1.4 I2S Controller ESP32-C3 includes a standard I2S interface. This interface can operate as a master or a slave in full-duplex mode or half-duplex mode, and can be configured for 8-bit, 16-bit, 24-bit, or 32-bit serial communication. BCK clock frequency, from 10 kHz up to 40 MHz, is supported. The I2S interface connects to the GDMA controller. The interface supports TDM PCM, TD",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 30
  },
  {
    "text": " is supported. The I2S interface connects to the GDMA controller. The interface supports TDM PCM, TDM MSB alignment, TDM standard, and PDM standard. Pin Assignment The pins for the I2S Controller can be chosen from any GPIOs via the GPIO Matrix. For more information about the pin assignment, see ESP32-C3 Series Datasheet > Section IO Pins and ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix. 5.2.1.5 USB Serial/JTAG Controller ESP32-C3 integrates a USB Serial/JTAG controller. This controller has the following features: • CDC-ACM virtual serial port and JTAG adapter functionality • USB 2.0 full speed compliant, capable of up to 12 Mbit/s transfer speed (Note that this controller does not support the faster 480 Mbit/s high-speed transfer mode) • programming in-package/off-",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 31
  },
  {
    "text": "oller does not support the faster 480 Mbit/s high-speed transfer mode) • programming in-package/off-package flash • CPU debugging with compact JTAG instructions • a full-speed USB PHY integrated in the chip Pin Assignment The pins for the USB Serial/JTAG Controller are multiplexed with GPIO18 ~ GPIO19. For more information about the pin assignment, see ESP32-C3 Series Datasheet > Section IO Pins and ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix. Espressif Systems 17 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 5 Peripherals 5.2.1.6 Two-wire Automotive Interface ESP32-C3 has a TWAI® controller with the following features: • compatible with ISO 11898-1 protocol (CAN Specification 2.0) • standard frame format (11-bit ID) and extended frame ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 32
  },
  {
    "text": "ISO 11898-1 protocol (CAN Specification 2.0) • standard frame format (11-bit ID) and extended frame format (29-bit ID) • bit rates from 1 Kbit/s to 1 Mbit/s • multiple modes of operation: Normal, Listen Only, and Self-Test (no acknowledgment required) • 64-byte receive FIFO • acceptance filter (single and dual filter modes) • error detection and handling: error counters, configurable error interrupt threshold, error code capture, arbitration lost capture Pin Assignment The pins for the Two-wire Automotive Interface can be chosen from any GPIOs via the GPIO Matrix. For more information about the pin assignment, see ESP32-C3 Series Datasheet > Section IO Pins and ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix. 5.2.1.7 LED PWM Controller The LED PWM controller can genera",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 33
  },
  {
    "text": "anual > Chapter IO MUX and GPIO Matrix. 5.2.1.7 LED PWM Controller The LED PWM controller can generate independent digital waveform on six channels. The LED PWM controller: • Can generate digital waveform with configurable periods and duty cycle. The resolution of duty cycle can be up to 14 bits. • Has multiple clock sources, including APB clock and external main crystal clock. • Can operate when the CPU is in Light-sleep mode. • Supports gradual increase or decrease of duty cycle, which is useful for the LED RGB color-gradient generator. Pin Assignment The pins for the LED PWM Controller can be chosen from any GPIOs via the GPIO Matrix. For more information about the pin assignment, see ESP32-C3 Series Datasheet > Section IO Pins and ESP32-C3 Technical Reference Manual > Chapter IO MUX an",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 34
  },
  {
    "text": "32-C3 Series Datasheet > Section IO Pins and ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix. 5.2.1.8 Remote Control Peripheral The Remote Control Peripheral (RMT) supports two channels of infrared remote transmission and two channels of infrared remote reception. By controlling pulse waveform through software, it supports various infrared and other single wire protocols. All four channels share a 192 × 32-bit memory block to store transmit or receive waveform. Espressif Systems 18 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 5 Peripherals Pin Assignment The pins for the Remote Control Peripheral can be chosen from any GPIOs via the GPIO Matrix. For more information about the pin assignment, see ESP32-C3 Series Datasheet > Section IO Pins ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 35
  },
  {
    "text": "rix. For more information about the pin assignment, see ESP32-C3 Series Datasheet > Section IO Pins and ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix. 5.2.2 Analog Signal Processing This subsection describes components on the chip that sense and process real-world data. 5.2.2.1 SAR ADC ESP32-C3 integrates two 12-bit SAR ADCs. • ADC1 supports measurements on 5 channels, and is factory-calibrated. • ADC2 supports measurements on 1 channel, and is not factory-calibrated. Note: ADC2 of some chip revisions is not operable. For details, please refer to ESP32-C3 Series SoC Errata. Pin Assignment The pins for the SAR ADC are multiplexed with GPIO0 ~ GPIO5, JTAG interface, SPI2 interface, and pins for external crystal or oscillator. For more information about the pin assignme",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 36
  },
  {
    "text": " interface, and pins for external crystal or oscillator. For more information about the pin assignment, see ESP32-C3 Series Datasheet > Section IO Pins and ESP32-C3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix. 5.2.2.2 Temperature Sensor The temperature sensor generates a voltage that varies with temperature. The voltage is internally converted via an ADC into a digital value. The temperature sensor has a range of –40 °C to 125 °C. It is designed primarily to sense the temperature changes inside the chip. The temperature value depends on factors like microcontroller clock frequency or I/O load. Generally, the chip’s internal temperature is higher than the operating ambient temperature. Espressif Systems 19 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 37
  },
  {
    "text": "perature. Espressif Systems 19 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 6 Electrical Characteristics 6 Electrical Characteristics 6.1 Absolute Maximum Ratings Stresses above those listed in Table 9 Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Table 10 Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Table 9: Absolute Maximum Ratings Symbol Parameter Min Max Unit VDD33 Power supply voltage –0.3 TST ORE Storage temperature –40 3.6 105 V °C 6.2 Recommended Operating Conditions Table 10: Recommended Operating Cond",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 38
  },
  {
    "text": "mperature –40 3.6 105 V °C 6.2 Recommended Operating Conditions Table 10: Recommended Operating Conditions Symbol Parameter VDD33 Power supply voltage IV DD Current delivered by external power supply TA Operating ambient temperature 85 °C version 105 °C version Min Typ Max Unit 3.0 0.5 –40 3.3 — — 3.6 — 85 105 V A °C 6.3 DC Characteristics (3.3 V, 25 °C) Table 11: DC Characteristics (3.3 V, 25 °C) Symbol Parameter Min Typ Max CIN VIH VIL IIH IIL 2 VOH 2 VOL IOH IOL RP U RP D Pin capacitance High-level input voltage Low-level input voltage High-level input current Low-level input current High-level output voltage Low-level output voltage High-level source current (VDD1 = 3.3 V, VOH >= 2.64 V, PAD DRIVER = 3) Low-level sink current (VDD1 = 3.3 V, VOL = 0.495 V, PAD DRIVER = 3) Pull-up resist",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 39
  },
  {
    "text": " PAD DRIVER = 3) Low-level sink current (VDD1 = 3.3 V, VOL = 0.495 V, PAD DRIVER = 3) Pull-up resistor Pull-down resistor VIH nRST VIL nRST Chip reset release voltage Chip reset voltage — 2 0.75 × VDD1 — — VDD1 + 0.3 — 0.25 × VDD1 — 50 — — — 40 28 45 50 — 0.1 × VDD1 — — — –0.3 — — 0.8 × VDD1 — — — — — 45 0.75 × VDD1 — — VDD1 + 0.3 — 0.25 × VDD1 –0.3 Unit pF V V nA nA V V mA mA kΩ kΩ V V Espressif Systems 20 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 6 Electrical Characteristics 1 VDD is the I/O voltage for pins of a particular power domain. 2 VOH and VOL are measured using high-impedance load. 6.4 Current Consumption Characteristics 6.4.1 Current Consumption in Active Mode The current consumption measurements are taken with a 3.3 V supply at 25 °C ambient te",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 40
  },
  {
    "text": "n Active Mode The current consumption measurements are taken with a 3.3 V supply at 25 °C ambient temperature. TX current consumption is rated at a 100% duty cycle. RX current consumption is rated when the peripherals are disabled and the CPU idle. Table 12: Current Consumption for Wi-Fi (2.4 GHz) in Active Mode Work mode Description Peak (mA) Active (RF working) 802.11b, 1 Mbps, @20.5 dBm 802.11g, 54 Mbps, @18 dBm 802.11n, HT20, MCS7, @17.5 dBm 802.11n, HT40, MCS7, @17 dBm 802.11b/g/n, HT20 802.11n, HT40 TX RX 345 285 280 280 82 84 Note: The content below is excerpted from Section Power Consumption in Other Modes in ESP32-C3 Series Datasheet. 6.4.2 Current Consumption in Other Modes Table 13: Current Consumption in Modem-sleep Mode Mode CPU Frequency (MHz) Description All Peripherals Cloc",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 41
  },
  {
    "text": "3: Current Consumption in Modem-sleep Mode Mode CPU Frequency (MHz) Description All Peripherals Clocks Disabled (mA) All Peripherals Clocks Enabled (mA)1 Typ Modem-sleep2,3 160 80 CPU is idle CPU is running CPU is idle CPU is running 16 23 13 17 21 28 18 22 1 In practice, the current consumption might be different depending on which peripherals are enabled. 2 In Modem-sleep mode, Wi-Fi is clock gated. 3 In Modem-sleep mode, the consumption might be higher when accessing flash. For a flash rated at 80 Mbit/s, in SPI 2-line mode the consumption is 10 mA. Espressif Systems 21 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 6 Electrical Characteristics Table 14: Current Consumption in Low-Power Modes Mode Description Light-sleep VDD SPI and Wi-Fi are powered down, an",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 42
  },
  {
    "text": "t Consumption in Low-Power Modes Mode Description Light-sleep VDD SPI and Wi-Fi are powered down, and all GPIOs are high-impedance Deep-sleep RTC timer + RTC memory Power off CHIP EN is set to low level, the chip is powered off Typ (µA) 130 5 1 Espressif Systems 22 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 7 RF Characteristics 7 RF Characteristics This section contains tables with RF characteristics of the Espressif product. The RF data is measured at the antenna port, where RF cable is connected, including the front-end loss. The external antennas used for the tests on the modules with external antenna connectors have an impedance of 50 Ω.Devices should operate in the center frequency range allocated by regional regulatory authorities. The target center fr",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 43
  },
  {
    "text": "ate in the center frequency range allocated by regional regulatory authorities. The target center frequency range and the target transmit power are configurable by software. See ESP RF Test Tool and Test Guide for instructions. Unless otherwise stated, the RF tests are conducted with a 3.3 V (±5%) supply at 25 ºC ambient temperature. 7.1 Wi-Fi Radio Table 15: Wi-Fi RF Characteristics Name Description Center frequency range of operating channel 2412 ~ 2484 MHz Wi-Fi wireless standard IEEE 802.11b/g/n 7.1.1 Wi-Fi RF Transmitter (TX) Characteristics Table 16: TX Power with Spectral Mask and EVM Meeting 802.11 Standards Rate 802.11b, 1 Mbps 802.11b, 11 Mbps 802.11g, 6 Mbps 802.11g, 54 Mbps 802.11n, HT20, MCS0 802.11n, HT20, MCS7 802.11n, HT40, MCS0 802.11n, HT40, MCS7 Min Typ Max (dBm) (dBm) (",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 44
  },
  {
    "text": "1n, HT20, MCS0 802.11n, HT20, MCS7 802.11n, HT40, MCS0 802.11n, HT40, MCS7 Min Typ Max (dBm) (dBm) (dBm) — — — — — — — — 20.5 20.5 20.0 18.0 19.0 17.5 18.5 17.0 — — — — — — — — Table 17: TX EVM Test1 Rate 802.11b, 1 Mbps, @20.5 dBm 802.11b, 11 Mbps, @20.5 dBm 802.11g, 6 Mbps, @20 dBm 802.11g, 54 Mbps, @18 dBm 802.11n, HT20, MCS0, @19 dBm Min (dB) Typ (dB) Limit (dB) — –24.5 — –25.0 — –23.0 — –28.0 — –23.5 –10 –10 –5 –25 –5 Cont’d on next page Espressif Systems 23 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 7 RF Characteristics Table 17 – cont’d from previous page Rate 802.11n, HT20, MCS7, @17.5 dBm 802.11n, HT40, MCS0, @18.5 dBm 802.11n, HT40, MCS7, @17 dBm Min (dB) Typ (dB) Limit (dB) — –29.5 — –26.5 — –29.5 –27 –5 –27 1 EVM is measured at the corresponding ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 45
  },
  {
    "text": " (dB) Typ (dB) Limit (dB) — –29.5 — –26.5 — –29.5 –27 –5 –27 1 EVM is measured at the corresponding typical TX power provided in Table 16 TX Power with Spectral Mask and EVM Meeting 802.11 Standards above. 7.1.2 Wi-Fi RF Receiver (RX) Characteristics For RX tests, the PER (packet error rate) limit is 8% for 802.11b, and 10% for 802.11g/n/ax. Rate 802.11b, 1 Mbps 802.11b, 2 Mbps 802.11b, 5.5 Mbps 802.11b, 11 Mbps 802.11g, 6 Mbps 802.11g, 9 Mbps 802.11g, 12 Mbps 802.11g, 18 Mbps 802.11g, 24 Mbps 802.11g, 36 Mbps 802.11g, 48 Mbps 802.11g, 54 Mbps 802.11n, HT20, MCS0 802.11n, HT20, MCS1 802.11n, HT20, MCS2 802.11n, HT20, MCS3 802.11n, HT20, MCS4 802.11n, HT20, MCS5 802.11n, HT20, MCS6 802.11n, HT20, MCS7 802.11n, HT40, MCS0 802.11n, HT40, MCS1 802.11n, HT40, MCS2 802.11n, HT40, MCS3 802.11n, H",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 46
  },
  {
    "text": "T20, MCS7 802.11n, HT40, MCS0 802.11n, HT40, MCS1 802.11n, HT40, MCS2 802.11n, HT40, MCS3 802.11n, HT40, MCS4 802.11n, HT40, MCS5 802.11n, HT40, MCS6 Table 18: RX Sensitivity Min Typ Max (dBm) (dBm) (dBm) — –98.0 — –96.0 — –93.0 — –88.6 — –93.0 — –92.0 — –90.8 — –88.4 — –85.4 — –82.0 — — –78.0 –76.4 — –93.0 — –90.8 — –88.2 — –84.6 — — — — –81.4 –77.4 –75.4 –74.4 — –90.0 — –87.6 — –84.8 — — — — –81.8 –78.4 –74.4 –72.6 — — — — — — — — — — — — — — — — — — — — — — — — — — — Cont’d on next page Espressif Systems 24 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 7 RF Characteristics Table 18 – cont’d from previous page Rate 802.11n, HT40, MCS7 Min Typ Max (dBm) (dBm) (dBm) — –71.2 — Table 19: Maximum RX Level Rate 802.11b, 1 Mbps 802.11b, 11 Mbps 802.11g, 6 Mbps 802.1",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 47
  },
  {
    "text": "Bm) — –71.2 — Table 19: Maximum RX Level Rate 802.11b, 1 Mbps 802.11b, 11 Mbps 802.11g, 6 Mbps 802.11g, 54 Mbps 802.11n, HT20, MCS0 802.11n, HT20, MCS7 802.11n, HT40, MCS0 802.11n, HT40, MCS7 Min Typ Max (dBm) (dBm) (dBm) — — — — — — — — 5 5 5 0 5 0 5 0 — — — — — — — — Table 20: RX Adjacent Channel Rejection Rate 802.11b, 1 Mbps 802.11b, 11 Mbps 802.11g, 6 Mbps 802.11g, 54 Mbps 802.11n, HT20, MCS0 802.11n, HT20, MCS7 802.11n, HT40, MCS0 802.11n, HT40, MCS7 Min (dB) Typ (dB) Max (dB) — — — — — — — — 35 35 31 20 31 16 25 11 — — — — — — — — 7.2 Bluetooth 5 (LE) Radio Table 21: Bluetooth LE RF Characteristics Name Description Center frequency range of operating channel 2402 ~ 2480 MHz RF transmit power range –24.0 ~ 20.0 dBm Espressif Systems 25 Submit Documentation Feedback ESP32-C3-WROOM-02 ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 48
  },
  {
    "text": "t power range –24.0 ~ 20.0 dBm Espressif Systems 25 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 7 RF Characteristics 7.2.1 Bluetooth LE RF Transmitter (TX) Characteristics Table 22: Bluetooth LE - Transmitter Characteristics - 1 Mbps Parameter In-band emissions Description F = F0 ± 2 MHz F = F0 ± 3 MHz Modulation characteristics Carrier frequency offset Carrier frequency drift F = F0 ± > 3 MHz ∆ f 1avg ∆ f 2max ∆ f 2avg/∆ f 1avg — |f0 − fn| |f1 − f0| |fn − fn−5| n=2, 3, 4, ..k n=6, 7, 8, ..k Min Typ Max Unit — — — — — — — — — — –37.62 –41.95 –44.48 245.00 208.00 0.93 –9.00 1.17 0.30 4.90 — dBm — dBm — dBm — — — — — — — kHz kHz — kHz kHz kHz kHz Table 23: Bluetooth LE - Transmitter Characteristics - 2 Mbps Parameter In-band emissions Description F = F0 ± 4 MHz",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 49
  },
  {
    "text": "oth LE - Transmitter Characteristics - 2 Mbps Parameter In-band emissions Description F = F0 ± 4 MHz F = F0 ± 5 MHz Modulation characteristics Carrier frequency offset Carrier frequency drift F = F0 ± > 5 MHz ∆ f 1avg ∆ f 2max ∆ f 2avg/∆ f 1avg — |f0 − fn| |f1 − f0| |fn − fn−5| n=2, 3, 4, ..k n=6, 7, 8, ..k Min Typ Max Unit — — — — — — — — — — –43.55 –45.26 –47.00 497.00 398.00 0.95 –9.00 0.46 0.70 6.80 — dBm — dBm — dBm — — — — — — — kHz kHz — kHz kHz kHz kHz Table 24: Bluetooth LE - Transmitter Characteristics - 125 Kbps Parameter In-band emissions Description F = F0 ± 2 MHz F = F0 ± 3 MHz Modulation characteristics Carrier frequency offset Carrier frequency drift F = F0 ± > 3 MHz ∆ f 1avg ∆ f 1max — |f0 − fn| |f0 − f3| |fn − fn−3| n=1, 2, 3, ..k n=7, 8, 9, ..k Min Typ Max Unit — — — — —",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 50
  },
  {
    "text": " ∆ f 1max — |f0 − fn| |f0 − f3| |fn − fn−3| n=1, 2, 3, ..k n=7, 8, 9, ..k Min Typ Max Unit — — — — — — — — — –37.90 –41.00 –42.50 252.00 200.00 –13.70 1.52 0.65 0.70 — dBm — dBm — dBm — — — — — — kHz kHz kHz kHz kHz kHz Espressif Systems 26 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 7 RF Characteristics Table 25: Bluetooth LE - Transmitter Characteristics - 500 Kbps Parameter In-band emissions Description F = F0 ± 2 MHz F = F0 ± 3 MHz Modulation characteristics Carrier frequency offset Carrier frequency drift F = F0 ± > 3 MHz ∆ f 2avg ∆ f 2max — |f0 − fn| |f0 − f3| |fn − fn−3| n=1, 2, 3, ..k n=7, 8, 9, ..k Min Typ Max Unit — — — — — — — — — –37.90 –41.30 –42.80 220.00 205.00 –11.90 1.37 1.09 0.51 — dBm — dBm — dBm — — — — — — kHz kHz kHz kHz kHz kHz 7.2.2 Bl",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 51
  },
  {
    "text": "0 220.00 205.00 –11.90 1.37 1.09 0.51 — dBm — dBm — dBm — — — — — — kHz kHz kHz kHz kHz kHz 7.2.2 Bluetooth LE RF Receiver (RX) Characteristics Table 26: Bluetooth LE - Receiver Characteristics - 1 Mbps Parameter Sensitivity @30.8% PER Description — Maximum received signal @30.8% PER — Co-channel C/I Adjacent channel selectivity C/I Image frequency Adjacent channel to image frequency Out-of-band blocking performance — F = F0 + 1 MHz F = F0 – 1 MHz F = F0 + 2 MHz F = F0 – 2 MHz F ≥ F0 + 3 MHz F ≤ F0 – 3 MHz F ≥ F0 + 4 MHz F ≤ F0 – 4 MHz — F = Fimage + 1 MHz F = Fimage – 1 MHz 30 MHz ~ 2000 MHz 2003 MHz ~ 2399 MHz 2484 MHz ~ 2997 MHz 3000 MHz ~ 12.75 GHz Intermodulation — Min Typ Max Unit — — — — — — — — — — — — — — — — — — — –97 10 7 –4 –4 –29 –31 –33 –35 –35 –37 –35 –40 –33 –6 –26 –25 –5 –",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 52
  },
  {
    "text": "— — — — — — — — — — — — — — — — — –97 10 7 –4 –4 –29 –31 –33 –35 –35 –37 –35 –40 –33 –6 –26 –25 –5 –30 — dBm — dBm — — — — — — — — — — — — dB dB dB dB dB dB dB dB dB dB dB dB — dBm — dBm — dBm — dBm — dBm Espressif Systems 27 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 7 RF Characteristics Table 27: Bluetooth LE - Receiver Characteristics - 2 Mbps Parameter Sensitivity @30.8% PER Description — Maximum received signal @30.8% PER — Co-channel C/I Adjacent channel selectivity C/I Image frequency Adjacent channel to image frequency Out-of-band blocking performance — F = F0 + 2 MHz F = F0 – 2 MHz F = F0 + 4 MHz F = F0 – 4 MHz F ≥ F0 + 6 MHz F ≤ F0 – 6 MHz — F = Fimage + 2 MHz F = Fimage – 2 MHz(2) 30 MHz ~ 2000 MHz 2003 MHz ~ 2399 MHz 2484 MHz ~ 2997 MHz 3000 MHz ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 53
  },
  {
    "text": "ge + 2 MHz F = Fimage – 2 MHz(2) 30 MHz ~ 2000 MHz 2003 MHz ~ 2399 MHz 2484 MHz ~ 2997 MHz 3000 MHz ~ 12.75 GHz Intermodulation — Min Typ Max Unit — — — — — — — — — — — — — — — — — –93 5 10 –8 –7 –32 –34 –39 –39 –32 –39 –8 –12 –30 –28 –6 –29 — dBm — dBm — — — — — — — — — — dB dB dB dB dB dB dB dB dB dB — dBm — dBm — dBm — dBm — dBm Table 28: Bluetooth LE - Receiver Characteristics - 125 Kbps Parameter Sensitivity @30.8% PER Description — Maximum received signal @30.8% PER — Co-channel C/I Adjacent channel selectivity C/I Image frequency Adjacent channel to image frequency — F = F0 + 1 MHz F = F0 – 1 MHz F = F0 + 2 MHz F = F0 – 2 MHz F ≥ F0 + 3 MHz F ≤ F0 – 3 MHz F ≥ F0 + 4 MHz F ≤ F0 – 4 MHz — F = Fimage + 1 MHz F = Fimage – 1 MHz Min — — — — — — — — — — — — — — Typ –105 10 2 –6 –4 –33 –41",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 54
  },
  {
    "text": " — F = Fimage + 1 MHz F = Fimage – 1 MHz Min — — — — — — — — — — — — — — Typ –105 10 2 –6 –4 –33 –41 –37 –46 –40 –49 –40 –46 –37 Max Unit — dBm — dBm — — — — — — — — — — — — dB dB dB dB dB dB dB dB dB dB dB dB Table 29: Bluetooth LE - Receiver Characteristics - 500 Kbps Parameter Sensitivity @30.8% PER Description — Maximum received signal @30.8% PER — Co-channel C/I — Min — — — Typ –101 10 3 Max Unit — dBm — dBm — dB Cont’d on next page Espressif Systems 28 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 7 RF Characteristics Parameter Adjacent channel selectivity C/I Image frequency Adjacent channel to image frequency Table 29 – cont’d from previous page Description F = F0 + 1 MHz F = F0 – 1 MHz F = F0 + 2 MHz F = F0 – 2 MHz F ≥ F0 + 3 MHz F ≤ F0 – 3 MHz F ≥ F0 ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 55
  },
  {
    "text": "on F = F0 + 1 MHz F = F0 – 1 MHz F = F0 + 2 MHz F = F0 – 2 MHz F ≥ F0 + 3 MHz F ≤ F0 – 3 MHz F ≥ F0 + 4 MHz F ≤ F0 – 4 MHz — F = Fimage + 1 MHz F = Fimage – 1 MHz Min Typ Max Unit — — — — — — — — — — — –6 –7 –34 –37 –38 –40 –40 –42 –40 –45 –38 — — — — — — — — — — — dB dB dB dB dB dB dB dB dB dB dB Espressif Systems 29 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 8 Module Schematics This is the reference design of the module. 8 l M o d u e S c h e m a t i c s Figure 4: ESP32-C3-WROOM-02 Schematics S u b m i t D o c u m e n t a t i o n F e e d b a c k E s p r e s s i f S y s t e m s 3 0 E S P 3 2 - C 3 - W R O O M - 0 2 & W R O O M - 0 2 U D a t a s h e e t v 1 . 4 5544332211DDCCBBAAThe values of C8, L2 and C9vary with the actual PCB board.The values of C1 and C",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 56
  },
  {
    "text": "4 5544332211DDCCBBAAThe values of C8, L2 and C9vary with the actual PCB board.The values of C1 and C2 vary withthe selection of the crystal.The value of R1 varies with the actualPCB board.Pin.16IO2Pin.15IO3Pin.2ENPin.3IO4Pin.4IO5Pin.5IO6Pin.6IO7Pin.7IO8Pin.8IO9Pin.9GNDPin.11RXDPin.12TXDPin.13IO18Pin.13V3PCB ANTENNAPin.18IO0Pin.17IO1Pin.14IO19Pin.10IO10EPADESP32-C3-WROOM-02(pin-out)NC: No component.GPIO19CHIP ENGPIO4GPIO5GPIO6GPIO7GPIO8U0RXDGPIO18LNA INGPIO9GPIO10GPIO0GPIO1SPICS0SPIDSPIQSPICLKSPIWPSPIHDGPIO2GPIO3RF ANTU0TXDGPIO6GPIO7GPIO8GPIO9U0RXDGPIO18SPICLKSPICS0SPIHDCHIP ENGPIO19U0TXDGPIO10GPIO4GPIO5GPIO0GPIO1GPIO3GPIO2SPIWPSPIDSPIQGNDVDD33GNDGNDGNDGNDGNDGNDGNDGNDVDD33GNDGNDGNDVDD33VDD SPIVDD33GNDVDD SPIVDD33GNDGNDGNDVDD33GNDGNDGNDTitleSizePage NameRevDate:SheetofConfidential and Propri",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 57
  },
  {
    "text": "IVDD33GNDVDD SPIVDD33GNDGNDGNDVDD33GNDGNDGNDTitleSizePage NameRevDate:SheetofConfidential and Proprietary<02 ESP32-C3-WROOM-02>V1.6ESP32-C3-WROOM-02A322Wednesday, August 11, 2021TitleSizePage NameRevDate:SheetofConfidential and Proprietary<02 ESP32-C3-WROOM-02>V1.6ESP32-C3-WROOM-02A322Wednesday, August 11, 2021TitleSizePage NameRevDate:SheetofConfidential and Proprietary<02 ESP32-C3-WROOM-02>V1.6ESP32-C3-WROOM-02A322Wednesday, August 11, 2021C1TBDC9TBDD1ESDU3FLASH-3V3/CS1DO2/WP3GND4DI5CLK6/HOLD7VCC8R4100R7100R6100C120.1uFR10ANT1PCB ANT12R5100C100.1uFC31uFR2499R3100L10C2TBDC8TBDC60.1uFL2TBDC510uFC410nFC7NCC111uFU2ESP32-C3LNA IN1VDD3P32VDD3P33XTAL 32K P4XTAL 32K N5GPIO26CHIP EN7MTMS9MTDI10VDD3P3 RTC11MTCK12MTDO13GPIO814GPIO915GPIO1016VDD3P3 CPU17VDD SPI18SPIHD19SPIWP20SPICS021SPICLK22SPID23S",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 58
  },
  {
    "text": "P3 RTC11MTCK12MTDO13GPIO814GPIO915GPIO1016VDD3P3 CPU17VDD SPI18SPIHD19SPIWP20SPICS021SPICLK22SPID23SPIQ24U0RXD27U0TXD28XTAL N29XTAL P30GND33GPIO38VDDA32VDDA31GPIO1926GPIO1825U140MHz(±10ppm)XIN1GND2XOUT3GND4R810K(NC) 8 l M o d u e S c h e m a t i c s Figure 5: ESP32-C3-WROOM-02U Schematics S u b m i t D o c u m e n t a t i o n F e e d b a c k E s p r e s s i f S y s t e m s 3 1 E S P 3 2 - C 3 - W R O O M - 0 2 & W R O O M - 0 2 U D a t a s h e e t v 1 . 4 5544332211DDCCBBAAThe values of C8, L2 and C9vary with the actual PCB board.The values of C1 and C2 vary withthe selection of the crystal.The value of R1 varies with the actualPCB board.Pin.16IO2Pin.15IO3Pin.2ENPin.3IO4Pin.4IO5Pin.5IO6Pin.6IO7Pin.7IO8Pin.8IO9Pin.9GNDPin.11RXDPin.12TXDPin.13IO18Pin.13V3Pin.18IO0Pin.17IO1Pin.14IO19Pin.10IO1",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 59
  },
  {
    "text": "IO7Pin.7IO8Pin.8IO9Pin.9GNDPin.11RXDPin.12TXDPin.13IO18Pin.13V3Pin.18IO0Pin.17IO1Pin.14IO19Pin.10IO10ESP32-C3-WROOM-02U(pin-out)EPADNC: No component.GPIO19CHIP ENGPIO4GPIO5GPIO6GPIO7GPIO8U0RXDGPIO18LNA INGPIO9GPIO10GPIO0GPIO1SPICS0SPIDSPIQSPICLKSPIWPSPIHDGPIO2GPIO3RF ANTU0TXDGPIO6GPIO7GPIO8GPIO9U0RXDGPIO18SPICLKSPICS0SPIHDCHIP ENGPIO19U0TXDGPIO10GPIO4GPIO5GPIO0GPIO1GPIO3GPIO2SPIWPSPIDSPIQGNDVDD33GNDGNDGNDGNDGNDGNDGNDGNDVDD33GNDGNDVDD33VDD SPIVDD33GNDVDD SPIVDD33GNDGNDGNDVDD33GNDGNDGNDGNDTitleSizePage NameRevDate:SheetofConfidential and Proprietary<02 ESP32-C3-WROOM-02U>V1.3ESP32-C3-WROOM-02UA422Thursday, July 22, 2021TitleSizePage NameRevDate:SheetofConfidential and Proprietary<02 ESP32-C3-WROOM-02U>V1.3ESP32-C3-WROOM-02UA422Thursday, July 22, 2021TitleSizePage NameRevDate:SheetofConfident",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 60
  },
  {
    "text": "ROOM-02U>V1.3ESP32-C3-WROOM-02UA422Thursday, July 22, 2021TitleSizePage NameRevDate:SheetofConfidential and Proprietary<02 ESP32-C3-WROOM-02U>V1.3ESP32-C3-WROOM-02UA422Thursday, July 22, 2021C1TBDANT1CONN123C9TBDD1ESDU3FLASH-3V3/CS1DO2/WP3GND4DI5CLK6/HOLD7VCC8R4100R7100R6100C120.1uFR10R5100C100.1uFC31uFR2499R3100L10C2TBDC8TBDC60.1uFL2TBDC510uFC410nFC7NCC111uFU2ESP32-C3LNA IN1VDD3P32VDD3P33XTAL 32K P4XTAL 32K N5GPIO26CHIP EN7MTMS9MTDI10VDD3P3 RTC11MTCK12MTDO13GPIO814GPIO915GPIO1016VDD3P3 CPU17VDD SPI18SPIHD19SPIWP20SPICS021SPICLK22SPID23SPIQ24U0RXD27U0TXD28XTAL N29XTAL P30GND33GPIO38VDDA32VDDA31GPIO1926GPIO1825U140MHz(±10ppm)XIN1GND2XOUT3GND4R810K(NC) 9 Peripheral Schematics 9 Peripheral Schematics This is the typical application circuit of the module connected with peripheral components (f",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 61
  },
  {
    "text": "matics This is the typical application circuit of the module connected with peripheral components (for example, power supply, antenna, reset button, JTAG interface, and UART interface). Figure 6: Peripheral Schematics • Soldering the EPAD to the ground of the base board is not a must, however, it can optimize thermal performance. If you choose to solder it, please apply the correct amount of soldering paste. Too much soldering paste may increase the gap between the module and the baseboard. As a result, the adhesion between other pins and the baseboard may be poor. • To ensure that the power supply to the ESP32-C3 chip is stable during power-up, it is advised to add an RC delay circuit at the EN pin. The recommended setting for the RC delay circuit is usually R = 10 kΩ and C = 1 µF. Howeve",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 62
  },
  {
    "text": "e EN pin. The recommended setting for the RC delay circuit is usually R = 10 kΩ and C = 1 µF. However, specific parameters should be adjusted based on the power-up timing of the module and the power-up and reset sequence timing of the chip. For ESP32-C3’s power-up and reset sequence timing diagram, please refer to ESP32-C3 Series Datasheet > Section Power Supply. Espressif Systems 32 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 5544332211DDCCBBAANC: No component.IO4IO5IO6IO7IO1IO19IO10IO2RXDIO3TXDIO0IO18ENIO9ENIO8TDITMSTCKTDOUSB D-USB D+GNDGNDGNDGNDGNDGNDVDD33GNDVDD33VDD33VDD33GNDGNDGNDC40.1uFC20.1uFR1TBDR20C712pF(NC)R60C3TBDR910KR50(NC)C812pF(NC)X132.768kHz(NC)12JP1JTAG11223344JP2Boot Option1122SW1R40JP3USB1122R810KC110uFR7NCC6TBDC5TBDR30(NC)U1ESP32-C3-WROOM-",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 63
  },
  {
    "text": "12JP1JTAG11223344JP2Boot Option1122SW1R40JP3USB1122R810KC110uFR7NCC6TBDC5TBDR30(NC)U1ESP32-C3-WROOM-02/ESP32-C3-WROOM-02U3V31EN2IO43IO54IO65IO76IO87IO98GND9IO1010RXD11TXD12IO1813IO1914IO315IO216IO117IO018EPAD19JP4UART11223344 10 Physical Dimensions 10 Physical Dimensions 10.1 Module Dimensions Figure 7: ESP32-C3-WROOM-02 Physical Dimensions Figure 8: ESP32-C3-WROOM-02U Physical Dimensions Note: For information about tape, reel, and product marking, please refer to Espressif Module Packaging Information. Espressif Systems 33 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 3.2±0.150.812.3715.7Ø0.50.711.1520±0.15618 x 0.9120.91.5Top ViewSide ViewBottom View18 x 0.8518 x 0.98.046.72.90.70.42.90.70.418±0.1518 x 0.45Unit: mm18 x Ø0.553.2±0.150.80.781.1214.3±0.1518 x 0.",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 64
  },
  {
    "text": " x 0.98.046.72.90.70.42.90.70.418±0.1518 x 0.45Unit: mm18 x Ø0.553.2±0.150.80.781.1214.3±0.1518 x 0.9120.91.5Top ViewSide ViewBottom View18 x 0.8518 x 0.98.046.72.90.70.42.90.350.418±0.1518 x 0.45Unit: mm12.7515.758.8511.552.32.75Ø0.518 x Ø0.550.350.7 10 Physical Dimensions 10.2 Dimensions of External Antenna Connector ESP32-C3-WROOM-02U uses the first generation external antenna connector as shown in Figure 9 Dimensions of External Antenna Connector. This connector is compatible with the following connectors: • U.FL Series connector from Hirose • MHF I connector from I-PEX • AMC connector from Amphenol Figure 9: Dimensions of External Antenna Connector Espressif Systems 34 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Unit: mm 11 PCB Layout Recommendations 11 ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 65
  },
  {
    "text": "ion Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Unit: mm 11 PCB Layout Recommendations 11 PCB Layout Recommendations 11.1 PCB Land Pattern This section provides the following resources for your reference: • Figures for recommended PCB land patterns with all the dimensions needed for PCB design. See Figure 10 ESP32-C3-WROOM-02 Recommended PCB Land Pattern and Figure 11 ESP32-C3-WROOM-02U Recommended PCB Land Pattern. • Source files of recommended PCB land patterns to measure dimensions not covered in Figure 10 and Figure 11. You can view the source files for ESP32-C3-WROOM-02 and ESP32-C3-WROOM-02U with Autodesk Viewer. • 3D models of ESP32-C3-WROOM-02 and ESP32-C3-WROOM-02U. Please make sure that you download the 3D model file in .STEP format (beware that some browsers might add ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 66
  },
  {
    "text": " make sure that you download the 3D model file in .STEP format (beware that some browsers might add .txt). Figure 10: ESP32-C3-WROOM-02 Recommended PCB Land Pattern Espressif Systems 35 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Unit: mmCopperVia for thermal pad191810Antenna Area6201.518 x 1.518 x 0.90.90.52.92.90.70.70.46.79.960.4180.517.57.1 11 PCB Layout Recommendations Figure 11: ESP32-C3-WROOM-02U Recommended PCB Land Pattern 11.2 Module Placement for PCB Design If module-on-board design is adopted, attention should be paid while positioning the module on the base board. The interference of the base board on the module’s antenna performance should be minimized. For details about module placement for PCB design, please refer to ESP32-C3 Hardware Design G",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 67
  },
  {
    "text": "mized. For details about module placement for PCB design, please refer to ESP32-C3 Hardware Design Guidelines > Section Positioning a Module on a Base Board. Espressif Systems 36 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Unit: mmCopperVia for thermal pad19181014.31.518 x 1.518 x 0.90.90.52.92.90.70.70.46.79.960.4180.517.51.4 12 Product Handling 12 Product Handling 12.1 Storage Conditions The products sealed in moisture barrier bags (MBB) should be stored in a non-condensing atmospheric environment of < 40 °C and 90%RH. The module is rated at the moisture sensitivity level (MSL) of 3. After unpacking, the module must be soldered within 168 hours with the factory conditions 25±5 °C and 60%RH. If the above conditions are not met, the module needs to be baked. ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 68
  },
  {
    "text": "ry conditions 25±5 °C and 60%RH. If the above conditions are not met, the module needs to be baked. 12.2 Electrostatic Discharge (ESD) • Human body model (HBM): ±2000 V • Charged-device model (CDM): ±500 V 12.3 Reflow Profile Solder the module in a single reflow. Figure 12: Reflow Profile Espressif Systems 37 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 50100015020025020010050150250 Time (s)21725Preheating150 – 200 °C60 – 120 sRamp-up25 – 150 °C60 – 90 s1 – 3 °C/sSoldering＞ 217 °C60 – 90 sPeak temperature: 235 – 250 °CPeak time: 30 – 70 sSoldering time: ＞ 30 sSolder: Sn-Ag-Cu (SAC305) lead-free solderTemperature (°C)180230Cooling＜ 180 °C–5 ~ –1 °C/s 12 Product Handling 12.4 Ultrasonic Vibration Avoid exposing Espressif modules to vibration from ultrasonic equi",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 69
  },
  {
    "text": "andling 12.4 Ultrasonic Vibration Avoid exposing Espressif modules to vibration from ultrasonic equipment, such as ultrasonic welders or ultrasonic cleaners. This vibration may induce resonance in the in-module crystal and lead to its malfunction or even failure. As a consequence, the module may stop working or its performance may deteriorate. Espressif Systems 38 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Related Documentation and Resources Related Documentation and Resources Related Documentation • ESP32-C3 Series Datasheet – Specifications of the ESP32-C3 hardware. • ESP32-C3 Technical Reference Manual – Detailed information on how to use the ESP32-C3 memory and periph- erals. • ESP32-C3 Hardware Design Guidelines – Guidelines on how to integrate the ESP3",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 70
  },
  {
    "text": "y and periph- erals. • ESP32-C3 Hardware Design Guidelines – Guidelines on how to integrate the ESP32-C3 into your hardware prod- uct. • ESP32-C3 Series SoC Errata – Descriptions of known errors in ESP32-C3 series of SoCs. • Certificates https://espressif.com/en/support/documents/certificates • ESP32-C3 Product/Process Change Notifications (PCN) https://espressif.com/en/support/documents/pcns?keys=ESP32-C3 • ESP32-C3 Advisories – Information on security, bugs, compatibility, component reliability. https://espressif.com/en/support/documents/advisories?keys=ESP32-C3 • Documentation Updates and Update Notification Subscription https://espressif.com/en/support/download/documents Developer Zone • ESP-IDF Programming Guide for ESP32-C3 – Extensive documentation for the ESP-IDF development framew",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 71
  },
  {
    "text": " ESP-IDF Programming Guide for ESP32-C3 – Extensive documentation for the ESP-IDF development framework. • ESP-IDF and other development frameworks on GitHub. https://github.com/espressif • ESP32 BBS Forum – Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers. https://esp32.com/ • The ESP Journal – Best Practices, Articles, and Notes from Espressif folks. https://blog.espressif.com/ • See the tabs SDKs and Demos, Apps, Tools, AT Firmware. https://espressif.com/en/support/download/sdks-demos Products • ESP32-C3 Series SoCs – Browse through all ESP32-C3 SoCs. https://espressif.com/en/products/socs?id=ESP32-C3 • ESP32-C3 Series Modules – Browse through all ESP32-C3-based modules",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 72
  },
  {
    "text": "m/en/products/socs?id=ESP32-C3 • ESP32-C3 Series Modules – Browse through all ESP32-C3-based modules. https://espressif.com/en/products/modules?id=ESP32-C3 • ESP32-C3 Series DevKits – Browse through all ESP32-C3-based devkits. https://espressif.com/en/products/devkits?id=ESP32-C3 • ESP Product Selector – Find an Espressif hardware product suitable for your needs by comparing or applying filters. https://products.espressif.com/ /product-selector?language=en Contact Us • See the tabs Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples (Online stores), Become Our Supplier, Comments & Suggestions. https://espressif.com/en/contact-us/sales-questions Espressif Systems 39 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Revision Histo",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 73
  },
  {
    "text": "Systems 39 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Revision History Revision History Date Version Release notes 2024-09-19 v1.4 • Deleted the ESP32-C3-WROOM-02-N8 and ESP32-C3-WROOM-02U-N8 variants, updated notes about customizing modules with 8 MB or 16 MB flash, and updated flash program/erase cycles, data retention time (note 4) and maximum clock frequency (note 7)in Table ESP32-C3-WROOM-02 (ANT) Series Comparison1 and Table ESP32-C3-WROOM-02U (CONN) Series Comparison • Improved the wording and structure of following sections: – Updated Section ”Strapping Pins” and renamed to 4 Boot Configu- rations – Added Chapter 5 Peripherals – Updated Table ”Wi-Fi RF Standards” and renamed to ”Wi-Fi RF Char- acteristics” – Added Section 11.2 Module Placement for PC",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 74
  },
  {
    "text": " Standards” and renamed to ”Wi-Fi RF Char- acteristics” – Added Section 11.2 Module Placement for PCB Design – Optimized Figure 12 Reflow Profile 2023-02-01 v1.3 • Added module variants ESP32-C3-WROOM-02-N8 and ESP32-C3- WROOM-02U-N8 • Updated the maximum value of ”RF power control range” to 20 dBm in Table Bluetooth LE RF Characteristics 2022-11-08 v1.2 • Changed Table Ordering Information to Table ESP32-C3-WROOM-02 (ANT) Series Comparison1 and Table ESP32-C3-WROOM-02U (CONN) Series Comparison • Updated test condition descriptions and data in Section 6.4 Current Con- sumption Characteristics • Updated ”RF power control range” in Table Bluetooth LE RF Characteris- tics • Added descriptions in Section 11.1 PCB Land Pattern 2022-06-13 v1.1 Updated Table Ordering Information Cont’d on next pa",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 75
  },
  {
    "text": "n Section 11.1 PCB Land Pattern 2022-06-13 v1.1 Updated Table Ordering Information Cont’d on next page Espressif Systems 40 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Revision History Date Version Release notes Cont’d from previous page 2021-08-20 v1.0 • Updated module description on the title page • Deleted Section ”About This Document” • Restructured Section 1.1 Features • Updated Table 17 TX EVM Test1 • Updated Table 20 RX Adjacent Channel Rejection • Updated Chapter 8 Module Schematics • Updated ESP32-C3-WROOM-02U Module Dimensions • Added descriptions in Section 10.2 Dimensions of External Antenna Con- nector • Updated Section ”Learning Resources” and renamed to Related Docu- mentation and Resources • Replaced ”chip family” with ”chip series” following ",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 76
  },
  {
    "text": "amed to Related Docu- mentation and Resources • Replaced ”chip family” with ”chip series” following Espressif’s taxonomy 2021-05-17 v0.7 2021-04-16 2021-03-05 v0.6 v0.5 • Updated Section 4 Boot Configurations • Updated ESP32-C3-WROOM-02U Module Dimensions Added information about ESP32-C3-WROOM-02U module Preliminary release Espressif Systems 41 Submit Documentation Feedback ESP32-C3-WROOM-02 & WROOM-02U Datasheet v1.4 Disclaimer and Copyright Notice Information in this document, including URL references, is subject to change without notice. ALL THIRD PARTY’S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY. NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WA",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 77
  },
  {
    "text": "UMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein. The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG. All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged. Copyright © 2024 Espressif Systems (Shanghai) Co., Ltd. All rights reserved. www.espressif",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 78
  },
  {
    "text": "owledged. Copyright © 2024 Espressif Systems (Shanghai) Co., Ltd. All rights reserved. www.espressif.com",
    "source_file": "esp32-c3-wroom-02_datasheet_en.pdf",
    "chunk_id": 79
  },
  {
    "text": "Amphenol P/N(1P) : GSD09001XSEU P/N(1P) : GSD09001XSEU GSD09001XSEU GSD09001XSEU Q'TY(Q) : 350 350 Q'TY(Q) : 2100 2100 P/O(K) DATE G.W. : 411-012345-001 411-012345-001 : MM/DD/YYYY : X.XX KG RoHS P/O(K) DATE G.W. : 411-012345-001 411-012345-001 : MM/DD/YYYY : X.XX KG RoHS Amphenol Taiwan Corporation Amphenol Taiwan Corporation Amphenol",
    "source_file": "gsd09001xseu.pdf",
    "chunk_id": 0
  },
  {
    "text": "LM1117 800-mA, Low-Dropout Linear Regulator LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 1 Features 3 Description • For a newer drop-in alternative, see the TLV1117 • For drop-in replacements in fixed output SOT-223 package configuration and improved functionality, see the TLV761 • Available in 1.8 V, 2.5 V, 3.3 V, 5 V, and adjustable versions • Space-saving SOT-223 and WSON packages • Current limiting and thermal protection • Output current: 800 mA • Line regulation: 0.2% (maximum) • Load regulation: 0.4% (maximum) • Temperature range: – LM1117: 0°C to +125°C – LM1117I: –40°C to +125°C 2 Applications • AC drive power stage modules • Merchant network and server PSU • Industrial AC/DC • Ultrasound scanners • Servo drive control modules The LM1117 is a low dropout voltage regulator",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 0
  },
  {
    "text": "DC • Ultrasound scanners • Servo drive control modules The LM1117 is a low dropout voltage regulator with a dropout of 1.2 V at 800 mA of load current. The LM1117 is available in an adjustable version, which can set the output voltage from 1.25 V to 13.8 V with only two external resistors. In addition, the device is available in five fixed voltages, 1.8 V, 2.5 V, 3.3 V, and 5 V. thermal The LM1117 offers current shutdown. The circuit includes a Zener trimmed band- gap reference to assure output voltage accuracy to within ±1%. limiting and A minimum of 10-µF tantalum capacitor is required at the output to improve the transient response and stability. Package Information PART NUMBER PACKAGE(1) BODY SIZE (NOM) LM1117, LM1117I DCY (SOT-223, 4) 6.50 mm × 3.50 mm NDE (TO-220, 3) 14.986 mm × 10.1",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 1
  },
  {
    "text": " BODY SIZE (NOM) LM1117, LM1117I DCY (SOT-223, 4) 6.50 mm × 3.50 mm NDE (TO-220, 3) 14.986 mm × 10.16 mm NDP (TO-252, 3) 6.58 mm × 6.10 mm NGN (WSON, 8) 4.00 mm × 4.00 mm KTT (TO-263, 3) 10.18 mm × 8.41 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. Adjustable Output Regulator An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 www.ti.com Table of Contents 1 Features............................................................................1 2 Applications..................................................................... 1 3 Descrip",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 2
  },
  {
    "text": "...1 2 Applications..................................................................... 1 3 Description.......................................................................1 4 Revision History.............................................................. 2 5 Device Comparison Table...............................................3 6 Pin Configuration and Functions...................................3 7 Specifications.................................................................. 4 7.1 Absolute Maximum Ratings........................................ 4 7.2 ESD Ratings............................................................... 4 7.3 Recommended Operating Conditions.........................4 7.4 Thermal Information....................................................4 7.5 LM1117 Electric",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 3
  },
  {
    "text": "..4 7.4 Thermal Information....................................................4 7.5 LM1117 Electrical Characteristics............................... 5 7.6 LM1117I Electrical Characteristics.............................. 7 7.7 Typical Characteristics................................................ 9 8 Detailed Description...................................................... 11 8.1 Overview................................................................... 11 8.2 Functional Block Diagram......................................... 11 8.3 Feature Description...................................................11 8.4 Device Functional Modes..........................................13 9 Application and Implementation.................................. 14 9.1 Application Information.................",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 4
  },
  {
    "text": "and Implementation.................................. 14 9.1 Application Information............................................. 14 9.2 Typical Application.................................................... 14 9.3 System Examples..................................................... 16 9.4 Power Supply Recommendations.............................17 9.5 Layout....................................................................... 17 10 Device and Documentation Support..........................22 10.1 Documentation Support.......................................... 22 10.2 Receiving Notification of Documentation Updates..22 10.3 Support Resources................................................. 22 10.4 Trademarks............................................................. 22 10.5 Electrostat",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 5
  },
  {
    "text": " 22 10.4 Trademarks............................................................. 22 10.5 Electrostatic Discharge Caution..............................22 10.6 Glossary..................................................................22 11 Mechanical, Packaging, and Orderable Information.................................................................... 22 4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision P (July 2022) to Revision Q (January 2023) Page • Added drop-in replacement bullet for TLV761 to Features section.....................................................................1 Changes from Revision O (June 2020) to Revision P (July 2022) Page • Updated the numbering format for tables, figures, and",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 6
  },
  {
    "text": "O (June 2020) to Revision P (July 2022) Page • Updated the numbering format for tables, figures, and cross-references throughout the document..................1 2 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: LM1117 www.ti.com 5 Device Comparison Table IOUT 800 mA PARAMETER Input voltage range (max) Load regulation accuracy PSRR (120 Hz) 15 1.6 75 Recommended operating temperature 0 – 125 SOT-223 TJA TO-220 TJA TO-252 TJA TO-263 TJA WSON-8 TJA 61.6 23.8 45.1 41.3 39.3 LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 LM1117 TLV1117 UNIT 15 1.6 75 -40 – 125 104.3 30.1 50.9 27.5 38.3 V % dB °C °C/W °C/W °C/W °C/W °C/W 6 Pin Configuration and Functions Figure 6-1. DCY Package, 4-Pin SOT (Top View) Figure 6-2. NDE Package, 3-Pin TO-220 (Top",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 7
  },
  {
    "text": "d Functions Figure 6-1. DCY Package, 4-Pin SOT (Top View) Figure 6-2. NDE Package, 3-Pin TO-220 (Top View) Figure 6-3. KTT Package, 3-Pin TO-263 (Top View) Figure 6-4. NDP Package, 3-Pin TO-252 (Top View) When using the WSON package pins 2, 3, and 4 must be connected together and pins 5, 6, and 7 must be connected together. Figure 6-5. NGN Package, 8-Pin WSON (Top View) Table 6-1. Pin Functions PIN NAME TO-252 WSON SOT-223 TO-263 TO-220 ADJ/GND VIN VOUT 1 3 2 , TAB 1 2, 3, 4 5, 6, 7, TAB 1 3 1 3 1 3 2, 4 2, TAB 2, TAB I/O — I O DESCRIPTION Adjust pin for adjustable output option. Ground pin for fixed output option. Input voltage pin for the regulator Output voltage pin for the regulator Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 3 Product Folder Links: LM1117 ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 8
  },
  {
    "text": "right © 2023 Texas Instruments Incorporated Submit Document Feedback 3 Product Folder Links: LM1117 NOT CONNECTEDVOUTVOUTVOUT12348765ADJ/GNDVINVINVINVOUT LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 7 Specifications 7.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted)(1) Maximum input voltage (VIN to GND) Power dissipation(2) Junction temperature (TJ)(2) Storage temperature, Tstg www.ti.com MIN MAX 20 Internally Limited –65 150 150 UNIT V °C °C (1) (2) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposur",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 9
  },
  {
    "text": "these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The maximum power dissipation is a function of TJ(max) , RθJA, and TA. The maximum allowable power dissipation at any ambient temperature is PD = (TJ(max)–TA)/RθJA. All numbers apply for packages soldered directly into a PCB. 7.2 ESD Ratings V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) VALUE ±2000 UNIT V (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance. 7.3 Recommended Operating Conditions over operating free-air temperature range (unless othe",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 10
  },
  {
    "text": "ormance. 7.3 Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted) Input voltage (VIN to GND) Junction temperature (TJ)(1) LM1117 LM1117I MIN MAX UNIT 0 −40 V °C 15 125 125 (1) The maximum power dissipation is a function of TJ(max) , RθJA, and TA. The maximum allowable power dissipation at any ambient temperature is PD = (TJ(max)–TA)/RθJA. All numbers apply for packages soldered directly into a PCB. 7.4 Thermal Information THERMAL METRIC(1) LM1117, LM1117I DCY (SOT-223) 4 PINS NDE (TO-220) 3 PINS NDP (TO-252) 3 PINS NGN (WSON) 8 PINS KTT (TO-263) 3 PINS RθJA RθJC(top) RθJB ψJT ψJB Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter Junct",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 11
  },
  {
    "text": "mal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter RθJC(bot) Junction-to-case (bottom) thermal resistance 61.6 42.5 10.4 2.9 10.3 — 23.8 16.6 5.3 3.1 5.3 1.5 45.1 52.1 29.8 4.5 29.4 1.3 39.3 31.4 16.5 0.3 16.7 5.6 41.3 44.1 24.2 10.9 23.2 1.3 UNIT °C/W °C/W °C/W °C/W °C/W °C/W (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report. 4 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: LM1117 www.ti.com 7.5 LM1117 Electrical Characteristics unless otherwise specified, TJ = 25°C LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 PARAMETER TEST CONDITIONS MIN(1) TYP(2) MAX(1)",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 12
  },
  {
    "text": "M1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 PARAMETER TEST CONDITIONS MIN(1) TYP(2) MAX(1) UNIT 1.25 1.25 1.8 1.8 2.5 2.5 3.3 3.3 5 5 1.238 1.225 1.782 1.746 2.475 2.45 3.267 3.235 4.95 4.9 LM1117-ADJ IOUT = 10 mA, VIN – VOUT = 2 V, TJ = 25°C VREF Reference voltage LM1117-ADJ 10 mA ≤ IOUT ≤ 800 mA, 1.4 V ≤ VIN – VOUT ≤ 10 V TJ = 25°C over the junction temperature range 0°C to 125°C LM1117-1.8 IOUT = 10 mA, VIN = 3.8 V, TJ = 25°C LM1117-1.8 0 ≤ IOUT ≤ 800 mA, 3.2 V ≤ VIN ≤ 10 V TJ = 25°C over the junction temperature range 0°C to 125°C LM1117-2.5 IOUT = 10 mA, VIN = 4.5 V, TJ = 25°C VOUT Output voltage LM1117-2.5 0 ≤ IOUT ≤ 800 mA, 3.9 V ≤ VIN ≤ 10 V LM1117-3.3 IOUT = 10 mA, VIN = 5 V TJ = 25°C LM1117-3.3 0 ≤ IOUT ≤ 800 mA, 4.75 V ≤ VIN ≤ 10 V LM1117-5.0 IOUT = 10 mA, VIN = 7 V, T",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 13
  },
  {
    "text": " V TJ = 25°C LM1117-3.3 0 ≤ IOUT ≤ 800 mA, 4.75 V ≤ VIN ≤ 10 V LM1117-5.0 IOUT = 10 mA, VIN = 7 V, TJ = 25°C LM1117-5.0 0 ≤ IOUT ≤ 800 mA, 6.5 V ≤ VIN ≤ 12 V LM1117-ADJ IOUT = 10mA, 1.5V ≤ VIN-VOUT ≤ 13.75V LM1117-1.8 IOUT = 0 mA, 3.2 V ≤ VIN ≤ 10 V ΔVOUT Line regulation(3) LM1117-2.5 IOUT = 0 mA, 3.9 V ≤ VIN ≤ 10 V LM1117-3.3 IOUT = 0 mA, 4.75 V ≤ VIN ≤ 15 V LM1117-5.0 IOUT = 0 mA, 6.5 V ≤ VIN ≤ 15 V LM1117-ADJ VIN – VOUT = 3 V, 10 ≤ IOUT ≤ 800 mA LM1117-1.8 VIN = 3.2 V, 0 ≤ IOUT ≤ 800 mA ΔVOUT Load regulation(3) LM1117-2.5 VIN = 3.9 V, 0 ≤ IOUT ≤ 800 mA LM1117-3.3 VIN = 4.75 V, 0 ≤ IOUT ≤ 800 mA LM1117-5.0 VIN = 6.5 V, 0 ≤ IOUT ≤ 800 mA TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction tempera",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 14
  },
  {
    "text": "125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C 0.035% over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C 1 1 1 1 0.2% 1 1 1 1 1.262 1.27 1.818 1.854 2.525 2.55 3.333 3.365 5.05 5.1 0.2",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 15
  },
  {
    "text": "e range 0°C to 125°C 1 1 1 1 0.2% 1 1 1 1 1.262 1.27 1.818 1.854 2.525 2.55 3.333 3.365 5.05 5.1 0.2% 6 6 6 10 0.4% 10 10 10 15 V V V V V mV mV mV mV mV mV mV mV Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 5 Product Folder Links: LM1117 www.ti.com MIN(1) TYP(2) MAX(1) UNIT LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 7.5 LM1117 Electrical Characteristics (continued) unless otherwise specified, TJ = 25°C PARAMETER IOUT = 100 mA VIN – V OUT Dropout voltage(4) IOUT = 500 mA IOUT = 800 mA TEST CONDITIONS TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C ILIMIT Current limit VIN – VOUT = 5 V, TJ = 25°C 800 Minimum load current(5) L",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 16
  },
  {
    "text": "re range 0°C to 125°C ILIMIT Current limit VIN – VOUT = 5 V, TJ = 25°C 800 Minimum load current(5) LM1117-ADJ VIN = 15 V Quiescent current LM1117-1.8 VIN ≤ 15 V LM1117-2.5 VIN ≤ 15 V LM1117-3.3 VIN ≤ 15 V LM1117-5.0 VIN ≤ 15 V TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C TJ = 25°C over the junction temperature range 0°C to 125°C Thermal regulation TA = 25°C, 30-ms pulse Ripple regulation fRIPPLE = 1 20 Hz, VIN – VOUT = 3 V VRIPPLE = 1 VPP TJ = 25°C over the junction temperature range 0°C to 125°C 60 Adjust pin current TJ = 25°C over the junction temperature range 0°C to 125°C Adjust pin current change ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 17
  },
  {
    "text": "st pin current TJ = 25°C over the junction temperature range 0°C to 125°C Adjust pin current change 10 ≤ IOUT ≤ 80 0mA, 1.4 V ≤ VIN – VOUT ≤ 10 V Temperature stability Long term stability TA = 125°C, 1000 hours RMS output noise (% of VOUT), 10 Hz ≤ f ≤ 10 kHz TJ = 25°C over the junction temperature range 0°C to 125°C V V V 1.2 1.25 1.3 1500 mA mA mA mA mA mA 5 10 10 10 10 0.1 %/W dB μA µA 120 5 1.1 1.15 1.2 1200 1.7 5 5 5 5 0.01 75 60 0.2 0.5% 0.3% 0.003% (1) (2) (3) (4) (5) All limits are ensured by testing or statistical analysis. Typical Values represent the most likely parametric normal. Load and line regulation are measured at constant junction room temperature. The dropout voltage is the input/output differential at which the circuit ceases to regulate against further reduction in in",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 18
  },
  {
    "text": "he input/output differential at which the circuit ceases to regulate against further reduction in input voltage. This voltage is measured when the output voltage has dropped 100 mV from the nominal value obtained at VIN = VOUT + 1.5 V. The minimum output current required to maintain regulation. 6 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: LM1117 www.ti.com 7.6 LM1117I Electrical Characteristics unless otherwise specified, TJ = 25°C LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 PARAMETER TEST CONDITIONS MIN(1) TYP(2) MAX(1) UNIT LM1117I-ADJ IOUT = 10 mA, VIN – VOUT = 2 V, TJ = 25°C VREF Reference voltage VOUT Output voltage LM1117I-ADJ 10 mA ≤ IOUT ≤ 800 mA, 1.4 V ≤ VIN – VOUT ≤ 10 V LM1117I-3.3 IOUT = 10 mA, VIN = 5 V, TJ = 25°C ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 19
  },
  {
    "text": "ADJ 10 mA ≤ IOUT ≤ 800 mA, 1.4 V ≤ VIN – VOUT ≤ 10 V LM1117I-3.3 IOUT = 10 mA, VIN = 5 V, TJ = 25°C LM1117I-3.3 0 ≤ IOUT ≤ 800 mA, 4.75 V ≤ VIN ≤ 10 V LM1117I-5.0 IOUT = 10 mA, VIN = 7 V, TJ = 25°C LM1117I-5.0 0 ≤ IOUT ≤ 800 mA, 6.5 V ≤ VIN ≤ 12 V LM1117I-ADJ IOUT = 10 mA, 1.5 V ≤ VIN – VOUT ≤ 13.75 V ΔVOUT Line regulation(3) LM1117I-3.3 IOUT = 0 mA, 4.75 V ≤ VIN ≤ 15 V LM1117I-5.0 IOUT = 0 mA, 6.5 V ≤ VIN ≤ 15 V LM1117I-ADJ VIN – VOUT = 3 V, 10 ≤ IOUT ≤ 800 mA ΔVOUT Load regulation(3) LM1117I-3.3 VIN = 4.75 V, 0 ≤ IOUT ≤ 800 mA LM1117I-5.0 VIN = 6.5 V, 0 ≤ IOUT ≤ 800 mA TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperat",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 20
  },
  {
    "text": "C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C 1.238 1.2 3.267 3.168 4.95 1.25 1.25 3.3 3.3 5 5 1.262 1.29 3.333 3.432 5.05 V V V 4.8 5.2 0.035% 0.3% 1 1 0.2% 1 1 mV 10 mV 15 0.5% mV 15 mV 20 Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 7 Product Folder Links: LM1117 LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 7.6 LM1117I Electrical Characteristics (continued) unless ot",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 21
  },
  {
    "text": " – FEBRUARY 2000 – REVISED JANUARY 2023 7.6 LM1117I Electrical Characteristics (continued) unless otherwise specified, TJ = 25°C www.ti.com PARAMETER TEST CONDITIONS MIN(1) TYP(2) MAX(1) UNIT IOUT = 100 mA VIN-V OUT Dropout voltage(4) IOUT = 500 mA IOUT = 800 mA ILIMIT Current limit VIN – VOUT = 5 V, TJ = 25°C Minimum load current(5) LM1117I-ADJ VIN = 15 V Quiescent current LM1117I-3.3 VIN ≤ 15 V LM1117I-5.0 VIN ≤ 15 V Thermal regulation TA = 25°C, 30-ms pulse Ripple regulation fRIPPLE = 120 Hz, VIN – VOUT = 3 V VRIPPLE = 1 VPP TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 22
  },
  {
    "text": "nge – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C TJ = 25°C over the junction temperature range – 40°C to 125°C Adjust pin current TJ = 25°C over the junction temperature range –40°C to 125°C Adjust pin current change 10 ≤ IOUT ≤ 800 mA, 1.4 V ≤ VIN – VOUT ≤ 10 V Temperature stability Long term stability TA = 125°C, 1000 hours RMS output noise (% of VOUT), 10 Hz ≤ f ≤ 10 kHz TJ = 25°C over the junction temperature range – 40°C to 125°C 1.1 1.15 1.2 V V V 1.3 1.35 1.4 800 1200 1.7 1500 mA mA 5 mA 15 mA 15 0.1 %/W dB μA µA 120 10 60 5 5 0.01 75 60 0.2 0.5% 0.3% 0.003% (1) (2) (3) (4) (5) All limits are ensured by testing or statistical an",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 23
  },
  {
    "text": "1 75 60 0.2 0.5% 0.3% 0.003% (1) (2) (3) (4) (5) All limits are ensured by testing or statistical analysis. Typical Values represent the most likely parametric normal. Load and line regulation are measured at constant junction room temperature. The dropout voltage is the input/output differential at which the circuit ceases to regulate against further reduction in input voltage. This voltage is measured when the output voltage has dropped 100 mV from the nominal value obtained at VIN = VOUT + 1.5 V. The minimum output current required to maintain regulation. 8 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: LM1117 www.ti.com 7.7 Typical Characteristics LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 Figure 7-1. Dropout Voltage (VIN – VO",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 24
  },
  {
    "text": "ristics LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 Figure 7-1. Dropout Voltage (VIN – VOUT) Figure 7-2. Short-Circuit Current Figure 7-3. Load Regulation Figure 7-4. LM1117-ADJ Ripple Rejection Figure 7-5. LM1117-ADJ Ripple Rejection vs Current Figure 7-6. Temperature Stability Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 9 Product Folder Links: LM1117 LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 7.7 Typical Characteristics (continued) www.ti.com Figure 7-7. Adjust Pin Current Figure 7-8. LM1117-5.0 Load Transient Response Figure 7-9. LM1117-5.0 Line Transient Response 10 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: LM1117 www.ti.com 8 Detailed Description 8.1 Overview LM1117 SNOS412Q – FEBR",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 25
  },
  {
    "text": "d Product Folder Links: LM1117 www.ti.com 8 Detailed Description 8.1 Overview LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 The LM1117 adjustable version develops a 1.25-V reference voltage, VREF, between the output and the adjust pin. As shown in Figure 8-1, this voltage is applied across resistor R1 to generate a constant current I1. The current IADJ from the adjust pin can introduce error to the output, but because this current is very small (60 μA) compared to the I1 and very constant with line and load changes, the error can be ignored. The constant current I1 then flows through the output set resistor R2 and sets the output voltage to the desired level. For fixed voltage devices, R1 and R2 are integrated inside the devices. 8.2 Functional Block Diagram Figure 8-1. Basic Adju",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 26
  },
  {
    "text": "es, R1 and R2 are integrated inside the devices. 8.2 Functional Block Diagram Figure 8-1. Basic Adjustable Regulator 8.3 Feature Description 8.3.1 Load Regulation The LM1117 regulates the voltage that appears between the output and ground pins, or between the output and adjust pins. In some cases, line resistances can introduce errors to the voltage across the load. To obtain the best load regulation, a few precautions are needed. Figure 8-2 illustrates a typical application using a fixed output regulator. The Rt1 and Rt2 are the line resistances. Obviously the VLOAD is less than the VOUT by the sum of the voltage drops along the line resistances. In this case, the load regulation at the RLOAD is degraded from the data sheet specification. To improve this degradation, the load must be tied",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 27
  },
  {
    "text": "AD is degraded from the data sheet specification. To improve this degradation, the load must be tied directly to the output terminal on the positive side and directly tied to the ground terminal on the negative side. Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 11 Product Folder Links: LM1117 LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 www.ti.com Figure 8-2. Typical Application Using Fixed Output Regulator When the adjustable regulator is used (Figure 8-3), the best performance is obtained with the positive side of the resistor R1 tied directly to the output terminal of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 5-V regulator with ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 28
  },
  {
    "text": "ffectively in series with the reference and degrading regulation. For example, a 5-V regulator with 0.05-Ω resistance between the regulator and load has a load regulation resulting from the line resistance of 0.05 Ω × IL. If R1 (= 125 Ω) is connected near the load, the effective line resistance is 0.05 Ω (1 + R2 / R1) or in this case, four times worse. In addition, the ground side of the resistor R2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation. Figure 8-3. Best Load Regulation Using Adjustable Output Regulator 12 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: LM1117 www.ti.com 8.4 Device Functional Modes 8.4.1 Protection Diodes LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 U",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 29
  },
  {
    "text": "ce Functional Modes 8.4.1 Protection Diodes LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 Under normal operation, the LM1117 regulators do not need any protection diode. With the adjustable device, the internal resistance between the adjust and output terminals limits the current. No diode is needed to divert the current around the regulator even with capacitor on the adjust terminal. The adjust pin can take a transient signal of ±25V with respect to the output voltage without damaging the device. When a output capacitor is connected to a regulator and the input is shorted to ground, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and rate of decrease of VIN. In ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 30
  },
  {
    "text": "on the value of the capacitor, the output voltage of the regulator, and rate of decrease of VIN. In the LM1117 regulators, the internal diode between the output and input pins can withstand microsecond surge currents of 10A to 20A. With an extremely large output capacitor (≥1000 µF), and with input instantaneously shorted to ground, the regulator could be damaged. In this case, an external diode is recommended between the output and input pins to protect the regulator, as shown in Figure 8-4. Figure 8-4. Regulator With Protection Diode Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 13 Product Folder Links: LM1117 LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 9 Application and Implementation www.ti.com Note Information in the following applications section",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 31
  },
  {
    "text": "3 9 Application and Implementation www.ti.com Note Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality. 9.1 Application Information The LM1117 is a versatile and high performance linear regulator with a wide temperature range and tight line/ load regulation operation. An output capacitor is required to further improve transient response and stability. For the adjustable option, the ADJ pin can also be bypassed to achieve very high ripple-rejection ratios. The LM1117 is versatile in its applications, includin",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 32
  },
  {
    "text": " to achieve very high ripple-rejection ratios. The LM1117 is versatile in its applications, including being used as a post regulator for DC/DC converters, battery chargers, and microprocessor supplies. 9.2 Typical Application Figure 9-1. 1.25-V to 10-V Adjustable Regulator With Improved Ripple Rejection 9.2.1 Design Requirements The device component count is very minimal, employing two resistors as part of a voltage divider circuit and an output capacitor for load regulation. A 10-μF tantalum on the input is a suitable input capacitor for almost all applications. An optional bypass capacitor across R2 can also be used to improve PSRR. See the Recommended Operating Conditions table for more information. 9.2.2 Detailed Design Procedure The output voltage is set based on the selection of the ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 33
  },
  {
    "text": "nformation. 9.2.2 Detailed Design Procedure The output voltage is set based on the selection of the two resistors, R1 and R2, as shown in Figure 9-1. For details on capacitor selection, see the External Capacitors section. 9.2.2.1 External Capacitors 9.2.2.1.1 Input Bypass Capacitor An input capacitor is recommended. A 10-µF tantalum on the input is a suitable input capacitor for almost all applications. 9.2.2.1.2 Adjust Terminal Bypass Capacitor The adjust terminal can be bypassed to ground with a bypass capacitor (CADJ) to improve ripple rejection. This bypass capacitor prevents ripple from being amplified as the output voltage is increased. At any ripple frequency, the impedance of the CADJ must be less than R1 to prevent the ripple from being amplified: 14 Submit Document Feedback Copy",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 34
  },
  {
    "text": "DJ must be less than R1 to prevent the ripple from being amplified: 14 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: LM1117 www.ti.com 1 / (2π × fRIPPLE × CADJ) < R1 LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 (1) The R1 is the resistor between the output and the adjust pin. The value is normally in the range of 100 Ω to 200 Ω. For example, with R1 = 124 Ω and fRIPPLE = 120 Hz, the CADJ must be > 11µF. 9.2.2.1.3 Output Capacitor The output capacitor is critical in maintaining regulator stability, and must meet the required conditions for both minimum amount of capacitance and equivalent series resistance (ESR). The minimum output capacitance required by the LM1117 is 10 µF, if a tantalum capacitor is used. Any increase of the outp",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 35
  },
  {
    "text": "pacitance required by the LM1117 is 10 µF, if a tantalum capacitor is used. Any increase of the output capacitance will merely improve the loop stability and transient response. The ESR of the output capacitor should range between 0.3 Ω to 22 Ω. In the case of the adjustable regulator, when the CADJ is used, a larger output capacitance (22-µF tantalum) is required. 9.2.3 Application Curve As shown in Figure 9-2, the dropout voltage will vary with output current and temperature. Care should be taken during design to ensure the dropout voltage requirement is met across the entire operating temperature and output current range. Figure 9-2. Dropout Voltage (VIN – VOUT) Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 15 Product Folder Links: LM1117 LM1117 SNOS412Q – FEB",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 36
  },
  {
    "text": "truments Incorporated Submit Document Feedback 15 Product Folder Links: LM1117 LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 9.3 System Examples www.ti.com Several circuits can be realized with the LM1117. The circuit diagrams in this section demonstrate multiple system examples that can be utilized in many applications. Figure 9-3. Fixed Output Regulator Figure 9-4. Adjusting Output of Fixed Regulators Figure 9-5. Regulator With Reference Figure 9-6. 5-V Logic Regulator With Electronic Shutdown Figure 9-7. Battery Backed-Up Regulated Supply Figure 9-8. Low Dropout Negative Supply 16 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: LM1117 www.ti.com 9.4 Power Supply Recommendations LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 37
  },
  {
    "text": "7 www.ti.com 9.4 Power Supply Recommendations LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 The input supply to the LM1117 must be kept at a voltage level such that the maximum rating is not exceeded. The minimum dropout voltage must also be met with extra headroom when possible to keep the LM1117 in regulation. An input capacitor is recommended. For more information regarding capacitor selection, see the External Capacitors section. 9.5 Layout 9.5.1 Layout Guidelines Some layout guidelines must be followed to ensure proper regulation of the output voltage with minimum noise. Traces carrying the load current must be wide to reduce the amount of parasitic trace inductance and the feedback loop from VOUT to ADJ must be kept as short as possible. To improve PSRR, a bypass capacitor c",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 38
  },
  {
    "text": "dback loop from VOUT to ADJ must be kept as short as possible. To improve PSRR, a bypass capacitor can be placed at the ADJ pin and must be located as close as possible to the IC. In cases when VIN shorts to ground, an external diode must be placed from VOUT to VIN to divert the surge current from the output capacitor and protect the IC. The diode must be placed close to the corresponding IC pins to increase their effectiveness. 9.5.1.1 Heat Sink Requirements When an integrated circuit operates with an appreciable current, the junction temperature is elevated. The thermal limits must be quantified in order to achieve acceptable performance and reliability. This limit is determined by summing the individual parts consisting of a series of temperature rises from the semiconductor junction to",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 39
  },
  {
    "text": " the individual parts consisting of a series of temperature rises from the semiconductor junction to the operating environment. A one-dimensional steady-state model of conduction heat transfer is demonstrated in Figure 9-9. The heat generated at the device junction flows through the die to the die attach pad, through the lead frame to the surrounding case material, to the printed circuit board, and eventually to the ambient environment. Below is a list of variables that may affect the thermal resistance and in turn the need for a heat sink. RθJC (COMPONENT VARIABLES) RθJA (Application Variables) Lead frame size and material Mounting pad size, material, and location Table 9-1. Component and Application Variables No. of conduction pins Die size Die attach material Molding compound size and m",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 40
  },
  {
    "text": "pplication Variables No. of conduction pins Die size Die attach material Molding compound size and material Placement of mounting pad PCB size and material Traces length and width Adjacent heat sources Volume of air Ambient temperature Shape of mounting pad The case temperature is measured at the point where the leads contact with the mounting pad surface Figure 9-9. Cross-Sectional View of Integrated Circuit Mounted on a Printed Circuit Board Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 17 Product Folder Links: LM1117 LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 www.ti.com The LM1117 regulators have internal thermal shutdown to protect the device from over-heating. Under all possible operating conditions, the junction temperature of the LM1117 must be",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 41
  },
  {
    "text": "ver-heating. Under all possible operating conditions, the junction temperature of the LM1117 must be within the range of 0°C to +125°C. A heat sink can be required depending on the maximum power dissipation and maximum ambient temperature of the application. To determine if a heat sink is needed, the power dissipated by the regulator, PD , must be calculated: IIN = IL + IG PD = (VIN-VOUT)I L + VINIG Figure 9-10 shows the voltages and currents which are present in the circuit. The next parameter which must be calculated is the maximum allowable temperature rise, TR(max): Figure 9-10. Power Dissipation Diagram TR(max) = TJ(max)-TA(max) where (2) (3) (4) • TJ(max) is the maximum allowable junction temperature (125°C) which is encountered in the application • TA(max) is the maximum ambient tem",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 42
  },
  {
    "text": "ion temperature (125°C) which is encountered in the application • TA(max) is the maximum ambient temperature which is encountered in the application Using the calculated values for TR(max) and PD, the maximum allowable value for the junction-to-ambient thermal resistance (RθJA) can be calculated: RθJA = TR(max) / PD (5) For the maximum allowable value for θJA, see the Thermal Information table. As a design aid, Table 9-2 shows the value of the θJA of SOT-223 and TO-252 for different heat sink area. Figure 9-11 and Figure 9-12 reflects the same test results as what are in the Table 9-2 Figure 9-13 and Figure 9-14 shows the maximum allowable power dissipation vs. ambient temperature for the SOT-223 and TO-252 device. Figure 9-15 and Figure 9-16 shows the maximum allowable power dissipation v",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 43
  },
  {
    "text": "T-223 and TO-252 device. Figure 9-15 and Figure 9-16 shows the maximum allowable power dissipation vs. copper area (in2) for the SOT-223 and TO-252 devices. Please see AN1028 for power enhancement techniques to be used with SOT-223 and TO-252 packages. The AN-1187 Leadless Leadframe Package (LLP) application note discusses improved thermal performance and power dissipation for the WSON. LAYOUT COPPER AREA THERMAL RESISTANCE Top Side (in2)(1) Bottom Side (in2) (θJA,°C/W) SOT-223 (θJA,°C/W) TO-252 Table 9-2. RθJA Different Heat Sink Area 1 2 3 4 5 6 7 0.0123 0.066 0.3 0.53 0.76 1 0 0 0 0 0 0 0 0.2 136 123 84 75 69 66 115 103 87 60 54 52 47 84 18 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: LM1117 www.ti.com LM1117 SNOS412Q – FEBRUARY 2000 – R",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 44
  },
  {
    "text": "Instruments Incorporated Product Folder Links: LM1117 www.ti.com LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 LAYOUT COPPER AREA THERMAL RESISTANCE Table 9-2. RθJA Different Heat Sink Area (continued) 8 9 10 11 12 13 14 15 16 0 0 0 0 0.066 0.175 0.284 0.392 0.5 0.4 0.6 0.8 1 0.066 0.175 0.284 0.392 0.5 98 89 82 79 125 93 83 75 70 (1) Tab of device attached to topside copper 70 63 57 57 89 72 61 55 53 Figure 9-11. RθJA vs 1-oz Copper Area for SOT-223 Figure 9-12. RθJA vs 2-oz Copper Area for TO-252 Figure 9-13. Maximum Allowable Power Dissipation vs Ambient Temperature for SOT-223 Figure 9-14. Maximum Allowable Power Dissipation vs Ambient Temperature for TO-252 Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 19 Product Folder Links: LM1117 LM1117 SNOS412Q",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 45
  },
  {
    "text": "as Instruments Incorporated Submit Document Feedback 19 Product Folder Links: LM1117 LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 www.ti.com Figure 9-15. Maximum Allowable Power Dissipation vs 1-oz Copper Area for SOT-223 Figure 9-16. Maximum Allowable Power Dissipation vs 2-oz Copper Area for TO-252 Figure 9-17. Top View of the Thermal Test Pattern in Actual Scale 20 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: LM1117 www.ti.com LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 Figure 9-18. Bottom View of the Thermal Test Pattern in Actual Scale 9.5.2 Layout Example Figure 9-19. Layout Example (SOT-223) Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 21 Product Folder Links: LM1117 LM1117 SNOS412Q – ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 46
  },
  {
    "text": "Instruments Incorporated Submit Document Feedback 21 Product Folder Links: LM1117 LM1117 SNOS412Q – FEBRUARY 2000 – REVISED JANUARY 2023 10 Device and Documentation Support 10.1 Documentation Support 10.1.1 Related Documentation For related documentation see the following: www.ti.com Texas Instruments, AN-1187 Leadless Leadframe Package (LLP) application note 10.2 Receiving Notification of Documentation Updates To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document. 10.3 Support Resources TI E2E™ support forums are an engineer's go-to source for fast, ve",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 47
  },
  {
    "text": " document. 10.3 Support Resources TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need. Linked content is provided \"AS IS\" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use. 10.4 Trademarks TI E2E™ is a trademark of Texas Instruments. All trademarks are the property of their respective owners. 10.5 Electrostatic Discharge Caution This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause d",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 48
  },
  {
    "text": " appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. 10.6 Glossary TI Glossary This glossary lists and explains terms, acronyms, and definitions. 11 Mechanical, Packaging, and Orderable Information The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the l",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 49
  },
  {
    "text": " notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. 22 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: LM1117 www.ti.com 30-Jul-2024 PACKAGE OPTION ADDENDUM PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan Qty (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking Samples (3) (4/5) LM1117DT-1.8/NOPB ACTIVE TO-252 NDP LM1117DT-2.5/NOPB ACTIVE TO-252 NDP LM1117DT-3.3/NOPB ACTIVE TO-252 NDP LM1117DT-5.0/NOPB ACTIVE TO-252 NDP LM1117DT-ADJ/NOPB ACTIVE TO-252 NDP LM1117DTX-1.8/NOPB ACTIVE TO-252 NDP LM1117DTX-2.5/NOPB ACTIVE TO-252 NDP LM1117DTX-3.3/NOPB ACTIVE TO-252 NDP LM1117DTX-5.0/NOPB ACTIVE TO-252 NDP LM1",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 50
  },
  {
    "text": "NOPB ACTIVE TO-252 NDP LM1117DTX-3.3/NOPB ACTIVE TO-252 NDP LM1117DTX-5.0/NOPB ACTIVE TO-252 NDP LM1117DTX-ADJ/NOPB ACTIVE TO-252 NDP LM1117IDT-3.3/NOPB ACTIVE TO-252 NDP LM1117IDT-5.0/NOPB ACTIVE TO-252 NDP LM1117IDT-ADJ/NOPB ACTIVE TO-252 NDP LM1117IDTX-3.3/NOPB ACTIVE TO-252 NDP LM1117IDTX-5.0/NOPB ACTIVE TO-252 NDP LM1117IDTX-ADJ/NOPB ACTIVE TO-252 NDP LM1117ILD-ADJ/NOPB ACTIVE WSON NGN 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 8 75 RoHS & Green 75 RoHS & Green 75 RoHS & Green 75 RoHS & Green 75 RoHS & Green 2500 RoHS & Green 2500 RoHS & Green 2500 RoHS & Green 2500 RoHS & Green 2500 RoHS & Green 75 RoHS & Green 75 RoHS & Green 75 RoHS & Green 2500 RoHS & Green 2500 RoHS & Green 2500 RoHS & Green 1000 RoHS & Green (6) SN SN SN SN SN SN SN SN SN SN SN SN SN SN SN SN SN Level-2-260C-1 YEAR 0 to 12",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 51
  },
  {
    "text": "1000 RoHS & Green (6) SN SN SN SN SN SN SN SN SN SN SN SN SN SN SN SN SN Level-2-260C-1 YEAR 0 to 125 Level-2-260C-1 YEAR 0 to 125 Level-2-260C-1 YEAR 0 to 125 Level-2-260C-1 YEAR 0 to 125 Level-2-260C-1 YEAR 0 to 125 Level-2-260C-1 YEAR 0 to 125 Level-2-260C-1 YEAR 0 to 125 Level-2-260C-1 YEAR 0 to 125 Level-2-260C-1 YEAR 0 to 125 Level-2-260C-1 YEAR 0 to 125 Level-2-260C-1 YEAR -40 to 125 Level-2-260C-1 YEAR -40 to 125 Level-2-260C-1 YEAR -40 to 125 Level-2-260C-1 YEAR -40 to 125 Level-2-260C-1 YEAR -40 to 125 Level-2-260C-1 YEAR -40 to 125 Level-3-260C-168 HR -40 to 125 LM1117 DT-1.8 LM1117 DT-2.5 LM1117 DT-3.3 LM1117 DT-5.0 LM1117 DT-ADJ LM1117 DT-1.8 LM1117 DT-2.5 LM1117 DT-3.3 LM1117 DT-5.0 LM1117 DT-ADJ LM1117 IDT-3.3 LM1117 IDT-5.0 LM1117 IDT-ADJ LM1117 IDT-3.3 LM1117 IDT-5.0 LM111",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 52
  },
  {
    "text": "T-5.0 LM1117 DT-ADJ LM1117 IDT-3.3 LM1117 IDT-5.0 LM1117 IDT-ADJ LM1117 IDT-3.3 LM1117 IDT-5.0 LM1117 IDT-ADJ 1117IAD Addendum-Page 1 Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples www.ti.com 30-Jul-2024 PACKAGE OPTION ADDENDUM Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan Qty (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking Samples (3) (4/5) LM1117IMP-3.3/NOPB ACTIVE SOT-223 DCY LM1117IMP-5.0/NOPB ACTIVE SOT-223 DCY LM1117IMP-ADJ/NOPB ACTIVE SOT-223 DCY LM1117IMPX-3.3/NOPB ACTIVE SOT-223 DCY LM1117IMPX-5.0/NOPB ACTIVE SOT-223 DCY LM1117IMPX-ADJ/NOPB ACTIVE SOT-223 DCY LM1117LD-1.8/NOPB ACTIVE WSON LM1117LD-2.5/NOPB ACTIVE WSON LM1117LD-3.3/NOPB ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 53
  },
  {
    "text": "PB ACTIVE SOT-223 DCY LM1117LD-1.8/NOPB ACTIVE WSON LM1117LD-2.5/NOPB ACTIVE WSON LM1117LD-3.3/NOPB ACTIVE WSON LM1117LD-ADJ/NOPB ACTIVE WSON LM1117LDX-1.8/NOPB ACTIVE WSON LM1117LDX-ADJ/NOPB ACTIVE WSON NGN NGN NGN NGN NGN NGN LM1117MP-1.8/NOPB ACTIVE SOT-223 DCY LM1117MP-2.5/NOPB ACTIVE SOT-223 DCY LM1117MP-3.3/NOPB ACTIVE SOT-223 DCY LM1117MP-5.0/NOPB ACTIVE SOT-223 DCY LM1117MP-ADJ/NOPB ACTIVE SOT-223 DCY LM1117MPX-1.8/NOPB ACTIVE SOT-223 DCY LM1117MPX-2.5/NOPB ACTIVE SOT-223 DCY LM1117MPX-3.3 OBSOLETE SOT-223 LM1117MPX-3.3/NOPB ACTIVE SOT-223 DCY DCY 4 4 4 4 4 4 8 8 8 8 8 8 4 4 4 4 4 4 4 4 4 1000 RoHS & Green 1000 RoHS & Green 1000 RoHS & Green 2000 RoHS & Green 2000 RoHS & Green 2000 RoHS & Green 1000 RoHS & Green 1000 RoHS & Green 1000 RoHS & Green 1000 RoHS & Green 4500 RoHS & Gree",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 54
  },
  {
    "text": "oHS & Green 1000 RoHS & Green 1000 RoHS & Green 1000 RoHS & Green 1000 RoHS & Green 4500 RoHS & Green 4500 RoHS & Green 1000 RoHS & Green 1000 RoHS & Green 1000 RoHS & Green 1000 RoHS & Green 1000 RoHS & Green 2000 RoHS & Green 2000 RoHS & Green (6) SN SN SN SN SN SN SN SN SN SN SN SN SN SN SN SN SN SN SN Level-1-260C-UNLIM -40 to 125 Level-1-260C-UNLIM -40 to 125 Level-1-260C-UNLIM -40 to 125 Level-1-260C-UNLIM -40 to 125 Level-1-260C-UNLIM -40 to 125 Level-1-260C-UNLIM -40 to 125 N05B N06B N03B N05B N06B N03B Level-3-260C-168 HR 0 to 125 1117-18 Level-3-260C-168 HR 0 to 125 1117-25 Level-3-260C-168 HR 0 to 125 1117-33 Level-3-260C-168 HR 0 to 125 1117ADJ Level-3-260C-168 HR 0 to 125 1117-18 Level-3-260C-168 HR 0 to 125 1117ADJ Level-1-260C-UNLIM 0 to 125 Level-1-260C-UNLIM 0 to 125 Level",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 55
  },
  {
    "text": "8 Level-3-260C-168 HR 0 to 125 1117ADJ Level-1-260C-UNLIM 0 to 125 Level-1-260C-UNLIM 0 to 125 Level-1-260C-UNLIM 0 to 125 Level-1-260C-UNLIM 0 to 125 Level-1-260C-UNLIM 0 to 125 Level-1-260C-UNLIM 0 to 125 Level-1-260C-UNLIM 0 to 125 N12A N13A N05A N06A N03A N12A N13A N05A N05A TBD 2000 RoHS & Green Call TI SN Call TI Level-1-260C-UNLIM 0 to 125 Addendum-Page 2 Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples www.ti.com 30-Jul-2024 PACKAGE OPTION ADDENDUM Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan Qty (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking Samples (3) (4/5) LM1117MPX-5.0/NOPB ACTIVE SOT-223 DCY LM1117MPX-ADJ/NO",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 56
  },
  {
    "text": "Op Temp (°C) Device Marking Samples (3) (4/5) LM1117MPX-5.0/NOPB ACTIVE SOT-223 DCY LM1117MPX-ADJ/NOPB ACTIVE SOT-223 DCY LM1117S-ADJ/NOPB ACTIVE LM1117SX-3.3/NOPB ACTIVE LM1117SX-5.0/NOPB ACTIVE LM1117SX-ADJ/NOPB ACTIVE DDPAK/ TO-263 DDPAK/ TO-263 DDPAK/ TO-263 DDPAK/ TO-263 KTT KTT KTT KTT LM1117T-2.5/NOPB ACTIVE TO-220 NDE LM1117T-3.3/NOPB ACTIVE TO-220 NDE LM1117T-5.0/NOPB ACTIVE TO-220 NDE LM1117T-ADJ/NOPB ACTIVE TO-220 NDE 4 4 3 3 3 3 3 3 3 3 2000 RoHS & Green 2000 RoHS & Green 45 500 500 500 RoHS-Exempt & Green RoHS-Exempt & Green RoHS-Exempt & Green RoHS-Exempt & Green 45 RoHS & Green 45 RoHS & Green 45 RoHS & Green 45 RoHS & Green (6) SN SN SN SN SN SN SN SN SN SN Level-1-260C-UNLIM 0 to 125 Level-1-260C-UNLIM 0 to 125 Level-3-245C-168 HR 0 to 125 Level-3-245C-168 HR 0 to 125 Leve",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 57
  },
  {
    "text": " 0 to 125 Level-1-260C-UNLIM 0 to 125 Level-3-245C-168 HR 0 to 125 Level-3-245C-168 HR 0 to 125 Level-3-245C-168 HR 0 to 125 Level-3-245C-168 HR 0 to 125 Level-1-NA-UNLIM 0 to 125 Level-1-NA-UNLIM 0 to 125 Level-1-NA-UNLIM 0 to 125 Level-1-NA-UNLIM 0 to 125 N06A N03A LM1117S ADJ LM1117S 3.3 LM1117S 5.0 LM1117S ADJ LM1117T 2.5 LM1117T 3.3 LM1117T 5.0 LM1117T ADJ (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples ma",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 58
  },
  {
    "text": "g this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines \"RoHS\" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, \"RoHS\" products are suitable for use in specified lead-free processes. TI may reference these types of products as \"Pb-Free\". RoHS Exempt: TI defines \"RoHS Exempt\" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines \"Green\" to mean the conten",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 59
  },
  {
    "text": " with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines \"Green\" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Addendum-Page 3 Samples Samples Samples Samples Samples Samples Samples Samples Samples Samples www.ti.com 30-Jul-2024 PACKAGE OPTION ADDENDUM (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses.",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 60
  },
  {
    "text": "r the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a \"~\" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provi",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 61
  },
  {
    "text": "nd belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 62
  },
  {
    "text": " exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 4 www.ti.com 31-Oct-2024 PACKAGE MATERIALS INFORMATION TAPE AND REEL INFORMATION REEL DIMENSIONS TAPE DIMENSIONS K0 P1 B0 W Reel Diameter Cavity A0 A0 B0 K0 W P1 Dimension designed to accommodate the component width Dimension designed to accommodate the component length Dimension designed to accommodate the component thickness Overall width of the carrier tape Pitch between successive cavity centers Reel Width (W1) QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE Sprocket Holes Q1 Q2 Q1 Q2 Q3 Q4 Q3 Q4 User Direction of Feed Pocket Quadrants All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm)",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 63
  },
  {
    "text": "e nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant LM1117DTX-1.8/NOPB TO-252 LM1117DTX-2.5/NOPB TO-252 LM1117DTX-3.3/NOPB TO-252 LM1117DTX-5.0/NOPB TO-252 LM1117DTX-ADJ/NOPB TO-252 LM1117IDTX-3.3/NOPB TO-252 LM1117IDTX-5.0/NOPB TO-252 LM1117IDTX-ADJ/NOPB TO-252 NDP NDP NDP NDP NDP NDP NDP NDP LM1117ILD-ADJ/NOPB WSON NGN LM1117IMP-3.3/NOPB SOT-223 LM1117IMP-5.0/NOPB SOT-223 LM1117IMP-ADJ/NOPB SOT-223 LM1117IMPX-3.3/NOPB SOT-223 LM1117IMPX-5.0/NOPB SOT-223 LM1117IMPX-ADJ/NOPB SOT-223 DCY DCY DCY DCY DCY DCY LM1117LD-1.8/NOPB WSON NGN 3 3 3 3 3 3 3 3 8 4 4 4 4 4 4 8 2500 2500 2500 2500 2500 2500 2500 2500 1000 1000 1000 1000 2000 2000 2000 1000 330.0 330.0 330.0 330.0 330.0 330.0 330.0 330.0 178.0 3",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 64
  },
  {
    "text": "2500 1000 1000 1000 1000 2000 2000 2000 1000 330.0 330.0 330.0 330.0 330.0 330.0 330.0 330.0 178.0 330.0 330.0 330.0 330.0 330.0 330.0 178.0 16.4 16.4 16.4 16.4 16.4 16.4 16.4 16.4 12.4 16.4 16.4 16.4 16.4 16.4 16.4 12.4 6.9 6.9 6.9 6.9 6.9 6.9 6.9 6.9 4.3 7.0 7.0 7.0 7.0 7.0 7.0 4.3 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 4.3 7.5 7.5 7.5 7.5 7.5 7.5 4.3 2.7 2.7 2.7 2.7 2.7 2.7 2.7 2.7 1.3 2.2 2.2 2.2 2.2 2.2 2.2 1.3 8.0 8.0 8.0 8.0 8.0 8.0 8.0 8.0 8.0 12.0 12.0 12.0 12.0 12.0 12.0 8.0 16.0 16.0 16.0 16.0 16.0 16.0 16.0 16.0 12.0 16.0 16.0 16.0 16.0 16.0 16.0 12.0 Q2 Q2 Q2 Q2 Q2 Q2 Q2 Q2 Q1 Q3 Q3 Q3 Q3 Q3 Q3 Q1 Pack Materials-Page 1 www.ti.com 31-Oct-2024 PACKAGE MATERIALS INFORMATION Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm)",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 65
  },
  {
    "text": " Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant LM1117LD-2.5/NOPB WSON LM1117LD-3.3/NOPB WSON LM1117LD-ADJ/NOPB WSON LM1117LDX-1.8/NOPB WSON LM1117LDX-ADJ/NOPB WSON LM1117MP-1.8/NOPB SOT-223 LM1117MP-2.5/NOPB SOT-223 LM1117MP-3.3/NOPB SOT-223 LM1117MP-5.0/NOPB SOT-223 LM1117MP-ADJ/NOPB SOT-223 LM1117MPX-1.8/NOPB SOT-223 LM1117MPX-2.5/NOPB SOT-223 LM1117MPX-3.3/NOPB SOT-223 LM1117MPX-5.0/NOPB SOT-223 LM1117MPX-ADJ/NOPB SOT-223 LM1117SX-3.3/NOPB DDPAK/ TO-263 LM1117SX-5.0/NOPB DDPAK/ TO-263 LM1117SX-ADJ/NOPB DDPAK/ TO-263 NGN NGN NGN NGN NGN DCY DCY DCY DCY DCY DCY DCY DCY DCY DCY KTT KTT KTT 8 8 8 8 8 4 4 4 4 4 4 4 4 4 4 3 3 3 1000 1000 1000 4500 4500 1000 1000 1000 1000 1000 2000 2000 2000 2000 2000 500 178.0",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 66
  },
  {
    "text": "4 4 4 4 4 3 3 3 1000 1000 1000 4500 4500 1000 1000 1000 1000 1000 2000 2000 2000 2000 2000 500 178.0 178.0 178.0 330.0 330.0 330.0 330.0 330.0 330.0 330.0 330.0 330.0 330.0 330.0 330.0 330.0 12.4 12.4 12.4 12.4 12.4 16.4 16.4 16.4 16.4 16.4 16.4 16.4 16.4 16.4 16.4 24.4 4.3 4.3 4.3 4.3 4.3 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0 4.3 4.3 4.3 4.3 4.3 7.5 7.5 7.5 7.5 7.5 7.5 7.5 7.5 7.5 7.5 10.75 14.85 1.3 1.3 1.3 1.3 1.3 2.2 2.2 2.2 2.2 2.2 2.2 2.2 2.2 2.2 2.2 5.0 8.0 8.0 8.0 8.0 8.0 12.0 12.0 12.0 12.0 12.0 12.0 12.0 12.0 12.0 12.0 16.0 12.0 12.0 12.0 12.0 12.0 16.0 16.0 16.0 16.0 16.0 16.0 16.0 16.0 16.0 16.0 24.0 Q1 Q1 Q1 Q1 Q1 Q3 Q3 Q3 Q3 Q3 Q3 Q3 Q3 Q3 Q3 Q2 500 330.0 24.4 10.75 14.85 5.0 16.0 24.0 Q2 500 330.0 24.4 10.75 14.85 5.0 16.0 24.0 Q2 Pack Materials-Page 2 PACKAGE MATERIALS IN",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 67
  },
  {
    "text": " 16.0 24.0 Q2 500 330.0 24.4 10.75 14.85 5.0 16.0 24.0 Q2 Pack Materials-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 31-Oct-2024 TAPE AND REEL BOX DIMENSIONS Width (mm) H W L All dimensions are nominal Device Package Type Package Drawing Pins LM1117DTX-1.8/NOPB LM1117DTX-2.5/NOPB LM1117DTX-3.3/NOPB LM1117DTX-5.0/NOPB LM1117DTX-ADJ/NOPB LM1117IDTX-3.3/NOPB LM1117IDTX-5.0/NOPB LM1117IDTX-ADJ/NOPB LM1117ILD-ADJ/NOPB LM1117IMP-3.3/NOPB LM1117IMP-5.0/NOPB LM1117IMP-ADJ/NOPB LM1117IMPX-3.3/NOPB LM1117IMPX-5.0/NOPB LM1117IMPX-ADJ/NOPB LM1117LD-1.8/NOPB LM1117LD-2.5/NOPB LM1117LD-3.3/NOPB TO-252 TO-252 TO-252 TO-252 TO-252 TO-252 TO-252 TO-252 WSON SOT-223 SOT-223 SOT-223 SOT-223 SOT-223 SOT-223 WSON WSON WSON NDP NDP NDP NDP NDP NDP NDP NDP NGN DCY DCY DCY DCY DCY DCY NGN NGN NGN 3 3 3 3 3 3 ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 68
  },
  {
    "text": " WSON WSON WSON NDP NDP NDP NDP NDP NDP NDP NDP NGN DCY DCY DCY DCY DCY DCY NGN NGN NGN 3 3 3 3 3 3 3 3 8 4 4 4 4 4 4 8 8 8 SPQ 2500 2500 2500 2500 2500 2500 2500 2500 1000 1000 1000 1000 2000 2000 2000 1000 1000 1000 Length (mm) Width (mm) Height (mm) 356.0 356.0 356.0 356.0 356.0 356.0 356.0 356.0 208.0 367.0 367.0 367.0 367.0 367.0 367.0 208.0 208.0 208.0 356.0 356.0 356.0 356.0 356.0 356.0 356.0 356.0 191.0 367.0 367.0 367.0 367.0 367.0 367.0 191.0 191.0 191.0 36.0 36.0 36.0 36.0 36.0 36.0 36.0 36.0 35.0 35.0 35.0 35.0 35.0 35.0 35.0 35.0 35.0 35.0 Pack Materials-Page 3 www.ti.com 31-Oct-2024 PACKAGE MATERIALS INFORMATION Device Package Type Package Drawing Pins LM1117LD-ADJ/NOPB LM1117LDX-1.8/NOPB LM1117LDX-ADJ/NOPB LM1117MP-1.8/NOPB LM1117MP-2.5/NOPB LM1117MP-3.3/NOPB LM1117MP-5.0/NO",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 69
  },
  {
    "text": "DX-1.8/NOPB LM1117LDX-ADJ/NOPB LM1117MP-1.8/NOPB LM1117MP-2.5/NOPB LM1117MP-3.3/NOPB LM1117MP-5.0/NOPB LM1117MP-ADJ/NOPB LM1117MPX-1.8/NOPB LM1117MPX-2.5/NOPB LM1117MPX-3.3/NOPB LM1117MPX-5.0/NOPB LM1117MPX-ADJ/NOPB WSON WSON WSON SOT-223 SOT-223 SOT-223 SOT-223 SOT-223 SOT-223 SOT-223 SOT-223 SOT-223 SOT-223 LM1117SX-3.3/NOPB DDPAK/TO-263 LM1117SX-5.0/NOPB DDPAK/TO-263 LM1117SX-ADJ/NOPB DDPAK/TO-263 NGN NGN NGN DCY DCY DCY DCY DCY DCY DCY DCY DCY DCY KTT KTT KTT 8 8 8 4 4 4 4 4 4 4 4 4 4 3 3 3 SPQ 1000 4500 4500 1000 1000 1000 1000 1000 2000 2000 2000 2000 2000 500 500 500 Length (mm) Width (mm) Height (mm) 208.0 356.0 356.0 367.0 367.0 367.0 367.0 367.0 367.0 367.0 367.0 367.0 367.0 356.0 356.0 356.0 191.0 356.0 356.0 367.0 367.0 367.0 367.0 367.0 367.0 367.0 367.0 367.0 367.0 356.0 356.",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 70
  },
  {
    "text": "356.0 356.0 191.0 356.0 356.0 367.0 367.0 367.0 367.0 367.0 367.0 367.0 367.0 367.0 367.0 356.0 356.0 356.0 35.0 36.0 36.0 35.0 35.0 35.0 35.0 35.0 35.0 35.0 35.0 35.0 35.0 45.0 45.0 45.0 Pack Materials-Page 4 PACKAGE MATERIALS INFORMATION 31-Oct-2024 L - Tube length www.ti.com TUBE T - Tube height W - Tube width B - Alignment groove width All dimensions are nominal Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm) LM1117DT-1.8/NOPB LM1117DT-2.5/NOPB LM1117DT-3.3/NOPB LM1117DT-5.0/NOPB LM1117DT-ADJ/NOPB LM1117IDT-3.3/NOPB LM1117IDT-5.0/NOPB LM1117IDT-ADJ/NOPB LM1117S-ADJ/NOPB LM1117T-2.5/NOPB LM1117T-3.3/NOPB LM1117T-5.0/NOPB LM1117T-ADJ/NOPB NDP NDP NDP NDP NDP NDP NDP NDP KTT NDE NDE NDE NDE TO-252 TO-252 TO-252 TO-252 TO-252 TO-252 TO-252 TO-252 TO-263 TO-220 TO-220 ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 71
  },
  {
    "text": "DP KTT NDE NDE NDE NDE TO-252 TO-252 TO-252 TO-252 TO-252 TO-252 TO-252 TO-252 TO-263 TO-220 TO-220 TO-220 TO-220 3 3 3 3 3 3 3 3 3 3 3 3 3 75 75 75 75 75 75 75 75 45 45 45 45 45 508 508 508 508 508 508 508 508 502 502 502 502 502 20 20 20 20 20 20 20 20 25 33 33 33 33 4165.6 4165.6 4165.6 4165.6 4165.6 4165.6 4165.6 4165.6 8204.2 6985 6985 6985 6985 3.1 3.1 3.1 3.1 3.1 3.1 3.1 3.1 9.19 4.06 4.06 4.06 4.06 Pack Materials-Page 5 NDE0003B MECHANICAL DATA www.ti.com KTT0003B SCALE 1.000 TO-263 - 4.83 mm max height TO-263 PACKAGE OUTLINE OPTIONAL B 8.64 A 1 3 2X 2.54 3X 0.97 0.71 0.25 C A B 0.76 0.38 0.25 GAGE PLANE 14.35 MAX 8 0 2.24 1.24 0.25 0.00 5.08 MIN 10.41 9.91 1.27 MAX 4.64 4.45 C 1.32 1.22 0 -8 2.24 1.24 0.25 GAGE PLANE OPTIONAL LEAD FORM 3 1 4 5.08 MIN EXPOSED THERMAL PAD NOTE 3 NOT",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 72
  },
  {
    "text": "1.22 0 -8 2.24 1.24 0.25 GAGE PLANE OPTIONAL LEAD FORM 3 1 4 5.08 MIN EXPOSED THERMAL PAD NOTE 3 NOTE 3 4215105/B 05/2023 NOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Features may not exist and shape may vary per different assembly sites. 4. Reference JEDEC registration TO-263, except minimum lead thickness and minimum exposed pad length. www.ti.com KTT0003B 3X (2.16) 3X (1.07) (2.54) (R0.05) TYP 1 3 EXAMPLE BOARD LAYOUT TO-263 - 4.83 mm max height TO-263 (6.99) 4 (1.91) SYMM (10.8) (8.33) (14.17) LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE:5X 0.07 MAX ALL AROUND EXPOSED METAL 0.07 MIN ALL AROUND SOLDER MASK OPENING METAL NON ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 73
  },
  {
    "text": " SHOWN SCALE:5X 0.07 MAX ALL AROUND EXPOSED METAL 0.07 MIN ALL AROUND SOLDER MASK OPENING METAL NON SOLDER MASK DEFINED EXPOSED METAL METAL UNDER SOLDER MASK SOLDER MASK OPENING SOLDER MASK DEFINED SOLDER MASK DETAILS NOTES: (continued) 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004). 6. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented. 4215105/B 05/2023 www.ti.com KTT0003B EXAMPLE STENCIL DESIGN TO-263 - 4.83 mm max height TO-263 (1.28) TYP (0.905) (1.24) 3X (2.16) (1.27) TYP (4.435) SYMM 4 EXPOSED METAL TYP 3X (1.07) 1 (2.54) 3 (R0.05) TYP 14.",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 74
  },
  {
    "text": "5) (1.24) 3X (2.16) (1.27) TYP (4.435) SYMM 4 EXPOSED METAL TYP 3X (1.07) 1 (2.54) 3 (R0.05) TYP 14.17 SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL EXPOSED PAD 60% PRINTED SOLDER COVERAGE BY AREA SCALE:6X NOTES: (continued) 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 8. Board assembly site may have different recommendations for stencil design. 4215105/B 05/2023 www.ti.com DCY (R-PDSO-G4) MECHANICAL DATA MPDS094A – APRIL 2001 – REVISED JUNE 2002 PLASTIC SMALL-OUTLINE 6,70 (0.264) 6,30 (0.248) 4 3,10 (0.122) 2,90 (0.114) 0,10 (0.004) M 7,30 (0.287) 6,70 (0.264) 3,70 (0.146) 3,30 (0.130) 2,30 (0.091) 1 2 3 4,60 (0.181) 0,84 (0.033) 0,66 (0.026) 0,10 (0.004) M 0°–10° Gauge Plan",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 75
  },
  {
    "text": "0 (0.130) 2,30 (0.091) 1 2 3 4,60 (0.181) 0,84 (0.033) 0,66 (0.026) 0,10 (0.004) M 0°–10° Gauge Plane 1,80 (0.071) MAX 0,10 (0.0040) 0,02 (0.0008) 1,70 (0.067) 1,50 (0.059) Seating Plane 0,08 (0.003) NOTES: A. All linear dimensions are in millimeters (inches). B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion. D. Falls within JEDEC TO-261 Variation AA. 0,25 (0.010) 0,75 (0.030) MIN 0,35 (0.014) 0,23 (0.009) 4202506/B 06/2002 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 NGN0008A SCALE 3.000 PACKAGE OUTLINE WSON - 0.8 mm max height PLASTIC SMALL OUTLINE - NO LEAD A 4.1 3.9 PIN 1 INDEX AREA B 4.1 3.9 PIN 1 ID DETAIL A PIN 1 ID C SEATING PLANE 0.08 C 2.2 0.05 SYMM (0.2) TYP 5 9 SYMM 3 0.05 0.8 MAX 0.05 0.00 EXPOSED THERMAL PAD 6X 0.",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 76
  },
  {
    "text": "ING PLANE 0.08 C 2.2 0.05 SYMM (0.2) TYP 5 9 SYMM 3 0.05 0.8 MAX 0.05 0.00 EXPOSED THERMAL PAD 6X 0.8 2X 2.4 SEE DETAIL A 4 1 (0.25) (0.25) PIN 1 ID 8X 0.6 0.4 (0.2) (0.15) 8 8X 0.35 0.25 0.1 0.05 C A B C NOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance. 4214794/A 11/2019 www.ti.com NGN0008A EXAMPLE BOARD LAYOUT WSON - 0.8 mm max height PLASTIC SMALL OUTLINE - NO LEAD 8X (0.5) 8X (0.3) SYMM 6X (0.8) (R0.05) TYP 1 4 (2.2) SYMM 9 8 5 (3) (1.25) ( 0.2) VIA TYP (0.85) (3.3) LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE:15X 0.07 M",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 77
  },
  {
    "text": "8 5 (3) (1.25) ( 0.2) VIA TYP (0.85) (3.3) LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE:15X 0.07 MAX ALL AROUND 0.07 MIN ALL AROUND EXPOSED METAL EXPOSED METAL SOLDER MASK OPENING METAL METAL UNDER SOLDER MASK SOLDER MASK OPENING NON SOLDER MASK DEFINED (PREFERRED) SOLDER MASK DEFINED SOLDER MASK DETAILS NOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271). 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented. 4214794/A 11/2019 www.ti.com NGN0008A EXAMPLE STENCIL DESIGN WSON - 0.8 mm max heigh",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 78
  },
  {
    "text": "gged or tented. 4214794/A 11/2019 www.ti.com NGN0008A EXAMPLE STENCIL DESIGN WSON - 0.8 mm max height PLASTIC SMALL OUTLINE - NO LEAD 8X (0.5) 8X (0.3) SYMM 6X (0.8) 1 4 (R0.05) TYP 0.59 SYMM 9 4X (0.98) (3.3) METAL TYP 4X (1.31) (0.755) 8 5 SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL EXPOSED PAD 9: 78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE SCALE:20X NOTES: (continued) 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 4214794/A 11/2019 www.ti.com NDP0003B B 2 1 2.285 4.57 3X 0.88 0.64 C A B 0.25 3 1.02 0.64 1.14 0.89 0.17 0.60 0.46 SCALE 1.500 10.42 9.40 6.22 5.97 (2.345) (2.5) PACKAGE OUTLINE TO-252 - 2.55 mm max height TRANSISTOR OUTLINE 1.27 0.88 A 5.46 4.96 6.73 6.35",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 79
  },
  {
    "text": "(2.5) PACKAGE OUTLINE TO-252 - 2.55 mm max height TRANSISTOR OUTLINE 1.27 0.88 A 5.46 4.96 6.73 6.35 PKG OPTIONAL 8 TOP & BOTTOM 8 0.88 0.46 0.51 MIN 4.32 MIN 2.55 MAX C SEATING PLANE 3 1 2 4 NOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Reference JEDEC registration TO-252. 4219870/A 03/2018 www.ti.com NDP0003B EXAMPLE BOARD LAYOUT TO-252 - 2.55 mm max height TRANSISTOR OUTLINE 2X (2.15) 2X (1.3) SEE SOLDER MASK DETAIL (5.7) 1 3 (4.57) (R0.05) TYP 0.07 MAX ALL AROUND EXPOSED METAL 4 SYMM (5.5) (4.38) (2.285) PKG LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE: 8X METAL EDGE 0.07 MIN ALL AROUND EXPOSED METAL METAL UNDER SOLDER MASK ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 80
  },
  {
    "text": " EXPOSED METAL SHOWN SCALE: 8X METAL EDGE 0.07 MIN ALL AROUND EXPOSED METAL METAL UNDER SOLDER MASK SOLDER MASK OPENING NON SOLDER MASK DEFINED (PREFERRED) SOLDER MASK OPENING SOLDER MASK DEFINED SOLDER MASK DETAIL NOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004). 5. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented. 4219870/A 03/2018 www.ti.com NDP0003B EXAMPLE STENCIL DESIGN TO-252 - 2.55 mm max height TRANSISTOR OUTLINE 2X (1.3) 2X (2.15) (0.26) (1.35) TYP (R0.05) TYP (1.32) TYP (4.57) 16X (1.12) (4.38) 16X (1.15) PKG SOLDER ",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 81
  },
  {
    "text": ") 2X (2.15) (0.26) (1.35) TYP (R0.05) TYP (1.32) TYP (4.57) 16X (1.12) (4.38) 16X (1.15) PKG SOLDER PASTE EXAMPLE BASED ON 0.125 MM THICK STENCIL SCALE: 8X NOTES: (continued) 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design. 4219870/A 03/2018 www.ti.com IMPORTANT NOTICE AND DISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTI",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 82
  },
  {
    "text": "AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and dis",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 83
  },
  {
    "text": "nt of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. TI objects to and rejects any additional or different",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 84
  },
  {
    "text": "nties or warranty disclaimers for TI products. TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated",
    "source_file": "lm1117_low_dropout_linear_regulator.pdf",
    "chunk_id": 85
  },
  {
    "text": "800 mA Low-Dropout Linear Regulator LM1117, LM1117I The LM1117 is a low dropout voltage regulator with a dropout of 1.2 V at 800 mA of load current. The LM1117 is available in an adjustable version, which can set the output voltage from 1.25 to 13.8 V with only two external resistors. In addition, it is available in five fixed voltages, 1.8 V, 2.5 V, 3.3 V, and 5 V. The LM1117 offers current limiting and thermal shutdown. Its circuit is trimmed to assure output voltage accuracy to within +/−1%. Features • Available in 1.8 V, 2.5 V, 3.3 V, 5.0 V, and Adjustable Versions • Space−Saving SOT−223 Package • Current Limiting and Thermal Protection • Output Current 800 mA • Line Regulation 0.2% (Maximum) • Load Regulation 0.4% (Maximum) • Temperature Range: −40°C to 125°C • These are Pb-Free Devic",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 0
  },
  {
    "text": "imum) • Load Regulation 0.4% (Maximum) • Temperature Range: −40°C to 125°C • These are Pb-Free Devices Applications • Post Regulator for Switching DC−DC Converter • High Efficiency Linear Regulators • Battery Chargers • Portable Instrumentation • Active SCSI Termination Regulation www.onsemi.com SOT−223 CASE 318H PIN CONFIGURATION Tab 1 2 3 SOT−223 (Top View) Pin: 1. Adjust/Ground 2. Output 3. Input Heatsink tab is connected to Pin 2. ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet. DEVICE MARKING INFORMATION See general marking information in the device marking section on page 11 of this data sheet. TYPICAL APPLICATIONS Input 10 (cid:2)F 3 + LM1117 XTXX 1 2 Output Input + 10 (cid:2)F 10 (cid:2)F 3 + LM1117",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 1
  },
  {
    "text": "APPLICATIONS Input 10 (cid:2)F 3 + LM1117 XTXX 1 2 Output Input + 10 (cid:2)F 10 (cid:2)F 3 + LM1117 XTA 1 2 Output + 10 (cid:2)F 3 + LM1117 XT285 2 1 + 22 (cid:2)F 10 (cid:2)F + 4.75 V to 5.25 V 110 (cid:3) 110 (cid:3) 110 (cid:3) 110 (cid:3) 18 to 27 Lines Figure 1. Fixed Output Regulator Figure 2. Adjustable Output Regulator Figure 3. Active SCSI Bus Terminator © Semiconductor Components Industries, LLC, 2020 February, 2021 − Rev. 1 1 Publication Order Number: LM1117/D LM1117, LM1117I Rating Symbol MAXIMUM RATINGS Input Voltage (Note 1) Output Short Circuit Duration (Notes 2 and 3) Power Dissipation and Thermal Characteristics Case 318H (SOT−223) Power Dissipation (Note 2) Thermal Resistance, Junction−to−Ambient, Minimum Size Pad Thermal Resistance, Junction−to−Case Maximum Die Junction",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 2
  },
  {
    "text": "nce, Junction−to−Ambient, Minimum Size Pad Thermal Resistance, Junction−to−Case Maximum Die Junction Temperature Range Storage Temperature Range Operating Ambient Temperature Range LM1117 LM1117I Vin − PD R(cid:4)JA R(cid:4)JC TJ Tstg TA Value 20 Infinite Internally Limited 160 15 −55 to 150 −65 to 150 0 to +125 −40 to +125 Unit V − W °C/W °C/W °C °C °C Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. This device series contains ESD protection and exceeds the following tests: Human Body Model (HBM), Class 2, 2000 V Machine Model (MM), Class B, 200 V Charge Device Model (CDM), Class IV, 2000 V. Internal thermal shutdown prot",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 3
  },
  {
    "text": "del (MM), Class B, 200 V Charge Device Model (CDM), Class IV, 2000 V. Internal thermal shutdown protection limits the die temperature to approximately 175°C. Proper heatsinking is required to prevent activation. The maximum package power dissipation is: 2. 3. The regulator output current must not exceed 1.0 A with Vin greater than 12 V. PD (cid:2) TJ(max) (cid:3) TA R(cid:4)JA www.onsemi.com 2 LM1117, LM1117I ELECTRICAL CHARACTERISTICS (Cin = 10 (cid:2)F, Cout = 10 (cid:2)F, for typical value TA = 25°C, for min and max values TA is the operating ambient temperature range that applies unless otherwise noted.) (Note 4) Characteristic Symbol Min Typ Max Unit Reference Voltage, Adjustable Output Devices (Vin–Vout = 2.0 V, Iout = 10 mA, TA = 25°C) (Vin–Vout = 1.4 V to 10 V, Iout = 10 mA to 800 ",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 4
  },
  {
    "text": " Devices (Vin–Vout = 2.0 V, Iout = 10 mA, TA = 25°C) (Vin–Vout = 1.4 V to 10 V, Iout = 10 mA to 800 mA) (Note 4) Output Voltage, Fixed Output Devices 1.8 V (Vin = 3.8 V, Iout = 10 mA, TA = 25 °C) (Vin = 3.2 V to 11.8 V, Iout = 0 mA to 800 mA) (Note 4) Vref Vout 2.5 V (Vin = 4.5 V, Iout = 10 mA, TA = 25 °C) (Vin = 3.9 V to 10 V, Iout = 0 mA to 800 mA,) (Note 4) 3.3 V (Vin = 5.3 V, Iout = 10 mA, TA = 25 °C) (Vin = 4.75 V to 10 V, Iout = 0 mA to 800 mA) (Note 4) 5.0 V (Vin = 7.0 V, Iout = 10 mA, TA = 25 °C) (Vin = 6.5 V to 12 V, Iout = 0 mA to 800 mA) (Note 4) Line Regulation (Note 5) Adjustable (Vin = 2.75 V to 16.25 V, Iout = 10 mA) Regline 1.8 V 2.5 V 3.3 V 5.0 V (Vin = 3.2 V to 11.8 V, Iout = 0 mA) (Vin = 3.9 V to 10 V, Iout = 0 mA) (Vin = 4.75 V to 15 V, Iout = 0 mA) (Vin = 6.5 V to 15 V",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 5
  },
  {
    "text": " = 0 mA) (Vin = 3.9 V to 10 V, Iout = 0 mA) (Vin = 4.75 V to 15 V, Iout = 0 mA) (Vin = 6.5 V to 15 V, Iout = 0 mA) Load Regulation (Note 5) Adjustable (Iout = 10 mA to 800 mA, Vin = 4.25 V) Regline 1.8 V 2.5 V 3.3 V 5.0 V (Iout = 0 mA to 800 mA, Vin = 3.2 V) (Iout = 0 mA to 800 mA, Vin = 3.9 V) (Iout = 0 mA to 800 mA, Vin = 4.75 V) (Iout = 0 mA to 800 mA, Vin = 6.5 V) Dropout Voltage (Measured at Vout − 100 mV) (Iout = 100 mA) (Iout = 500 mA) (Iout = 800 mA) Output Current Limit (Vin−Vout = 5.0 V, TA = 25°C, Note 6) Minimum Required Load Current for Regulation, Adjustable Output Devices (Vin = 15 V) Quiescent Current 1.8 V (Vin = 11.8 V) 2.5 V (Vin = 10 V) 3.3 V (Vin = 15 V) 5.0 V (Vin = 15 V) Thermal Regulation (TA = 25°C, 30 ms Pulse) Ripple Rejection (Vin−Vout = 6.4 V, Iout = 500 mA, 10",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 6
  },
  {
    "text": "V) Thermal Regulation (TA = 25°C, 30 ms Pulse) Ripple Rejection (Vin−Vout = 6.4 V, Iout = 500 mA, 10 Vpp 120 Hz Sinewave) Adjustable 1.8 V 2.5 V 3.3 V 5.0 V Adjustment Pin Current (Vin = 11.25 V, Iout = 800 mA) Adjust Pin Current Change (Vin−Vout = 1.4 V to 10 V, Iout = 10 mA to 800 mA) Temperature Stability Long Term Stability (TA = 25°C, 1000 Hrs End Point Measurement) RMS Output Noise (f = 10 Hz to 10 kHz) Vin−Vout Iout IL(min) IQ RR Iadj (cid:5)Iadj ST St N 1.238 1.225 1.25 − 1.262 1.270 1.782 1.755 2.475 2.450 3.267 3.235 4.950 4.900 − − − − − − − − − − − − − 1.800 − 2.500 − 3.300 − 5.000 − 0.04 0.4 0.5 0.8 0.9 0.2 2.6 3.3 4.3 6.7 1.818 1.845 2.525 2.550 3.333 3.365 5.050 5.100 0.1 1.0 2.5 4.5 6.0 0.4 6.0 7.5 10 15 0.95 1.01 1.07 1.10 1.15 1.20 1000 1500 2200 − − − − − − 67 66 62 60 5",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 7
  },
  {
    "text": "2.5 4.5 6.0 0.4 6.0 7.5 10 15 0.95 1.01 1.07 1.10 1.15 1.20 1000 1500 2200 − − − − − − 67 66 62 60 57 − − − − − 0.8 5.0 4.2 5.2 6.0 6.0 0.01 73 70 68 64 61 52 0.4 0.5 0.3 0.003 10 10 10 10 0.1 − − − − − 120 5.0 − − − V V % mV % mV V mA mA mA %/W dB (cid:2)A (cid:2)A % % %Vout Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. LM1117: Tlow = 0°C, Thigh = 125°C LM1117I: Tlow = −40°C, Thigh = 125°C 5. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 6. The regulator output current must not exceed 1.0 A with Vin greater ",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 8
  },
  {
    "text": "lose to ambient as possible. 6. The regulator output current must not exceed 1.0 A with Vin greater than 12 V. www.onsemi.com 3 ) % ( E G N A H C E G A T L O V T U P T U O , t u o V −1.5 −2.0 −50 ) A ( T N E R R U C T U P T U O , t u o I 2.0 1.5 1.0 0.5 0 0 100 80 60 40 20 ) A (cid:2) ( T N E R R U C N P T S U J D A I j , d a I 0 −50 −25 LM1117, LM1117I Vin = Vout + 3.0 V Iout = 10 mA 2.0 1.5 1.0 0.5 0 −0.5 −1.0 Adj, 1.5 V, 1.8 V, 2.0 V, 2.5 V 2.85 V, 3.3 V, 5.0 V, 12.0 V TJ = 25°C TJ = −40°C TJ = 125°C 1.4 1.2 1.0 0.8 0.6 0.4 0.2 Load pulsed at 1.0% duty cycle ) V ( E G A T L O V T U O P O R D , t u o V − n V i 125 150 0 0 200 400 600 800 1000 −25 0 25 50 100 TA, AMBIENT TEMPERATURE (°C) 75 Figure 4. Output Voltage Change vs. Temperature TJ = 25°C Iout, OUTPUT CURRENT (mA) Figure 5. Dropo",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 9
  },
  {
    "text": " Figure 4. Output Voltage Change vs. Temperature TJ = 25°C Iout, OUTPUT CURRENT (mA) Figure 5. Dropout Voltage vs. Output Current 2.0 1.8 1.6 1.4 ) A ( T N E R R U C T U P T U O Load pulsed at 1.0% duty cycle , t u o I 1.2 1.0 Vin = 5.0 V Load pulsed at 1.0% duty cycle 2 4 6 8 10 12 14 16 18 20 −50 −25 0 25 50 100 TA, AMBIENT TEMPERATURE (°C) 75 125 150 Vin − Vout, VOLTAGE DIFFERENTIAL (V) Figure 6. Output Short Circuit Current vs. Differential Voltage Figure 7. Output Short Circuit Current vs. Temperature 10 5.0 0 −5.0 −10 −15 ) % ( E G N A H C T N E R R U C T N E C S E U Q I Iout = 10 mA 0 25 100 50 TA, AMBIENT TEMPERATURE (°C) 75 125 150 , Q I −20 −50 −25 0 25 100 50 TA, AMBIENT TEMPERATURE (°C) 75 125 150 Figure 8. Adjust Pin Current vs. Temperature Figure 9. Quiescent Current Change v",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 10
  },
  {
    "text": "RE (°C) 75 125 150 Figure 8. Adjust Pin Current vs. Temperature Figure 9. Quiescent Current Change vs. Temperature www.onsemi.com 4 LM1117, LM1117I ) B d ( I N O T C E J E R E L P P R I , R R 100 80 60 40 20 0 0 fripple = 120 Hz Vripple (cid:4) 3.0 VP−P ) B d ( fripple = 20 kHz Vripple (cid:4) 0.5 VP−P Vout = 5.0 V Vin − Vout = 3.0 V Cout = 10 (cid:2)F Cadj = 25 (cid:2)F TA = 25°C I N O T C E J E R E L P P R I , R R 100 80 60 40 20 Vripple (cid:4) 3.0 VP−P Vripple (cid:4) 0.5 VP−P (cid:5) 3.0 V Vin − Vout Vout = 5.0 V Vin − Vout = 3.0 V Iout = 0.5 A Cout = 10 (cid:2)F Cadj = 25 (cid:2)F, f > 60 Hz Cadj = 200 (cid:2)F, f (cid:4) 60 Hz TA = 25°C Vin − Vout (cid:5) Vdropout 200 400 600 800 1000 0 10 100 1.0 k 10 k 100 k Iout, OUTPUT CURRENT (mA) fripple, RIPPLE FREQUENCY (Hz) Figure 10. LM111",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 11
  },
  {
    "text": " 0 10 100 1.0 k 10 k 100 k Iout, OUTPUT CURRENT (mA) fripple, RIPPLE FREQUENCY (Hz) Figure 10. LM1117XTA Ripple Rejection vs. Output Current Figure 11. LM1117XTA Ripple Rejection vs. Frequency Region of Stability Vin = 3.0 V Vout = 1.25 V Iload = 5 mA − 1 A Cin = 10 (cid:2)F MLCC TJ = 25°C Region of Instability 100 10 1 ) F (cid:2) ( I E C N A T C A P A C T U P T U O 0.1 0.001 0.01 0.1 1 ) (cid:3) ( I I E C N A T S S E R S E R E S T N E L A V U Q E I 10 , R S E 10 1 0.1 0.01 Region of Stability Vin = 3.0 V Vout = 1.25 V Cin = 10 (cid:2)F MLCC Cout = 10 (cid:2)F TJ = 25°C Region of Instability 0 100 200 300 400 500 600 700 800 900 1000 ESR, EQUIVALENT SERIES RESISTANCE ((cid:3)) Iout, OUTPUT CURRENT (mA) Figure 12. Output Capacitance vs. ESR Figure 13. Typical ESR vs. Output Current 1 A 0.5",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 12
  },
  {
    "text": "CURRENT (mA) Figure 12. Output Capacitance vs. ESR Figure 13. Typical ESR vs. Output Current 1 A 0.5 A Cin = 10 (cid:2)F Tantalum Cout = 10 (cid:2)F Tantalum Vin − Vout = 3.0 V 0.1 A 350E−9 300E−9 250E−9 200E−9 150E−9 100E−9 50E−9 ) z H ( t r q s / V 0 10 100 1.0 k 10 k 100 k FREQUENCY (Hz) Figure 14. Output Spectral Noise Density vs. Frequency, Vout = 1V5 www.onsemi.com 5 ) V ( T U P N I E G A T L O V 5.25 4.25 E G A T L O V T U P T U O ) V m ( I N O T A V E D I 20 0 −20 LM1117, LM1117I Cin = 1.0 (cid:2)F Cout = 10 (cid:2)F Iout = 0.1 A TA = 25°C E G A T L O V T U P T U O T N E R R U C D A O L ) V ( I N O T A V E D I 0.1 0 −0.1 ) A ( E G N A H C 0.5 0 Cin = 10 (cid:2)F Cout = 10 (cid:2)F Vin = 4.5 V Preload = 0.1 A TA = 25°C 0 40 80 120 160 200 0 40 80 120 160 200 t, TIME ((cid:2)s) Figur",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 13
  },
  {
    "text": "n = 4.5 V Preload = 0.1 A TA = 25°C 0 40 80 120 160 200 0 40 80 120 160 200 t, TIME ((cid:2)s) Figure 15. LM1117XT285 Line Transient Response t, TIME ((cid:2)s) Figure 16. LM1117XT285 Load Transient Response ) V ( T U P N I E G A T L O V 7.5 6.5 E G A T L O V T U P T U O ) V m ( I N O T A V E D I 20 0 −20 Cin = 1.0 (cid:2)F Cout = 10 (cid:2)F Iout = 0.1 A TA = 25°C E G A T L O V T U P T U O T N E R R U C D A O L ) V ( I N O T A V E D I 0.1 0 −0.1 ) A ( E G N A H C 0.5 0 Cin = 10 (cid:2)F Cout = 10 (cid:2)F Vin = 6.5 V Preload = 0.1 A TA = 25°C 0 40 80 120 160 200 0 40 80 120 160 200 t, TIME ((cid:2)s) Figure 17. LM1117XT50 Line Transient Response t, TIME ((cid:2)s) Figure 18. LM1117XT50 Load Transient Response ) V ( T U P N I E G A T L O V 14.5 13.5 E G A T L O V T U P T U O ) V m ( I N O ",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 14
  },
  {
    "text": " Transient Response ) V ( T U P N I E G A T L O V 14.5 13.5 E G A T L O V T U P T U O ) V m ( I N O T A V E D I 20 0 −20 Cin = 1.0 (cid:2)F Cout = 10 (cid:2)F Iout = 0.1 A TA = 25°C E G A T L O V T U P T U O T N E R R U C D A O L ) V ( I N O T A V E D I 0.1 0 −0.1 ) A ( E G N A H C 0.5 0 Cin = 10 (cid:2)F Cout = 10 (cid:2)F Vin = 13.5 V Preload = 0.1 A TA = 25°C 0 40 80 120 160 200 0 40 80 120 160 200 t, TIME ((cid:2)s) Figure 19. LM1117XT12 Line Transient Response t, TIME ((cid:2)s) Figure 20. LM1117XT12 Load Transient Response www.onsemi.com 6 , I E C N A T S S E R L A M R E H T , A J (cid:4) R ) W C ° ( I R A − O T − N O T C N U J I LM1117, LM1117I 180 160 140 120 100 80 60 0 PD(max) for TA = 50°C Minimum Size Pad 2.0 oz. Copper ÎÎÎ L ÎÎÎ L ÎÎÎ R(cid:4)JA 5.0 10 15 20 25 L, LENGTH OF CO",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 15
  },
  {
    "text": "TA = 50°C Minimum Size Pad 2.0 oz. Copper ÎÎÎ L ÎÎÎ L ÎÎÎ R(cid:4)JA 5.0 10 15 20 25 L, LENGTH OF COPPER (mm) 1.6 1.4 1.2 1.0 0.8 0.6 0.4 30 Figure 21. SOT−223 Thermal Resistance and Maximum Power Dissipation vs. P.C.B. Copper Length ) W ( I I I N O T A P S S D R E W O P M U M X A M I , D P , I E C N A T S S E R L A M R E H T , A J (cid:4) R ) W C ° ( I R A − O T − N O T C N U J I 90 80 70 60 50 40 0 100 PD(max) for TA = 50°C 1.6 1.4 1.2 1.0 ) W ( I I I N O T A P S S D R E W O P M U M X A M I Minimum Size Pad 2.0 oz. Copper ÎÎÎÎ L ÎÎÎÎ ÎÎÎÎ L ÎÎÎÎ 0.8 0.6 R(cid:4)JA 5.0 10 15 20 25 L, LENGTH OF COPPER (mm) 0.4 30 , D P Figure 22. DPAK Thermal Resistance and Maximum Power Dissipation vs. P.C.B. Copper Length www.onsemi.com 7 LM1117, LM1117I APPLICATIONS INFORMATION Introduction The LM1117 f",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 16
  },
  {
    "text": "B. Copper Length www.onsemi.com 7 LM1117, LM1117I APPLICATIONS INFORMATION Introduction The LM1117 features a significant reduction in dropout voltage along with enhanced output voltage accuracy and temperature stability when compared to older industry three−terminal adjustable regulators. These standard devices contain output current limiting, safe operating area compensation and thermal shutdown protection making them designer friendly for powering numerous consumer and industrial products. The LM1117 series is pin compatible with the older LM317 and its derivative device types. Output Voltage The typical application circuits for the fixed and adjustable output regulators are shown in Figures 23 and 24. The adjustable devices are floating voltage regulators. They develop and maintain the",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 17
  },
  {
    "text": "res 23 and 24. The adjustable devices are floating voltage regulators. They develop and maintain the nominal 1.25 V reference voltage between the output and adjust pins. The reference voltage is programmed to a constant current source by resistor R1, and this current flows through R2 to ground to set the output voltage. The programmed current level is usually selected to be greater than the specified 5.0 mA minimum that is required for regulation. Since the adjust pin current, Iadj, is significantly lower and constant with respect to the programmed load current, it generates a small output voltage error that can usually be ignored. For the fixed output devices R1 and R2 are included within the device and the ground current Ignd, ranges from 3.0 mA to 5.0 mA depending upon the output voltag",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 18
  },
  {
    "text": "he device and the ground current Ignd, ranges from 3.0 mA to 5.0 mA depending upon the output voltage. External Capacitors Input bypass capacitor Cin may be required for regulator stability if the device is located more than a few inches from the power source. This capacitor will reduce the circuit’s sensitivity when powered from a complex source impedance and significantly enhance the output transient response. The input bypass capacitor should be mounted with the shortest possible track length directly across the regulator’s input and ground terminals. A 10 (cid:2)F ceramic or tantalum capacitor should be adequate for most applications. Input Cin 3 + LM1117 XTXX 1 Ignd 2 Output + Cout Figure 23. Fixed Output Regulator Frequency compensation for the regulator is provided by capacitor Cout",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 19
  },
  {
    "text": "re 23. Fixed Output Regulator Frequency compensation for the regulator is provided by capacitor Cout and its use is mandatory to ensure output stability. A minimum capacitance value of 4.7 (cid:2)F with an equivalent series resistance (ESR) that is within the limits of 33 m(cid:3) (typ) to 2.2 (cid:3) is required. See Figures 12 and 13. The capacitor type can be ceramic, tantalum, or aluminum electrolytic as long as it meets the minimum capacitance value and ESR limits over the circuit’s entire operating temperature range. Higher values of output capacitance can be used to enhance loop stability and transient response with the additional benefit of reducing output noise. Input Cin 3 + LM1117 XTA 2 1 Vref Output R1 + Cout Iadj R2 + Cadj Vout (cid:2) Vref (cid:6)1 (cid:7) R2 (cid:8) (cid:7) ",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 20
  },
  {
    "text": " XTA 2 1 Vref Output R1 + Cout Iadj R2 + Cadj Vout (cid:2) Vref (cid:6)1 (cid:7) R2 (cid:8) (cid:7) Iadj R2 R1 Figure 24. Adjustable Output Regulator The output ripple will increase linearly for fixed and adjustable devices as the ratio of output voltage to the reference voltage increases. For example, with a 12 V regulator, the output ripple will increase by 12 V/1.25 V or 9.6 and the ripple rejection will decrease by 20 log of this ratio or 19.6 dB. The loss of ripple rejection can be restored to the values shown with the addition of bypass capacitor Cadj, shown in Figure 24. The reactance of Cadj at the ripple frequency must be less than the resistance of R1. The value of R1 can be selected to provide the minimum required load current to maintain regulation and is usually in the range o",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 21
  },
  {
    "text": "ed to provide the minimum required load current to maintain regulation and is usually in the range of 100 (cid:3) to 200 (cid:3). Cadj (cid:9) 1 2 (cid:6) fripple R1 The minimum required capacitance can be calculated from the above formula. When using the device in an application that is powered from the AC line via a transformer and a full wave bridge, the value for Cadj is: fripple (cid:2) 120 Hz, R1 (cid:2) 120 (cid:3), then Cadj (cid:9) 11.1 (cid:2)F The value for Cadj is significantly reduced in applications where the input ripple frequency is high. If used as a post regulator in a switching converter under the following conditions: fripple (cid:2) 50 kHz, R1 (cid:2) 120 (cid:3), then Cadj (cid:9) 0.027 (cid:2)F Figures 10 and 11 shows the level of ripple rejection that is obtainable ",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 22
  },
  {
    "text": "adj (cid:9) 0.027 (cid:2)F Figures 10 and 11 shows the level of ripple rejection that is obtainable with the adjust pin properly bypassed. www.onsemi.com 8 LM1117, LM1117I Protection Diodes The LM1117 family has two internal low impedance diode paths that normally do not require protection when used in the typical regulator applications. The first path connects between Vout and Vin, and it can withstand a peak surge current of about 15 A. Normal cycling of Vin cannot generate a current surge of this magnitude. Only when Vin is shorted or crowbarred to ground and Cout is greater than 50 (cid:2)F, it becomes possible for device damage to occur. Under these conditions, diode D1 is required to protect the device. The second path connects between Cadj and Vout, and it can withstand a peak surge",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 23
  },
  {
    "text": "rotect the device. The second path connects between Cadj and Vout, and it can withstand a peak surge current of about 150 mA. Protection diode D2 is required if the output is shorted or crowbarred to ground and Cadj is greater than 1.0 (cid:2)F. Input Cin 3 + D1 1N4001 LM1117 XTA 2 1 R2 R1 + Cadj Output D2 1N4001 + Cout Figure 25. Protection Diode Placement A combination of protection diodes D1 and D2 may be required in the event that Vin is shorted to ground and Cadj is greater than 50 (cid:2)F. The peak current capability stated for the internal diodes are for a time of 100 (cid:2)s with a junction temperature of 25°C. These values may vary and are to be used as a general guide. Load Regulation The LM1117 series is capable of providing excellent load regulation; but since these are three",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 24
  },
  {
    "text": "ation The LM1117 series is capable of providing excellent load regulation; but since these are three terminal devices, only partial remote load sensing is possible. There are two conditions that must be met to achieve the maximum available load regulation performance. The first is that the top side of programming resistor R1 should be connected as close to the regulator case as practicable. This will minimize the voltage drop caused by wiring resistance RW + from appearing in series with reference voltage that is across R1. The second condition is that the ground end of R2 should be connected directly to the load. This allows true Kelvin sensing where the regulator compensates for the voltage drop caused by wiring resistance RW −. Input 3 LM1117 XTA 2 + Cin 1 R1 R2 RW+ Output + Cout Remote",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 25
  },
  {
    "text": "e drop caused by wiring resistance RW −. Input 3 LM1117 XTA 2 + Cin 1 R1 R2 RW+ Output + Cout Remote Load RW− Figure 26. Load Sensing Thermal Considerations junction This series contains an internal thermal limiting circuit that is designed to protect the regulator in the event that the maximum is exceeded. When temperature activated, typically at 175°C, the regulator output switches off and then back on as the die cools. As a result, if the device is continuously operated in an overheated condition, the output will appear to be oscillating. This feature provides protection from a catastrophic device failure due to accidental overheating. It is not intended to be used as a substitute for proper heatsinking. The maximum device power dissipation can be calculated by: TJ(max) (cid:3) TA R(cid",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 26
  },
  {
    "text": "per heatsinking. The maximum device power dissipation can be calculated by: TJ(max) (cid:3) TA R(cid:4)JA PD (cid:2) The devices are available in surface mount SOT−223 and DPAK packages. Each package has an exposed metal tab that is specifically designed to reduce the junction to air thermal resistance, R(cid:4)JA, by utilizing the printed circuit board copper as a heat dissipater. Figures 21 and 22 show typical R(cid:4)JA values that can be obtained from a square pattern using economical single sided 2.0 ounce copper board material. The final product thermal limits should be tested and quantified in order to insure acceptable performance and reliability. The actual R(cid:4)JA can vary considerably from the graphs shown. This will be due to any changes made in the copper aspect ratio of th",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 27
  },
  {
    "text": "derably from the graphs shown. This will be due to any changes made in the copper aspect ratio of the final layout, adjacent heat sources, and air flow. www.onsemi.com 9 LM1117, LM1117I Input 10 (cid:2)F 3 + LM1117 XTA 2 1 Constant Current Output R + 10 (cid:2)F Input 10 (cid:2)F 3 + LM1117 XTA 1 2 R1 Output + 10 (cid:2)F 50 k 1N4001 Iout (cid:2) Vref R (cid:7) Iadj R2 2N2907 10 (cid:2)F Figure 27. Constant Current Regulator Figure 28. Slow Turn−On Regulator Output + 10 (cid:2)F 120 360 Input 10 (cid:2)F 3 + LM1117 XTA 2 1 Output Control 1.0 k On Off 1.0 k 2N2222 Vout(Off) (cid:2) Vref Input + 10 (cid:2)F 3 LM1117 XTA 2 1 Output + 10 (cid:2)F R1 R2 2N2222 Output Voltage Control Resistor R2 sets the maximum output voltage. Each transistor reduces the output voltage when turned on. Figure 29",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 28
  },
  {
    "text": "ets the maximum output voltage. Each transistor reduces the output voltage when turned on. Figure 29. Regulator with Shutdown Figure 30. Digitally Controlled Regulator Input 10 (cid:2)F RCHG 6.6 V + − 10 (cid:2)F 3 + 3 + LM1117 XT50 2 1 50 (cid:3) LM1117 XT50 2 1 Output + 10 (cid:2)F 5.3 V AC Line 5.0 V Battery The 50 (cid:3) resistor that is in series with the ground pin of the upper regulator level shifts its output 300 mV higher than the lower regulator. This keeps the lower regulator off until the input source is removed. Figure 31. Battery Backed−Up Power Supply www.onsemi.com 10 Input 10 (cid:2)F 3 + LM1117 XT50 2 1 2.0 k + 10 (cid:2)F Output 5.0 V to 12 V + 10 (cid:2)F Figure 32. Adjusting Output of Fixed Voltage Regulators LM1117, LM1117I ORDERING INFORMATION − (LM1117) Device Nomi",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 29
  },
  {
    "text": "sting Output of Fixed Voltage Regulators LM1117, LM1117I ORDERING INFORMATION − (LM1117) Device Nominal Output Voltage Package Shipping† LM1117MPX−ADJNOPB Adjustable LM1117MPX−18NOPB LM1117MPX−25NOPB LM1117MPX−33NOPB LM1117MPX−50NOPB 1.8 2.5 3.3 5.0 SOT−223 (Pb−Free) 4000 / Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. ORDERING INFORMATION − (LM1117I) Device Nominal Output Voltage Package Shipping† LM1117IMPX−ADJNOPB Adjustable SOT−223 (Pb−Free) 4000 / Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. MARKING DIAGRAMS − ",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 30
  },
  {
    "text": " please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. MARKING DIAGRAMS − LM1117 SOT−223 CASE 318H AYW 117−A(cid:2) (cid:2) AYW 17−18(cid:2) (cid:2) AYW 17−25(cid:2) (cid:2) AYW 17−33(cid:2) (cid:2) AYW 117−5(cid:2) (cid:2) 1 2 3 1 2 3 1 2 3 1 2 3 1 2 3 Adjustable 1.8 V 2.5 V 3.3 V 5.0 V A Y W (cid:2) = Assembly Location = Year = Work Week = Pb−Free Package (Note: Microdot may be in either location) MARKING DIAGRAMS − LM1117I SOT−223 CASE 318H AYW 117AT(cid:2) (cid:2) 1 2 3 Adjustable A Y W (cid:2) = Assembly Location = Year = Work Week = Pb−Free Package (Note: Microdot may be in either location) www.onsemi.com 11 MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS SCALE 2:1 SOT−223 CASE 318H ISSUE B DATE 13 MAY 2020 GENERIC MARKING DIAGRAM AYW XXXXX(cid:2) (cid:2) 1 = Ass",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 31
  },
  {
    "text": " SOT−223 CASE 318H ISSUE B DATE 13 MAY 2020 GENERIC MARKING DIAGRAM AYW XXXXX(cid:2) (cid:2) 1 = Assembly Location A = Year Y = Work Week W XXXXX = Specific Device Code (cid:2) = Pb−Free Package (Note: Microdot may be in either location) This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “(cid:2)”, may or may not be present. Some products may not follow the Generic Marking. DOCUMENT NUMBER: 98ASH70634A Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red. DESCRIPTION: SOT−223 PAGE 1 OF 1 ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subs",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 32
  },
  {
    "text": "ctor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. © Semiconductor Components Industries, LLC, 2018 www.onsemi.com , and other names",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 33
  },
  {
    "text": " rights of others. © Semiconductor Components Industries, LLC, 2018 www.onsemi.com , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “onsemi” or its affiliates onsemi, and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided “as−is” and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 34
  },
  {
    "text": "mi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. “Typical” parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and act",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 35
  },
  {
    "text": "ovided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi a",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 36
  },
  {
    "text": "roducts for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com onsemi Website: www.onsemi.com TECHNICAL SUPPORT North ",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 37
  },
  {
    "text": "MENT: Email Requests to: orderlit@onsemi.com onsemi Website: www.onsemi.com TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative ◊",
    "source_file": "LM1117MPX-33NOPB_onsemi.pdf",
    "chunk_id": 38
  },
  {
    "text": "USLPT2819 Family – Low-profile Tactile Switches Applications LPT Series – Low-Profile Tactile Switches • Portable electronic devices. • 3C products. • Smart phones. • Digital cameras. Features • Compact size. • Low-profile. • Long operation life. • Grounded options available. TE Connectivity is pleased to introduce its LPT Series of Low-Profile Tactile Switches. Given the various combinations of Size and Height measures offered by the LPT Series, these tactile switches are ideal for a wide variety of applications within the portable electronics market. The Low-Profile Tactile Switches will be characterised by SMT mounting available in Tab, Gull-Winged, and J-Bend terminations. LPT Series – Family Classification Family USLPT (Ultra-Mini Size) MCSLPT (Micro-Mini Size) MSLPT (Mini Size) Body ",
    "source_file": "low_profile_tactile_switches.pdf",
    "chunk_id": 0
  },
  {
    "text": "amily Classification Family USLPT (Ultra-Mini Size) MCSLPT (Micro-Mini Size) MSLPT (Mini Size) Body Size 2.6x1.6mm to 3.7x3.7mm 4.6x4.4mm to 4.8x4.8mm 5.2x5.2mm Height 0.35mm to 0.65mm 0.55mm to 1.05mm 0.80mm to 2.00mm Mounting Tab / J-Bend J-Bend Gull-Wing / J-Bend Grounding No No Yes Packaging Tape & Reel Tape & Reel Tape & Reel Document 2337225-1 (08/10/18) Dimensions in millimetres unless otherwise specified Dimensions Shown for reference purposes only. Specifications subject to change For Email, phone or live chat, go to: www.te.com/help USLPT2819 Family – Low-profile Tactile Switches USLPT Family – 2.8 x 1.9mm Contact Rating Contact Resistance Insulation Resistance Dielectric Strength Operating Force Travel Operating Life Operating Temperature Storage Temperature 10µA, 1VDC Min. 50mA",
    "source_file": "low_profile_tactile_switches.pdf",
    "chunk_id": 1
  },
  {
    "text": "Operating Force Travel Operating Life Operating Temperature Storage Temperature 10µA, 1VDC Min. 50mA, 12VDC Max. 500mΩ Max. 100MΩ Min. 100VDC 100VAC/1 Minute 160 ± 50gf (-1) 200 ± 50gf (-2) 0.13mm 300,000 Cycles Min. (-1) 150,000 Cycles Min. (-2) -40˚C to +85˚C -40˚C to +85˚C Features • • • Ultra-low profile. Compact size. Extended operating life. Applications • Digital cameras. • • Smart Phones. Portable electronic devices. Circuit Part Numbering Document 2337225-1 (08/10/18) Dimensions in millimetres unless otherwise specified Dimensions Shown for reference purposes only. Specifications subject to change For Email, phone or live chat, go to: www.te.com/help USLPT2819 Family – Low-profile Tactile Switches Diagrams PN List Smart PN Body Size Height Mounting Operation Force Packaging MOQ TE",
    "source_file": "low_profile_tactile_switches.pdf",
    "chunk_id": 2
  },
  {
    "text": "actile Switches Diagrams PN List Smart PN Body Size Height Mounting Operation Force Packaging MOQ TE PN USLPT2819DT2TR 2.8 x 1.9mm 0.60mm USLPT2819DT4TR 2.8 x 1.9mm 0.60mm Tab Tab 160gf Tape and Reel 5,500 2337225-1 200gf Tape and Reel 5,500 2337225-2 Document 2337225-1 (08/10/18) Dimensions in millimetres unless otherwise specified Dimensions Shown for reference purposes only. Specifications subject to change For Email, phone or live chat, go to: www.te.com/help USLPT2819 Family – Low-profile Tactile Switches 1. Style “Tactile Switches” are mainly used as signal switches of electric devices, with the general requirements of mechanical and electrical characteristic. 1.1 Operating Temperature Range: -40 ℃ to +85℃ 1.2 Storage Temperature Range: -40 ℃ to +85℃ 2. Current Range: 10µA, 1VDC Min.",
    "source_file": "low_profile_tactile_switches.pdf",
    "chunk_id": 3
  },
  {
    "text": " Range: -40 ℃ to +85℃ 1.2 Storage Temperature Range: -40 ℃ to +85℃ 2. Current Range: 10µA, 1VDC Min. to 50mA, 12VDC Max. 3. Type of Actuation: Tactile feedback 4. Test Sequence: Item Description Test Conditions Requirements Appearance 1 Visual Examination By visual examination check without any out pressure & testing. There shall be no defects that affect the serviceability of the product. Electrical Performance 2 3 4 Contact Resistance Applying a static load (1.5 to 2x actuating force) to the centre of the actuator. Measurements shall be made with a 1 kHz small current contact resistance meter. 500mΩ Max. Insulation Resistance Measurements shall be made following application of 100VDC potential across terminals and cover for 1 minute± 5 seconds. 100MΩ Min. Dielectric Withstanding Voltage ",
    "source_file": "low_profile_tactile_switches.pdf",
    "chunk_id": 4
  },
  {
    "text": "tial across terminals and cover for 1 minute± 5 seconds. 100MΩ Min. Dielectric Withstanding Voltage 100VAC (50Hz or 60Hz 2mA) shall be applied across terminals and cover for 1 minute. There shall be no breakdown or flashover. 3 to 4 operations at a rate of 1 cycles per second 5 m seconds Max. Mechanical Performance 5 Bounce Document 2337225-1 (08/10/18) Dimensions in millimetres unless otherwise specified Dimensions Shown for reference purposes only. Specifications subject to change For Email, phone or live chat, go to: www.te.com/help USLPT2819 Family – Low-profile Tactile Switches Operating Force Stroke Applied in the direction of operation. Placing the switch such that the direction of switch operation is vertical and then gradually increasing the load applied to the centre of the actua",
    "source_file": "low_profile_tactile_switches.pdf",
    "chunk_id": 5
  },
  {
    "text": "itch operation is vertical and then gradually increasing the load applied to the centre of the actuator to a stop shall be measured. 160±50gf (1.569±0.49N) 200±50gf (1.961±0.49N) 0.13±0.05mm Control strength Static load of 3Kg (29.4N) shall be applied in the operating direction of the control unit for 60 seconds. As shown in items 2 to 6. 6 7 8 9 Mechanical Performance Solder Heat Resistance (PCB is 0.8mm in thickness) Durability 10 Operating Life Environmental Endurance 11 Vibration 12 Shock Measurements shall be made following the test forth below: 1) 5mA, 5VDC resistive load. 2) Rate of Operation: 2 to 3 operations per second. 3) Applying a static load the operating force to the centre of the actuator in the direction of operation. 4) Cycle of Operation= ■ 300,000 Cycles Min. (-1) ■ 150",
    "source_file": "low_profile_tactile_switches.pdf",
    "chunk_id": 6
  },
  {
    "text": " the actuator in the direction of operation. 4) Cycle of Operation= ■ 300,000 Cycles Min. (-1) ■ 150,000 Cycles Min. (-2) Shall be vibrated in accordance with Method 201A of MIL-STD-202F 1) Frequency: 10-55-10Hz in 1- min/cycle. 2) Direction: 3 vertical directions including the direction of operation. 3) Test time: 2 hours each direction. Shall be shocked in accordance with Method 213B condition A of MIL-STD- 202F 1) Acceleration: 50G. 2) Action Time: 11±1m sec. 3) Testing Direction: 6 sides. 4) Test cycle: 3 times in each direction. 1) Shall be free from pronounced backlash and falling-off or breakage Terminals. 2) As shown in item 2 to 5 . 1) As shown in item 4 to 5. 2) Operating force: ±30% of initial force. 3) Contact Resistance: 1Ω Max. 4) Insulation Resistance: 10MΩ Min. 5) Bounce: 2",
    "source_file": "low_profile_tactile_switches.pdf",
    "chunk_id": 7
  },
  {
    "text": "0% of initial force. 3) Contact Resistance: 1Ω Max. 4) Insulation Resistance: 10MΩ Min. 5) Bounce: 20m seconds Max. As shown in item 2 to 6. As shown in item 2 to 6. Document 2337225-1 (08/10/18) Dimensions in millimetres unless otherwise specified Dimensions Shown for reference purposes only. Specifications subject to change For Email, phone or live chat, go to: www.te.com/help USLPT2819 Family – Low-profile Tactile Switches 13 Low Temperature Resistance 14 High Temperature Resistance Environmental Endurance 15 Humidity Resistance Following the test set forth below the sample shall be left in normal temperature and humidity conditions for 1 hour before the measurements are made: 1) Temperature: -40±2℃ 2) Time: 96 hours Following the test set forth below the sample shall be left in normal ",
    "source_file": "low_profile_tactile_switches.pdf",
    "chunk_id": 8
  },
  {
    "text": "ure: -40±2℃ 2) Time: 96 hours Following the test set forth below the sample shall be left in normal temperature and humidity conditions for 1 hour before the measurements are made: 1) Temperature: 90±2℃ 2) Time: 96 hours Following the test set forth below the sample shall be left in normal temperature and humidity conditions for 1 hour before the measurements are made: 1) Temperature: 60±2℃ 2) Relative Humidity: 90 to 95% 3) Time: 96 hours 1) Test cycles: 5 cycles 2) Standard conditions after test: As shown in item 2 to 6. As shown in item 2 to 6. 1) As shown in item 4 to 6. 2) Contact resistance: Less than 1Ω. 3) Insulation resistance: More than 10MΩ. 16 Temperature Cycle As shown in item 2 to 6. 5. Soldering Conditions: ■ Condition for Soldering USLPT Series: ■ The condition noted above ",
    "source_file": "low_profile_tactile_switches.pdf",
    "chunk_id": 9
  },
  {
    "text": " to 6. 5. Soldering Conditions: ■ Condition for Soldering USLPT Series: ■ The condition noted above is the temperature of the copper foil on the surface of the PCB. There are cases where the temperature of the board greatly differs from the surface of the switch. Do not allow the surface temperature of the switch to exceed 260℃. Document 2337225-1 (08/10/18) Dimensions in millimetres unless otherwise specified Dimensions Shown for reference purposes only. Specifications subject to change For Email, phone or live chat, go to: www.te.com/help USLPT2819 Family – Low-profile Tactile Switches ■ Manual Soldering Soldering Temperature: 350℃ Max. Continuous Soldering Time: 5 second Max. ■ Precautions in Handling 1. Care should be exercised so that flux from the top surface of the printed circuit b",
    "source_file": "low_profile_tactile_switches.pdf",
    "chunk_id": 10
  },
  {
    "text": "s in Handling 1. Care should be exercised so that flux from the top surface of the printed circuit board does not adhere to the switch. 2. Do not wash the switch. ■ Operating precautions 1. Do not actuate the switch with excessive force. 2. Discontinue force after the switch has been actuated so as to avoid deformation of the components of the switch. Deformation of the components may cause the switch to malfunction. 3. Align the plunger with the switch to insure proper operation. ■ Notes on storage conditions Avoid the following as exposure may affect the performance and/or the soldering of the switch: 1. Temperature of -10 to +40℃ & 85% humidity. 2. Exposure to corrosive gas. 3. Storage over 6 months 4. Exposure to direct sunlight. 5. Storage conditions should prevent heavy impact or loa",
    "source_file": "low_profile_tactile_switches.pdf",
    "chunk_id": 11
  },
  {
    "text": "er 6 months 4. Exposure to direct sunlight. 5. Storage conditions should prevent heavy impact or loading. 6. After opening the package, unused switches must be repackaged in a moisture-proof and airtight environment. Document 2337225-1 (08/10/18) Dimensions in millimetres unless otherwise specified Dimensions Shown for reference purposes only. Specifications subject to change For Email, phone or live chat, go to: www.te.com/help",
    "source_file": "low_profile_tactile_switches.pdf",
    "chunk_id": 12
  },
  {
    "text": "MCP73871 Stand-Alone System Load Sharing and Li-Ion/Li-Polymer Battery Charge Management Controller Features Applications • Integrated System Load Sharing and Battery Charge Management - Simultaneously Power the System and Charge the Li-Ion Battery - Voltage Proportional Current Control (VPCC) ensures system load has priority over Li-Ion battery charge current - Low-Loss Power-Path Management with Ideal Diode Operation • GPSs/Navigators • PDAs and Smart Phones • Portable Media Players and MP3 Players • Digital Cameras • Bluetooth® Headsets • Portable Medical Devices • Charge Cradles/Docking Stations • Toys • Complete Linear Charge Management Controller Description Integrated Pass Transistors - Integrated Current Sense - - Integrated Reverse Discharge Protection - Selectable Input Power Sou",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 0
  },
  {
    "text": " - Integrated Current Sense - - Integrated Reverse Discharge Protection - Selectable Input Power Sources: USB Port or AC-DC Wall Adapter • Preset High Accuracy Charge Voltage Options: - 4.10V, 4.20V, 4.35V or 4.40V - ±0.5% Regulation Tolerance • Constant Current/Constant Voltage (CC/CV) Operation with Thermal Regulation • Maximum 1.8A Total Input Current Control • Resistor Programmable Fast Charge Current Control: 50 mA to 1A • Resistor Programmable Termination Set Point • Selectable USB Input Current Control - Absolute Maximum: 100 mA (L)/500 mA (H) • Automatic Recharge • Automatic End-of-Charge Control • Safety Timer With Timer Enable/Disable Control • 0.1C Preconditioning for Deeply Depleted Cells • Battery Cell Temperature Monitor • Undervoltage Lockout (UVLO) • Low Battery Status Indi",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 1
  },
  {
    "text": "ted Cells • Battery Cell Temperature Monitor • Undervoltage Lockout (UVLO) • Low Battery Status Indicator (LBO) • Power Good Status Indicator (PG) • Charge Status and Fault Condition Indicators • Numerous Selectable Options Available for a Variety of Applications: - Refer to Section 1.0 “Electrical Characteristics” for Selectable Options - Refer to the Product Identification System for Standard Options • Temperature Range: -40°C to +85°C • Packaging: 20-Lead QFN (4 mm x 4 mm) The MCP73871 device is a fully integrated linear solution for system load sharing and Li-Ion/Li-Polymer battery charge management with AC-DC wall adapter and USB port power sources selection. It is also capable of autonomous power source selection between input and battery. Along with its small physical size, the low ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 2
  },
  {
    "text": "omous power source selection between input and battery. Along with its small physical size, the low number of required external components makes for portable applications. ideally suited the device The MCP73871 device automatically obtains power for the system load from a single-cell Li-Ion battery or an input power source (AC-DC wall adapter or USB port). The MCP73871 device specifically adheres to the current drawn limits governed by the USB specification. With an AC-DC wall adapter providing power to the system, an external resistor sets the magnitude of 1A maximum charge current while supporting up to 1.8A total current for system load and battery charge current. The MCP73871 device employs a constant current/constant voltage (CC/CV) charge algorithm with selectable charge termination ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 3
  },
  {
    "text": "oys a constant current/constant voltage (CC/CV) charge algorithm with selectable charge termination point. To accommodate new and emerging battery charging requirements, the constant voltage regulation is fixed with four available options: 4.10V, 4.20V, 4.35V or 4.40V. The MCP73871 device also limits the charge current based on the die temperature during high power or high ambient conditions. This thermal regulation optimizes the charge cycle time while maintaining device reliability. The MCP73871 device includes a low battery indicator, a power good indicator and two charge status for outputs with LEDs or indicators communication with host microcontrollers. The MCP73871 device is fully specified over the ambient temperature range of -40°C to +85°C. that allow  2008-2019 Microchip Technol",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 4
  },
  {
    "text": "ified over the ambient temperature range of -40°C to +85°C. that allow  2008-2019 Microchip Technology Inc. DS20002090E-page 1 MCP73871 Package Types MCP73871 20-Lead QFN E S N E S T A B V T U O N I N I E C 20 19 18 17 16 OUT VPCC SEL PROG2 THERM 1 2 3 4 5 EP 21 15 14 13 12 11 VBAT VBAT PROG1 PROG3 VSS 6 7 8 9 10 E T S S V G P 2 T A T S O B L / 1 T A T S Includes Exposed Thermal Pad (EP); see Table 3-1. Typical Application Circuit MCP73871 Typical Application AC-DC Adapter or USB Port 10 μF 18, 19 IN 470 470 470 2 6 7 8 3 4 9 17 VPCC PG STAT2 STAT1 LBO SEL PROG2 TE CE Hi Hi Hi Hi Low Low Low Low 1, 20 OUT 4.7 μF 14, 15, 16 VBAT 4.7 μF NTC THERM 5 PROG1 10 k 13 RPROG1 PROG3 12 RPROG3 VSS 10, 11, EP System Load Single-Cell Li-Ion Battery DS20002090E-page 2  2008-2019 Microchip Technolo",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 5
  },
  {
    "text": " 10, 11, EP System Load Single-Cell Li-Ion Battery DS20002090E-page 2  2008-2019 Microchip Technology Inc. Functional Block Diagram IN Direction Control 0.2 G = 0.001 CURRENT LIMIT + - VREF Direction Control G = 0.001 G = 0.001 G = 0.001 CURRENT LIMIT VREF/2 VREF PRECONDITION + - VREF VREF VREF VREF VREF VPCC VREF + - + - + - CA CHRG - VA + + - PG STAT1 STAT2 TE CE VSS UVLO, REFERENCE, CHARGE CONTROL, TIMER, AND STATUS LOGIC - TERM + HTVT LTVT + - + - VREF (1.21V) MCP73871 0.2 Ideal Diode, Synchronous Switch OUT VBAT PROG1 PROG3 SEL PROG2 361k VBAT SENSE 89k 7k 190k 50 μA THERM  2008-2019 Microchip Technology Inc. DS20002090E-page 3 MCP73871 NOTES: DS20002090E-page 4  2008-2019 Microchip Technology Inc. MCP73871 † Notice: Stresses above those listed under “Maximum Ratings” may cause p",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 6
  },
  {
    "text": "p Technology Inc. MCP73871 † Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. 1.0 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings† VIN ....................................................................................7.0V All Inputs and Outputs w.r.t.VSS ................ -0.3V to VDD+0.3V (VDD = VIN or VBAT) Maximum Junction Temperature, TJ ............ Internally Limited Storage temperature .....................................-65°C to +150°C ESD protection",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 7
  },
  {
    "text": "ally Limited Storage temperature .....................................-65°C to +150°C ESD protection on all pins Human Body Model (1.5 k in Series with 100 pF)4 kV Machine Model (200 pF, No Series Resistance) .............300V DC CHARACTERISTICS Electrical Specifications: Unless otherwise indicated, all limits apply for VIN = VREG + 0.3V to 6V, TA = -40°C to +85°C. Typical values are at +25°C, VIN = [VREG (typical) + 1.0V] Parameters Sym Min Typ Max Units Conditions Supply Input Supply Voltage Supply Current VIN ISS VREG + 0.3V — — — — — 2500 260 180 28 6 3750 350 300 50 UVLO Start Threshold VSTART VREG + 0.05V VREG + 0.15V VREG + 0.25V UVLO Stop Threshold VSTOP VREG – 0.07V VREG + 0.07V VREG + 0.17V V μA μA μA μA V V Charging Charge Complete Standby Shutdown (VDD < VBAT – 100 mV",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 8
  },
  {
    "text": " 0.07V VREG + 0.17V V μA μA μA μA V V Charging Charge Complete Standby Shutdown (VDD < VBAT – 100 mV or VDD < VSTOP) VDD = Low-to-High VDD = High-to-Low UVLO Hysteresis VHYS — 90 — mV Voltage Regulation (Constant Voltage Mode) Regulated Charge Voltage VREG Regulated Charge Voltage Tolerance VRTOL Line Regulation Load Regulation Supply Ripple Attenuation VBAT/VBAT) / VDD| VBAT/VBAT| PSRR 4.080 4.179 4.328 4.378 -0.5 -0.75 — — — — 4.10 4.20 4.35 4.40 — — 0.08 4.121 4.221 4.372 4.422 +0.5 +0.75 0.20 VDD = [VREG(typical) + 1V] IOUT = 10 mA TA = -5°C to +55°C V V V V % TA = +25°C % TA = -5°C to +55°C %/V VDD = [VREG(typical) + 1V] to 6V IOUT = 10 mA 0.08 0.18 % IOUT = 10 mA to 150 mA VDD = [VREG(typical) + 1V] -47 -40 — — dB dB IOUT = 10 mA, 1 kHz IOUT = 10 mA, 10 kHz Note 1: 2: The value",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 9
  },
  {
    "text": "[VREG(typical) + 1V] -47 -40 — — dB dB IOUT = 10 mA, 1 kHz IOUT = 10 mA, 10 kHz Note 1: 2: The value is ensured by design and not production tested. The maximum available charge current is also limited by the value set at PROG1 input.  2008-2019 Microchip Technology Inc. DS20002090E-page 5 MCP73871 DC CHARACTERISTICS (CONTINUED) Electrical Specifications: Unless otherwise indicated, all limits apply for VIN = VREG + 0.3V to 6V, TA = -40°C to +85°C. Typical values are at +25°C, VIN = [VREG (typical) + 1.0V] Parameters Sym Min Typ Max Units Conditions Current Regulation (Fast Charge Constant Current Mode) AC-Adapter Fast Charge Current USB Fast Charge Current IREG IREG 90 900 80 100 110 mA 1000 1100 mA 90 100 mA 400 450 500 mA PROG1 = 10 k TA = -5°C to +55°C, SEL = High PROG1 = 1 k TA =",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 10
  },
  {
    "text": "00 1100 mA 90 100 mA 400 450 500 mA PROG1 = 10 k TA = -5°C to +55°C, SEL = High PROG1 = 1 k TA = -5°C to +55°C, SEL = High PROG2 = Low, SEL = Low, (Note 2) TA = -5°C to +55°C PROG2 = High, SEL = Low, (Note 2) TA = -5°C to +55°C Input Current Limit Control (ICLC) USB-Port Supply Current Limit ILIMIT USB 80 400 90 450 100 500 mA mA PROG2 = Low, SEL = Low TA = -5°C to +55°C PROG2 = High, SEL = Low TA = -5°C to +55°C AC-DC Adapter Current Limit ILIMIT AC 1500 1650 1800 mA SEL = High, TA = -5°C to +55°C Voltage Proportional Charge Control (VPCC - Input Voltage Regulation) VPCC Input Threshold VPCC Input Threshold Tolerance VVPCC VRTOL Input Leakage Current ILK — -3 — 1.23 — 0.01 Precondition Current Regulation (Trickle Charge Constant Current Mode) Precondition Current Ratio Precondition Cu",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 11
  },
  {
    "text": "Current Regulation (Trickle Charge Constant Current Mode) Precondition Current Ratio Precondition Current Threshold Ratio IPREG/IREG VPTH/VREG Precondition Hysteresis VPHYS Automatic Charge Termination Set Point Charge Termination Current Ratio ITERM 7.5 69 — 75 7.5 10 72 105 100 10 — +3 1 12.5 75 — V % IOUT = 10 mA TA = -5°C to +55°C μA VVPCC = VDD % PROG1 = 1.0 k to 10 k TA = -5°C to +55°C % VBAT Low-to-High mV VBAT High-to-Low 125 mA 12.5 mA PROG3 = 10 k TA = -5°C to +55°C PROG3 = 100 k TA = -5°C to +55°C Automatic Recharge Recharge Voltage Threshold Ratio VRTH VREG – 0.21V VREG – 0.15V VREG – 0.09V V VBAT High-to-Low IN-to-OUT Pass Transistor ON-Resistance ON-Resistance RDS ON — 200 — m VDD = 4.5V, TJ = 105°C Note 1: 2: The value is ensured by design and not production tested. The",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 12
  },
  {
    "text": "— m VDD = 4.5V, TJ = 105°C Note 1: 2: The value is ensured by design and not production tested. The maximum available charge current is also limited by the value set at PROG1 input. DS20002090E-page 6  2008-2019 Microchip Technology Inc. MCP73871 DC CHARACTERISTICS (CONTINUED) Electrical Specifications: Unless otherwise indicated, all limits apply for VIN = VREG + 0.3V to 6V, TA = -40°C to +85°C. Typical values are at +25°C, VIN = [VREG (typical) + 1.0V] Parameters Sym Min Typ Max Units Conditions Charge Transistor ON-Resistance ON-Resistance RDSON BAT-to-OUT Pass Transistor ON-Resistance ON-Resistance RDS ON Battery Discharge Current Output Reverse Leakage Current IDISCHARGE Status Indicators - STAT1 (LBO), STAT2, PG Sink Current Low Output Voltage Input Leakage Current Low Battery Indi",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 13
  },
  {
    "text": "tors - STAT1 (LBO), STAT2, PG Sink Current Low Output Voltage Input Leakage Current Low Battery Indicator (LBO) Low Battery Detection Threshold ISINK VOL ILK VLBO Low Battery Detection Hysteresis VLBO HYS PROG1 Input (PROG1) Charge Impedance Range RPROG PROG3 Input (PROG3) Termination Impedance Range RPROG PROG2 Input (PROG2) Input High Voltage Level Input Low Voltage Level Input Leakage Current Timer Enable (TE) Input High Voltage Level Input Low Voltage Level Input Leakage Current VIH VIL ILK VIH VIL ILK — — — — — — — — — — 2.85 2.95 3.05 — 1 5 1.8 — — 1.8 — — 200 200 30 30 30 -6 16 0.4 0.01 Disable 3.0 3.1 3.2 150 — — — — 0.01 — — 0.01 — — 40 40 40 -13 35 1 1 — 3.15 3.25 3.35 — m VDD = 4.5V, TJ = 105°C m VDD = 4.5V, TJ = 105°C Shutdown (VBAT < VDD < VUVLO) Shutdown (0 < VDD < VBAT) VB",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 14
  },
  {
    "text": ".5V, TJ = 105°C m VDD = 4.5V, TJ = 105°C Shutdown (VBAT < VDD < VUVLO) Shutdown (0 < VDD < VBAT) VBAT = Power Out, No Load Charge Complete ISINK = 4 mA High Impedance, VDD on pin VBAT > VIN, PG = Hi-Z TA = -5°C to +55°C μA μA μA μA mA V μA V V V mV VBAT Low-to-High 20 k 100 k — 0.8 1 — 0.8 1 V V μA VPROG2 = VDD V V Note 1 Note 1 μA VTE = VDD Note 1: 2: The value is ensured by design and not production tested. The maximum available charge current is also limited by the value set at PROG1 input.  2008-2019 Microchip Technology Inc. DS20002090E-page 7 MCP73871 DC CHARACTERISTICS (CONTINUED) Electrical Specifications: Unless otherwise indicated, all limits apply for VIN = VREG + 0.3V to 6V, TA = -40°C to +85°C. Typical values are at +25°C, VIN = [VREG (typical) + 1.0V] Parameters Sym Min T",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 15
  },
  {
    "text": "TA = -40°C to +85°C. Typical values are at +25°C, VIN = [VREG (typical) + 1.0V] Parameters Sym Min Typ Max Units Conditions Chip Enable (CE) Input High Voltage Level Input Low Voltage Level Input Leakage Current Input Source Selection (SEL) Input High Voltage Level Input Low Voltage Level Input Leakage Current Thermistor Bias Thermistor Current Source Thermistor Comparator Upper Trip Threshold Upper Trip Point Hysteresis Lower Trip Threshold Lower Trip Point Hysteresis Thermal Shutdown Die Temperature Die Temperature Hysteresis VIH VIL ILK VIH VIL ILK ITHERM VT1 VT1HYS VT2 VT2HYS TSD TSDHYS 1.8 — — 1.8 — — 47 1.20 — 0.23 — — — — — 0.01 — — 0.01 50 1.24 -40 0.25 40 150 10 — 0.8 1 — 0.8 1 53 1.26 — 0.27 — — — V V μA VCE = VDD V V μA VSEL = VDD μA 2 k < RTHERM < 50 k V VT1 Low-to-High mV V ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 16
  },
  {
    "text": ".26 — 0.27 — — — V V μA VCE = VDD V V μA VSEL = VDD μA 2 k < RTHERM < 50 k V VT1 Low-to-High mV V VT2 High-to-Low mV C C Note 1: 2: The value is ensured by design and not production tested. The maximum available charge current is also limited by the value set at PROG1 input. DS20002090E-page 8  2008-2019 Microchip Technology Inc. MCP73871 AC CHARACTERISTICS Electrical Specifications: Unless otherwise indicated, all limits apply for VIN = 4.6V to 6V. Typical values are at +25°C, VDD = [VREG (typical) + 1.0V] Parameters UVLO Start Delay Current Regulation Sym tSTART Min — Typ — Transition Time Out of Precondition Current Rise Time Out of Precondition Precondition Comparator Filter Time Termination Comparator Filter Time Charge Comparator Filter Time Thermistor Comparator Filter Time Ela",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 17
  },
  {
    "text": "rmination Comparator Filter Time Charge Comparator Filter Time Thermistor Comparator Filter Time Elapsed Timer Elapsed Timer Period tDELAY tRISE tPRECON tTERM tCHARGE tTHERM tELAPSED Status Indicators Status Output Turn-off Status Output Turn-on tOFF tON — — 0.4 0.4 0.4 0.4 — 3.6 5.4 7.2 — — — — 1.3 1.3 1.3 1.3 0 4.0 6.0 8.0 — — Max Units Conditions 5 10 10 3.2 3.2 3.2 3.2 — 4.4 6.6 8.8 500 500 ms VDD Low-to-High VBAT < VPTH to VBAT > VPTH IOUT Rising to 90% of IREG Average VBAT Rise/Fall Average IOUT Falling Average VBAT Falling Average THERM Rise/Fall ms ms ms ms ms ms Hours Hours Hours Hours μs μs ISINK = 1 mA to 0 mA ISINK = 0 mA to 1 mA Note 1: Internal safety timer is tested based on internal oscillator frequency measurement. TEMPERATURE SPECIFICATIONS Electrical Specifications: Unle",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 18
  },
  {
    "text": "nternal oscillator frequency measurement. TEMPERATURE SPECIFICATIONS Electrical Specifications: Unless otherwise indicated, all limits apply for VIN = 4.6V to 6V. Typical values are at +25°C, VDD = [VREG (typical) + 1.0V] Parameters Sym Min Typ Max Units Conditions Temperature Ranges Specified Temperature Range Operating Temperature Range Storage Temperature Range Thermal Package Resistances Thermal Resistance, 20LD-QFN, 4x4 TA TJ TA JA JC -40 -40 -65 — — — — — 50 8 +85 +125 +150 — — °C °C °C °C/W 4-Layer JC51-7 Standard Board, Natural Convection —  2008-2019 Microchip Technology Inc. DS20002090E-page 9 MCP73871 NOTES: DS20002090E-page 10  2008-2019 Microchip Technology Inc. MCP73871 2.0 TYPICAL PERFORMANCE CURVES Note: The graphs and tables provided following this note are a statistic",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 19
  },
  {
    "text": " TYPICAL PERFORMANCE CURVES Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range. Note: Unless otherwise indicated, VIN = [VREG(typical) + 1V], IOUT = 10 mA and TA = +25°C, Constant Voltage mode. FIGURE 2-1: (VBAT) vs. Supply Voltage (VDD). Battery Regulation Voltage FIGURE 2-4: Battery Regulation Voltage (VBAT). Charge Current (IOUT) vs. FIGURE 2-2: (VBAT) vs. Ambient Temperature (TA). Battery Regulation Voltage FIGURE 2-5: (",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 20
  },
  {
    "text": "(IOUT) vs. FIGURE 2-2: (VBAT) vs. Ambient Temperature (TA). Battery Regulation Voltage FIGURE 2-5: (IDISCHARGE) vs. Ambient Temperature (TA). Output Leakage Current FIGURE 2-3: Programming Resistor (RPROG). Charge Current (IOUT) vs. Output Leakage Current FIGURE 2-6: (IDISCHARGE) vs. Battery Regulation Voltage (VBAT).  2008-2019 Microchip Technology Inc. DS20002090E-page 11 MCP73871 Note: Unless otherwise indicated, VIN = [VREG(typical) + 1V], IOUT = 10 mA and TA = +25°C, Constant Voltage mode. FIGURE 2-7: (IDISCHARGE) vs. Battery Voltage (VBAT). Output Leakage Current FIGURE 2-10: Supply Voltage (VDD). Charge Current (IOUT) vs. FIGURE 2-8: Supply Voltage (VDD). Charge Current (IOUT) vs. FIGURE 2-11: Ambient Temperature (TA). Charge Current (IOUT) vs. FIGURE 2-9: Supply Voltage (VDD). Cha",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 21
  },
  {
    "text": "GURE 2-11: Ambient Temperature (TA). Charge Current (IOUT) vs. FIGURE 2-9: Supply Voltage (VDD). Charge Current (IOUT) vs. FIGURE 2-12: Ambient Temperature (TA). Charge Current (IOUT) vs. DS20002090E-page 12  2008-2019 Microchip Technology Inc. Note: Unless otherwise indicated, VIN = [VREG(typical) + 1V], IOUT = 10 mA and TA = +25°C, Constant Voltage mode. MCP73871 (cid:12) (cid:36) (cid:80) (cid:11) (cid:3) (cid:87) (cid:81) (cid:72) (cid:85) (cid:85) (cid:88) (cid:38) (cid:3) (cid:72) (cid:74) (cid:85) (cid:68) (cid:75) (cid:38) (cid:20)(cid:21)(cid:19) (cid:20)(cid:19)(cid:19) (cid:27)(cid:19) (cid:25)(cid:19) (cid:23)(cid:19) (cid:21)(cid:19) (cid:19) (cid:57)(cid:39)(cid:39) (cid:32)(cid:3)(cid:24)(cid:17)(cid:21)(cid:57) (cid:53)(cid:51)(cid:53)(cid:50)(cid:42) (cid:32)(cid:3)(cid:2",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 22
  },
  {
    "text": "id:3)(cid:24)(cid:17)(cid:21)(cid:57) (cid:53)(cid:51)(cid:53)(cid:50)(cid:42) (cid:32)(cid:3)(cid:20)(cid:19)(cid:3)(cid:78)(cid:525) (cid:21)(cid:24) (cid:24)(cid:19) (cid:26)(cid:24) (cid:20)(cid:19)(cid:19) (cid:20)(cid:21)(cid:24) (cid:20)(cid:24)(cid:19) (cid:45)(cid:88)(cid:81)(cid:70)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:55)(cid:72)(cid:80)(cid:83)(cid:72)(cid:85)(cid:68)(cid:87)(cid:88)(cid:85)(cid:72)(cid:3)(cid:11)(cid:131)(cid:38)(cid:12) FIGURE 2-13: Ambient Temperature (TA). Charge Current (IOUT) vs. FIGURE 2-16: Junction Temperature (TJ). Charge Current (IOUT) vs. (cid:12) (cid:36) (cid:80) (cid:11) (cid:3) (cid:87) (cid:81) (cid:72) (cid:85) (cid:85) (cid:88) (cid:38) (cid:72) (cid:74) (cid:85) (cid:68) (cid:75) (cid:38) (cid:3) (cid:20)(cid:21)(cid:19)(cid:19) (cid:2",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 23
  },
  {
    "text": "cid:72) (cid:74) (cid:85) (cid:68) (cid:75) (cid:38) (cid:3) (cid:20)(cid:21)(cid:19)(cid:19) (cid:20)(cid:19)(cid:19)(cid:19) (cid:27)(cid:19)(cid:19) (cid:25)(cid:19)(cid:19) (cid:23)(cid:19)(cid:19) (cid:21)(cid:19)(cid:19) (cid:19) (cid:21)(cid:24) (cid:57)(cid:39)(cid:39) (cid:32)(cid:3)(cid:24)(cid:17)(cid:21)(cid:57) (cid:53)(cid:51)(cid:53)(cid:50)(cid:42) (cid:32)(cid:3)(cid:20)(cid:3)(cid:78)(cid:525) (cid:24)(cid:19) (cid:26)(cid:24) (cid:20)(cid:19)(cid:19) (cid:20)(cid:21)(cid:24) (cid:20)(cid:24)(cid:19) (cid:45)(cid:88)(cid:81)(cid:70)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:55)(cid:72)(cid:80)(cid:83)(cid:72)(cid:85)(cid:68)(cid:87)(cid:88)(cid:85)(cid:72)(cid:3)(cid:11)(cid:131)(cid:38)(cid:12) FIGURE 2-14: Junction Temperature (TJ). Charge Current (IOUT) vs. FIGURE 2-1",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 24
  },
  {
    "text": "id:131)(cid:38)(cid:12) FIGURE 2-14: Junction Temperature (TJ). Charge Current (IOUT) vs. FIGURE 2-17: vs. Supply Voltage (VDD). Thermistor Current (ITHERM) (cid:25)(cid:19)(cid:19) (cid:24)(cid:19)(cid:19) (cid:23)(cid:19)(cid:19) (cid:22)(cid:19)(cid:19) (cid:21)(cid:19)(cid:19) (cid:20)(cid:19)(cid:19) (cid:12) (cid:36) (cid:80) (cid:11) (cid:3) (cid:87) (cid:81) (cid:72) (cid:85) (cid:85) (cid:88) (cid:38) (cid:3) (cid:72) (cid:74) (cid:85) (cid:68) (cid:75) (cid:38) (cid:19) (cid:21)(cid:24) (cid:57)(cid:39)(cid:39) (cid:32)(cid:3)(cid:24)(cid:17)(cid:21)(cid:57) (cid:53)(cid:51)(cid:53)(cid:50)(cid:42) (cid:32)(cid:3)(cid:21)(cid:3)(cid:78)(cid:525) (cid:24)(cid:19) (cid:26)(cid:24) (cid:20)(cid:19)(cid:19) (cid:20)(cid:21)(cid:24) (cid:20)(cid:24)(cid:19) (cid:45)(cid:88)(cid:81)(ci",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 25
  },
  {
    "text": "id:20)(cid:19)(cid:19) (cid:20)(cid:21)(cid:24) (cid:20)(cid:24)(cid:19) (cid:45)(cid:88)(cid:81)(cid:70)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:55)(cid:72)(cid:80)(cid:83)(cid:72)(cid:85)(cid:68)(cid:87)(cid:88)(cid:85)(cid:72)(cid:3)(cid:11)(cid:131)(cid:38)(cid:12) FIGURE 2-15: Junction Temperature (TJ). Charge Current (IOUT) vs. FIGURE 2-18: vs. Ambient Temperature (TA). Thermistor Current (ITHERM)  2008-2019 Microchip Technology Inc. DS20002090E-page 13 MCP73871 Note: Unless otherwise indicated, VIN = [VREG(typical) + 1V], IOUT = 10 mA and TA = +25°C, Constant Voltage mode. FIGURE 2-19: Rejection (PSRR). Power Supply Ripple FIGURE 2-22: IOUT = 100 mA. Load Transient Response. FIGURE 2-20: IOUT = 100 mA. Line Transient Response. FIGURE 2-23: IOUT = 500 mA. Load Transient Response.",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 26
  },
  {
    "text": "E 2-20: IOUT = 100 mA. Line Transient Response. FIGURE 2-23: IOUT = 500 mA. Load Transient Response. FIGURE 2-21: IOUT = 500 mA. Line Transient Response. FIGURE 2-24: Undervoltage Lockout. DS20002090E-page 14  2008-2019 Microchip Technology Inc. Note: Unless otherwise indicated, VIN = [VREG(typical) + 1V], IOUT = 10 mA and TA = +25°C, Constant Voltage mode. MCP73871 FIGURE 2-25: Start-up Delay. FIGURE 2-28: (1000 mAh Li-Ion Battery). Complete Charge Cycle FIGURE 2-26: (130 mAh Li-Ion Battery). Start Charge Cycle FIGURE 2-29: Preconditioning (1000 mAh Battery). Typical Charge Profile in ) V ( e g a t l o V e g r a h C 4.5 4 3.5 3 2.5 2 1.5 1 0.5 0 MCP73871 VDD = 5.2V SEL = Low PROG2 = Low 0.5 0.4 0.3 0.2 0.1 0 ) A ( t n e r r u C e g r a h C 0 7 14 21 28 35 42 49 56 63 Time (Minutes) FIGUR",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 27
  },
  {
    "text": "5 0.4 0.3 0.2 0.1 0 ) A ( t n e r r u C e g r a h C 0 7 14 21 28 35 42 49 56 63 Time (Minutes) FIGURE 2-27: (130 mAh Li-Ion Battery). Complete Charge Cycle  2008-2019 Microchip Technology Inc. DS20002090E-page 15 MCP73871 NOTES: DS20002090E-page 16  2008-2019 Microchip Technology Inc. PIN DESCRIPTION 3.0 The descriptions of the pins are listed in Table 3-1. TABLE 3-1: PIN FUNCTION TABLE MCP73871 Pin Number 1, 20 2 3 4 5 6 7 8 9 10, 11, EP Symbol I/O Function OUT VPCC SEL PROG2 O System Output Terminal I I I Voltage proportional charge control Input type selection (low for USB port, high for AC-DC adapter) USB port input current limit selection when SEL = Low (Low = 100 mA, High = 500 mA) THERM I/O Thermistor monitoring input and bias current PG STAT2 STAT1/LBO TE VSS 12 13 PROG3 PROG1 14",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 28
  },
  {
    "text": "HERM I/O Thermistor monitoring input and bias current PG STAT2 STAT1/LBO TE VSS 12 13 PROG3 PROG1 14, 15 16 17 VBAT VBAT SENSE CE 18, 19 IN O O O I Power Good Status Output (Open-Drain) Charge Status Output 2 (Open-Drain) Charge Status Output 1 (Open-Drain). Low battery output indicator when VBAT > VIN Timer Enable; Enables Safety Timer when active-low — Battery Management 0V Reference. EP (Exposed Thermal Pad). There is an internal electrical connection between the exposed thermal pad and VSS. The EP must be connected to the same potential as the VSS pin on the Printed Circuit Board (PCB) I/O Termination set point for both AC-DC adapter and USB port I/O I/O I/O I I Fast charge current regulation setting with SEL = high. Preconditioning set point for both USB port and AC-DC adapter Battery",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 29
  },
  {
    "text": "ation setting with SEL = high. Preconditioning set point for both USB port and AC-DC adapter Battery Positive Input and Output connection Battery Voltage Sense Device Charge Enable; Enabled when CE = high Power Supply Input Legend: I = Input, O = Output, I/O = Input/Output Note: To ensure proper operation, the input pins must not allow floating and should always tie to either high or low. 3.1 Power Supply Input (IN) A supply voltage of VREG + 0.3V is recommended. Bypass to VSS with a minimum of 4.7 μF. to 6V 3.2 System Output Terminal (OUT) The MCP73871 device powers the system via output terminals while independently charging the battery. This feature reduces the charge and discharge cycles on the battery, allowing proper charge termination and the system to run with an absent or defectiv",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 30
  },
  {
    "text": " on the battery, allowing proper charge termination and the system to run with an absent or defective battery pack. It also gives the system priority on input power, allowing the system to power-up with deeply depleted battery packs. Bypass to VSS with a minimum of 4.7 μF is recommended. 3.3 Voltage Proportional Charge Control (VPCC) If the voltage on the IN pin drops to a preset value determined by the threshold established at the VPCC input due to a limited amount of input current or input source impedance, the battery charging current is reduced. If possible, further demand from the system is supported by the battery. To enable this feature, simply supply 1.23V or greater to the VPCC pin. This feature can be disabled by connecting the VPCC pin to IN. For example, a system is designed wi",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 31
  },
  {
    "text": " This feature can be disabled by connecting the VPCC pin to IN. For example, a system is designed with a 5.5V rated DC power supply with ±0.5V tolerance. The worst condition of 5V is selected, which is used to calculate the VPCC supply voltage with divider.  2008-2019 Microchip Technology Inc. DS20002090E-page 17 MCP73871 The voltage divider equation is shown below: EQUATION 3-1: V VPCC =   R2  V IN × -------------------  R1 R2+ = 1.23V 1.23V = ⎛ ⎝ 110kΩ ⎞ ------------------------------ ⎠ 110kΩ R1+ 5V× R1 = 337.2kΩ The calculated R1 equals 337.2 k when 110 k is selected for R2. The 330 k resistor is selected for R1 to build the voltage divider for VPCC. VIN 330 k 110 k VPCC FIGURE 3-1: Voltage Divider Example. 3.4 Input Source Type Selection (SEL) the SEL input high, feature. Wi",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 32
  },
  {
    "text": " 3-1: Voltage Divider Example. 3.4 Input Source Type Selection (SEL) the SEL input high, feature. With The input source type selection (SEL) pin is used to select the input power source for the input current limit the control MCP73871 device is capable of providing 1.65 (typical) total amperes to be shared by the system load and Li- Ion battery charging. The MCP73871 device limits the input current up to 1.8A. When SEL active-low, the input source is designed to provide system power and Li-Ion battery charging from a USB Port input while adhering to the current limits governed by the USB specification. 3.5 Battery Management 0V Reference (VSS) Connect to the negative terminal of the battery, system load and input supply. 3.6 Battery Charge Control Output (VBAT) Connect to positive terminal",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 33
  },
  {
    "text": " system load and input supply. 3.6 Battery Charge Control Output (VBAT) Connect to positive terminal of the Li-Ion/Li-Polymer battery. Bypass to VSS with a minimum of 4.7 μF to ensure loop stability when the battery is disconnected. 3.7 Battery Voltage Sense (VBAT SENSE) Connect to the positive terminal of the battery. A preci- sion internal voltage sense regulates the final voltage on this pin to VREG. 3.8 Charge Current Regulation Set (PROG1) The maximum constant charge current is set by placing a resistor from PROG1 to VSS. PROG1 sets the maximum constant charge current for both the AC-DC adapter and USB port. However, the actual charge current is based on the input source type and the system load requirement. 3.9 USB-Port Current Regulation Set (PROG2) The MCP73871 device USB-Port curr",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 34
  },
  {
    "text": "stem load requirement. 3.9 USB-Port Current Regulation Set (PROG2) The MCP73871 device USB-Port current regulation set input (PROG2) is a digital input selection. A logic Low selects a one unit load input current from the USB port (100 mA) while a logic high selects a five unit load input current from the USB port (500 mA). 3.10 Charge Status Output 1 (STAT1) STAT1 is an open-drain logic output for connection to an LED for charge status indication. Alternatively, a pull-up resistor can be applied for interfacing to a host microcontroller. Refer to Table 5-1 for a summary of the status output during a charge cycle. 3.11 Charge Status Output 2 (STAT2) STAT2 is an open-drain logic output for connection to an LED for charge status indication. Alternatively, a pull up resistor can be applied fo",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 35
  },
  {
    "text": "nnection to an LED for charge status indication. Alternatively, a pull up resistor can be applied for interfacing to a host microcontroller. Refer to Table 5-1 for a summary of the status output during a charge cycle. 3.12 Power Good (PG) The power good (PG) is an open-drain logic output for input power supply indication. The PG output is low whenever the input to the MCP73871 device is above the UVLO threshold and greater than the battery voltage. The PG output may be used with an LED or as an interface to a host microcontroller to signal when an input power source is supplying power to the system and the battery. Refer to Table 5-1 for a summary of the status output during a charge cycle. DS20002090E-page 18  2008-2019 Microchip Technology Inc. 3.13 Low Battery Output (LBO) 3.16 Charge ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 36
  },
  {
    "text": "DS20002090E-page 18  2008-2019 Microchip Technology Inc. 3.13 Low Battery Output (LBO) 3.16 Charge Enable (CE) MCP73871 With the CE input Low, the Li-Ion battery charger feature of the MCP73871 is disabled. The charger fea- ture is enabled when CE is active-high. Allowing the CE pin to float during the charge cycle may cause system instability. The CE input is compatible with 1.8V logic. Refer to Section 6.0 “Applications” for various appli- cations in designing with CE features. 3.17 Exposed Thermal Pad (EP) An internal electrical connection exists between the Exposed Thermal Pad (EP) and the VSS pin. They must be connected to the same potential on the Printed Circuit Board (PCB). STAT1 also serves as low battery output (LBO) if the selected MCP73871 is equipped with this feature. It pro",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 37
  },
  {
    "text": "so serves as low battery output (LBO) if the selected MCP73871 is equipped with this feature. It provides an indication to the system or end user when the Li-Ion battery voltage level is low. The LBO feature is enabled when the system is running from the Li-Ion battery. The LBO output may be used with an LED or as an interface to a host microcontroller to signal when the system is operating from the battery and the battery is running low on charge. Refer to Table 5-1 for a summary of the status output during a charge cycle. The third character of the operational output options code indicates the LBO threshold: A = disable, B = 3.0V, C = 3.1V and D = 3.2V. 3.14 Timer Enable (TE) The Timer Enable (TE) feature is used to enable or disable the internal timer. A low signal enables and a high si",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 38
  },
  {
    "text": "ble (TE) feature is used to enable or disable the internal timer. A low signal enables and a high signal disables the internal timer on this pin. The TE input can be used to disable the timer when the sys- tem load is substantially limiting the available supply current to charge the battery. The TE input is compatible with 1.8V logic. The TE signal asserted low will stop the timer but not Reset it. The timer can be reset by cycling the CE pin. The second character of the operational output options code indicates the Timer interval: A = disable, B = 4 hours, C = 6 hours and D = 8 hours. Note: The built-in safety timer is available for the following options: 4 HR, 6 HR and 8 HR. 3.15 Battery Temperature Monitor (THERM) The MCP73871 device continuously monitors battery temperature during a ch",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 39
  },
  {
    "text": "emperature Monitor (THERM) The MCP73871 device continuously monitors battery temperature during a charge cycle by measuring the voltage between the THERM and VSS pins. An internal 50 μA current source provides the bias for most common 10 k Negative Temperature Coefficient (NTC) thermistors. The MCP73871 device compares the voltage at the THERM pin to factory set thresholds of 1.24V and 0.25V, typically. Once a voltage outside the thresholds is detected during a charge cycle, the MCP73871 device immediately suspends the charge cycle. The charge cycle resumes when the voltage at the THERM pin returns to the normal range. The charge temperature window can be set by placing fixed value resistors in series-parallel with a thermistor. Refer to Section 6.0 “Applications” for calculations of resi",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 40
  },
  {
    "text": "s in series-parallel with a thermistor. Refer to Section 6.0 “Applications” for calculations of resistance values.  2008-2019 Microchip Technology Inc. DS20002090E-page 19 MCP73871 NOTES: DS20002090E-page 20  2008-2019 Microchip Technology Inc. MCP73871 4.0 DEVICE OVERVIEW The MCP73871 device is a simple but fully integrated linear charge management controller with system load sharing feature. Figure 4-1 depicts the operational flow algorithm. Continuously Monitored LBO VIN < VBAT STAT1 = LOW STAT2 = Hi-Z PG = Hi-Z VBAT > VPTH Timer Expired TIMER FAULT No Charge Current STAT1 = LOW STAT2 = LOW PG = LOW Timer Reset SHUTDOWN MODE VDD < VUVLO VDD < VBAT STAT1 = Hi-Z STAT2 = Hi-Z PG = Hi-Z STANDBY MODE VBAT > (VREG + 100 mV) CE = LOW STAT1 = Hi-Z STAT2 = Hi-Z PG = LOW VBAT < VPTH PRECONDITIO",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 41
  },
  {
    "text": "NDBY MODE VBAT > (VREG + 100 mV) CE = LOW STAT1 = Hi-Z STAT2 = Hi-Z PG = LOW VBAT < VPTH PRECONDITIONING MODE Charge Current = IPREG STAT1 = LOW STAT2 = Hi-Z PG = LOW Timer Reset VBAT > VPTH FAST CHARGE MODE Charge Current = IREG STAT1 = LOW STAT2 = Hi-Z PG = LOW Timer Enabled CONSTANT VOLTAGE MODE Charge Voltage = VREG STAT1 = LOW STAT2 = Hi-Z PG = LOW IBAT < ITERM Timer Expired CHARGE COMPLETE MODE No Charge Current STAT1 = Hi-Z STAT2 = LOW PG = LOW Timer Reset TEMPERATURE FAULT No Charge Current STAT1 = LOW STAT2 = LOW PG = LOW Timer Suspended FIGURE 4-1: MCP73871 Device Flow Chart.  2008-2019 Microchip Technology Inc. DS20002090E-page 21 MCP73871 Table 4-1 shows the chip behavior based upon the operating conditions. TABLE 4-1: CHIP BEHAVIOR REFERENCE TABLE V 2 > N V I 0 0 VIN ? VBAT 1",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 42
  },
  {
    "text": "upon the operating conditions. TABLE 4-1: CHIP BEHAVIOR REFERENCE TABLE V 2 > N V I 0 0 VIN ? VBAT 1 2 VBAT > VIN 3 VIN > VBAT 4 5 6 7 8 9 VIN > VBAT 1 O L V U > N V I 0 0 0 1 CE VBAT ? VOUT State 0 1 X 0 1 0 1 — — — VBAT < VOUT VBAT > VOUT VBAT < VOUT VBAT > VOUT Shutdown Battery powered system Shutdown Shutdown Battery powered system Standby IN + BAT powered system IN powered, Charge possible IN + BAT powered system l a m r e h T k c o B l OFF ON F E R V + s a i B ON ON s u o n o r h c n y S e d o D i T U O I e g r a h C OFF OFF OFF ON ON/OFF OFF OFF OFF ON OFF ON OFF ON 4.1 UnderVoltage Lockout (UVLO) internal undervoltage An lockout (UVLO) circuit monitors the input voltage and keeps the charger in shutdown mode until the input supply rises above the UVLO threshold. In the event a batt",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 43
  },
  {
    "text": " charger in shutdown mode until the input supply rises above the UVLO threshold. In the event a battery is present when the input power is applied, the input supply must rise approximately 100 mV above the MCP73871 device becomes operational. the battery voltage before The UVLO circuit places the device in Shutdown mode if the input supply falls to within approximately 100 mV of the battery voltage. The UVLO circuit is always active. At any time the input supply is below the UVLO threshold or falls within approximately 100 mV of the voltage at the VBAT pin, the MCP73871 device is placed in Shutdown mode. During any UVLO condition, the battery reverse discharge current is less than 2 μA. 4.2 System Load Sharing The system load sharing feature gives the system output pin (OUT) priority, allo",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 44
  },
  {
    "text": "System Load Sharing The system load sharing feature gives the system output pin (OUT) priority, allowing the system to power- up with deeply depleted battery packs. With the SEL input active-low, the MCP73871 device is designed to provide system power and Li-Ion battery charging from a USB input while adhering to the current limits governed by the USB specification. With the SEL input active-high, the MCP73871 device limits the total supply current to 1.8A (system power and charge current combined). System Power FET Direction Control IN Current Limit Charge Control Charge FET Direction Control 0.2 0.2 Ideal Diode, Synchronous Switch OUT VBAT FIGURE 4-2: Diagram. System Load Sharing 4.3 Charge Qualification For a charge cycle to begin, all UVLO conditions must be met and a battery or outp",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 45
  },
  {
    "text": "rge Qualification For a charge cycle to begin, all UVLO conditions must be met and a battery or output load must be present. A charge current programming resistor must be connected from PROG1 to VSS when SEL = high. When SEL = low, PROG2 needs to be tied high or low for proper operation. DS20002090E-page 22  2008-2019 Microchip Technology Inc. MCP73871 first character of the operational output options code indicates the regulation voltage VREG: 1 = 4.1V, 2 = 4.2V, 3 = 4.35V and 4 = 4.4V. 4.7 Charge Termination The Constant Voltage mode charge cycle terminates either when the average charge current diminishes below a threshold established by the value of the resistor connected from PROG3 to VSS or when the internal charge timer expires. When the charge cycle terminates due to a fully charg",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 46
  },
  {
    "text": "VSS or when the internal charge timer expires. When the charge cycle terminates due to a fully charged battery, the charge current is latched off and the MCP73871 device enters the Charge Complete mode. A 1 ms filter time on the termination comparator ensures that transient load conditions do not result in premature charge cycle termination. The timer period is factory set and can be disabled. Refer “Electrical Characteristics” for timer period options. Section 1.0 to The program resistor and the charge current are calculated using the following equation: EQUATION 4-2: I TERMINATION = 1000V -------------------- RPROG3 = = kilo-ohms (k milliampere (mA) Where: RPROG IREG recommended PROG3 The between 5 k and 100 k. resistor values are 4.8 Automatic Recharge The MCP73871 device continuous",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 47
  },
  {
    "text": "e between 5 k and 100 k. resistor values are 4.8 Automatic Recharge The MCP73871 device continuously monitors the voltage at the VBAT pin in the Charge Complete mode. If the voltage drops below the recharge threshold, another charge cycle begins and current is supplied again to the battery or load. The recharge threshold is factory set. Refer to Section 1.0 “Electrical Characteristics” for recharge threshold options. Note: features avoid termination and automatic Charge constantly recharge charging Li-Ion batteries, resulting in prolonged battery life while maintaining full cell capacity. 4.4 Preconditioning threshold, If the voltage at the VBAT pin is less than the preconditioning the MCP73871 device enters a preconditioning mode. The preconditioning to Section 1.0 threshold “Electrical",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 48
  },
  {
    "text": "73871 device enters a preconditioning mode. The preconditioning to Section 1.0 threshold “Electrical Characteristics” for preconditioning threshold options. factory set. Refer is In this mode, the MCP73871 device supplies 10% of the fast charge current (established with the value of the resistor connected to the PROG1 pin) to the battery. When the voltage at the VBAT pin rises above the preconditioning the MCP73871 device enters the Constant Current (fast charge) mode. threshold, 4.5 Constant Current Mode – Fast Charge During the Constant Current mode, the programmed charge current is supplied to the battery or load. The charge current is established using a single resistor from PROG1 to VSS. The program resistor and the charge current are calculated using the following equation: EQUATION ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 49
  },
  {
    "text": ". The program resistor and the charge current are calculated using the following equation: EQUATION 4-1: I REG = 1000V -------------------- RPROG1 = = kilo-ohms (k milliampere (mA) Where: RPROG IREG Constant Current mode is maintained until the voltage at the VBAT pin reaches the regulation voltage, VREG. When Constant Current mode is invoked, the internal timer is reset. 4.5.1 TIMER EXPIRED DURING CONSTANT CURRENT - FAST CHARGE MODE If the internal timer expires before the recharge voltage threshold is reached, a timer fault is indicated and the charge cycle terminates. The MCP73871 device remains in this condition until the battery is removed. If the battery is removed, the MCP73871 device enters the Standby mode where it remains until a battery is reinserted. 4.6 Constant Voltage Mode",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 50
  },
  {
    "text": "ce enters the Standby mode where it remains until a battery is reinserted. 4.6 Constant Voltage Mode When the voltage at the VBAT pin reaches the regulation voltage, VREG, constant voltage regulation begins. The regulation voltage is factory set to 4.10V, 4.20V, 4.35V or 4.40V with a tolerance of ±0.5%. The  2008-2019 Microchip Technology Inc. DS20002090E-page 23 MCP73871 4.9 Thermal Regulation 4.12 Voltage Proportional Charge the die temperature. The The MCP73871 device limits the charge current based on thermal regulation optimizes the charge cycle time while maintaining thermal device reliability. Figure 4-3 depicts regulation to Section 1.0 “Electrical Characteristics” for thermal package resistances and Section 6.1.1.2 “Thermal Considerations” for calculating power dissipation. the M",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 51
  },
  {
    "text": "ge resistances and Section 6.1.1.2 “Thermal Considerations” for calculating power dissipation. the MCP73871 device. Refer the for . (cid:12) (cid:36) (cid:80) (cid:11) (cid:3) (cid:87) (cid:81) (cid:72) (cid:85) (cid:85) (cid:88) (cid:38) (cid:3) (cid:72) (cid:74) (cid:85) (cid:68) (cid:75) (cid:38) (cid:20)(cid:21)(cid:19)(cid:19) (cid:20)(cid:19)(cid:19)(cid:19) (cid:27)(cid:19)(cid:19) (cid:25)(cid:19)(cid:19) (cid:23)(cid:19)(cid:19) (cid:21)(cid:19)(cid:19) (cid:19) (cid:21)(cid:24) (cid:57)(cid:39)(cid:39) (cid:32)(cid:3)(cid:24)(cid:17)(cid:21)(cid:57) (cid:53)(cid:51)(cid:53)(cid:50)(cid:42) (cid:32)(cid:3)(cid:20)(cid:3)(cid:78)(cid:525) (cid:24)(cid:19) (cid:26)(cid:24) (cid:20)(cid:19)(cid:19) (cid:20)(cid:21)(cid:24) (cid:20)(cid:24)(cid:19) (cid:45)(cid:88)(cid:81)(cid:70)(cid",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 52
  },
  {
    "text": "d:19)(cid:19) (cid:20)(cid:21)(cid:24) (cid:20)(cid:24)(cid:19) (cid:45)(cid:88)(cid:81)(cid:70)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:55)(cid:72)(cid:80)(cid:83)(cid:72)(cid:85)(cid:68)(cid:87)(cid:88)(cid:85)(cid:72)(cid:3)(cid:11)(cid:131)(cid:38)(cid:12) Control (VPCC) If the voltage on the IN pin drops to a preset value determined by the threshold established at the VPCC input due to a limited amount of input current or input source impedance, the battery charging current is reduced. The VPCC control tries to reach a steady state condition where the system load has priority and the battery is charged with the remaining current. Therefore, if the system demands more current than the input can provide, the ideal diode becomes forward-biased and the battery may supplement the input ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 53
  },
  {
    "text": " input can provide, the ideal diode becomes forward-biased and the battery may supplement the input current to the system load. The VPCC sustains the system load as its highest priority. It does this by reducing the noncritical charge current while maintaining the maximum power output of the adapter. Further demand from the system is supported by the battery, if possible. The VPCC feature functions identically for USB port or AC-DC adapter inputs. This feature can be disabled by connecting the VPCC to IN pin. FIGURE 4-3: Thermal Regulation. 4.13 Input Current Limit Control (ICLC) If the input current threshold is reached, then the battery charging current is reduced. The ICLC tries to reach a steady state condition where the system load has priority and the battery is charged with the rema",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 54
  },
  {
    "text": "a steady state condition where the system load has priority and the battery is charged with the remaining current. No active control limits the current to the system. Therefore, if the system demands more current than the input can provide or the ICLC is reached, the ideal diode becomes forward biased and the battery may supplement the input current to the system load. The ICLC sustains the system load as its highest priority. This is done by reducing the non-critical charge current while adhering to the current limits governed by the USB specification or the maximum AC-DC adapter current supported. Further demand from the system is supported by the battery, if possible. 4.10 Thermal Shutdown The MCP73871 device suspends charge if the die temperature exceeds 150°C. Charging resumes when th",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 55
  },
  {
    "text": "n The MCP73871 device suspends charge if the die temperature exceeds 150°C. Charging resumes when the die temperature has cooled by approximately 10°C. The thermal shutdown is a secondary safety feature in the event that there is a failure within the thermal regulation circuitry. 4.11 Temperature Qualification The MCP73871 device continuously monitors battery temperature during a charge cycle by measuring the voltage between the THERM and VSS pins. An internal 50 μA current source provides the bias for most common 10 k NTC thermistors. The MCP73871 device compares the voltage at the THERM pin to factory set thresholds of 1.24V and 0.25V, typically. Once a voltage outside the thresholds is detected the MCP73871 device during a charge cycle, the charge cycle. The immediately suspends MCP738",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 56
  },
  {
    "text": "etected the MCP73871 device during a charge cycle, the charge cycle. The immediately suspends MCP73871 device suspends charging by turning off the charge pass transistor and holding the timer value. The charge cycle resumes when the voltage at the THERM pin returns to the normal range. FIGURE 4-4: USB Port. Input Current Limit Control - DS20002090E-page 24  2008-2019 Microchip Technology Inc. 5.0 DETAILED DESCRIPTION 5.1 Analog Circuitry 5.1.1 LOAD SHARING AND LI-ION BATTERY MANAGEMENT INPUT SUPPLY (VIN) The VIN input is the input supply to the MCP73871 device. The MCP73871 device can be supplied by either AC Adapter (VAC) or USB Port (VUSB) with SEL pin. The MCP73871 device automatically powers the system with the Li-Ion battery when the VIN input is not present. 5.1.2 FAST CHARGE CURREN",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 57
  },
  {
    "text": "owers the system with the Li-Ion battery when the VIN input is not present. 5.1.2 FAST CHARGE CURRENT REGULATION SET (PROG1) the MCP73871 device, For the charge current regulation can be scaled by placing a programming resistor (RPROG1) from the PROG1 pin to VSS. The program resistor and the charge current are calculated using the following equation: MCP73871 5.1.4 TEMPERATURE QUALIFICATION (THERM) (PTC) thermistors.The current source The MCP73871 device continuously monitors battery temperature during a charge cycle by measuring the voltage between the THERM and VSS pins. An internal 50 μA current source provides the bias for most common 10 k NTC or Positive Temperature Coeffi- cient is controlled, avoiding measurement sensitivity to fluctua- tions in the supply voltage (VDD). The MCP738",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 58
  },
  {
    "text": "ntrolled, avoiding measurement sensitivity to fluctua- tions in the supply voltage (VDD). The MCP73871 device compares the voltage at the THERM pin to fac- tory set thresholds of 1.24V and 0.25V, typically. Once a voltage outside the thresholds is detected during a charge cycle, the MCP73871 device immediately suspends the charge cycle. The MCP73871 device suspends the charge by turning off the pass transistor and holding the timer value. The charge cycle resumes when the voltage at the THERM pin returns to the normal range. If temperature monitoring is not required, place a standard 10 k resistor from THERM to VSS. EQUATION 5-1: 5.2 Digital Circuitry I REG = 1000V -------------------- RPROG1 = = kilo-ohms (k milliampere (mA) Where: RPROG IREG The fast charge current is set for maximum ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 59
  },
  {
    "text": "G1 = = kilo-ohms (k milliampere (mA) Where: RPROG IREG The fast charge current is set for maximum charge current from AC-DC adapter and USB port. The preconditioning current is 10% (0.1C) of the fast charge current. 5.1.3 BATTERY CHARGE CONTROL OUTPUT (VBAT) The battery charge control output is the drain terminal of an internal P-channel MOSFET. The MCP73871 device provides constant current and voltage regulation to the battery pack by controlling this MOSFET in the linear region. The battery charge control output should be connected to the positive terminal of the battery pack. 5.2.1 STATUS INDICATORS AND POWER GOOD (PG) The charge status outputs have two different states: Low-Impedance (L) and High-Impedance (Hi-Z). The charge status outputs can be used to illuminate LEDs. Optionally, ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 60
  },
  {
    "text": "L) and High-Impedance (Hi-Z). The charge status outputs can be used to illuminate LEDs. Optionally, the charge status outputs can be used as an interface to a host microcontroller. Table 5-1 summarizes the state of the status outputs during a charge cycle. TABLE 5-1: STATUS OUTPUTS CHARGE CYCLE STATE STAT1 STAT2 Shutdown (VDD = VBAT) Shutdown (VDD = IN) Shutdown (CE = L) Preconditioning Constant Current Constant Voltage Hi-Z Hi-Z Hi-Z L L L Charge Complete - Standby Hi-Z Temperature Fault Timer Fault Low Battery Output No Battery Present No Input Power Present L L L Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z L L L Hi-Z Hi-Z Hi-Z PG Hi-Z L L L L L L L L Hi-Z L Hi-Z  2008-2019 Microchip Technology Inc. DS20002090E-page 25 MCP73871 5.2.2 AC-DC ADAPTER AND USB PORT POWER SOURCE REGULATION SELECT",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 61
  },
  {
    "text": "gy Inc. DS20002090E-page 25 MCP73871 5.2.2 AC-DC ADAPTER AND USB PORT POWER SOURCE REGULATION SELECT (SEL) With the SEL input low, the MCP73871 device is designed to provide system power and Li-Ion battery charging from a USB input while adhering to the current limits governed by the USB specification. The host microcontroller has to select either a 100 mA (L) or a 500 mA (H) current limit based on the PROG2 input. With the SEL input high, the MCP73871 device limits the input current to 1.8A. The programmed charge current is established using a single resistor from PROG1 to VSS when driving SEL high. the option 5.2.3 USB PORT CURRENT REGULATION SELECT (PROG2) Driving the PROG2 input to a logic low selects the low USB port source current setting (maximum 100 mA). Driving the PROG2 input to ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 62
  },
  {
    "text": "ic low selects the low USB port source current setting (maximum 100 mA). Driving the PROG2 input to a logic high selects the high USB port source current setting (maximum 500 mA). 5.2.4 POWER GOOD (PG) The power good (PG) option is a pseudo open-drain output. The PG output can sink current, but not source current. The PG output must not be pulled up higher than VIN because there is a diode path back to VIN. The PG output is low whenever the input to the MCP73871 device is above the UVLO threshold and greater than the battery voltage. The PG output can be used as an indication to the system that an input source other than the battery is supplying power. 5.2.5 TIMER ENABLE (TE) OPTION The timer enable (TE) input option is used to enable or disable the internal timer. A low signal on this pin",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 63
  },
  {
    "text": "r enable (TE) input option is used to enable or disable the internal timer. A low signal on this pin enables the internal timer and a high signal disables the internal timer. The TE input can be used to disable the timer when the charger is supplying current to charge the battery and power the system load. The TE input is compatible with 1.8V logic. DS20002090E-page 26  2008-2019 Microchip Technology Inc. MCP73871 6.0 APPLICATIONS The MCP73871 device is designed to operate in conjunction with a host microcontroller or in stand-alone applications. The MCP73871 device provides the preferred charge algorithm for Lithium-Ion and Lithium-Polymer cells. The algorithm uses Constant Current mode followed by Constant Voltage mode. Figure 6-1 depicts a typical stand-alone MCP73871 application circu",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 64
  },
  {
    "text": "llowed by Constant Voltage mode. Figure 6-1 depicts a typical stand-alone MCP73871 application circuit, while Figure 6-2 and Figure 6-3 depict the accompanying charge profile. MCP73871 Device Typical Application 5V AC-DC Adapter or USB Port 18, 19 10 μF SMAJ5.0A/AC 330 k 110 k 470 470 470 6 7 8 2 3 4 9 17 Hi Low Hi Low Hi Hi Low Low IN PG STAT2 STAT1 LBO VPCC SEL PROG2 TE CE 1, 20 OUT 4.7 μF VBAT 14, 15, 16 4.7 μF NTC THERM 5 PROG1 10 k 13 RPROG1 PROG3 12 RPROG3 VSS 10, 11, EP FIGURE 6-1: MCP73871 Typical Stand-Alone Application Circuit with VPCC. System Load Single-Cell Li-Ion Battery FIGURE 6-2: (1000 mAh Battery). Typical Charge Profile FIGURE 6-3: Preconditioning (1000 mAh Battery). Typical Charge Profile in  2008-2019 Microchip Technology Inc. DS20002090E-page 27 MCP73871 6.1 A",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 65
  },
  {
    "text": ". Typical Charge Profile in  2008-2019 Microchip Technology Inc. DS20002090E-page 27 MCP73871 6.1 Application Circuit Design Due to the low efficiency of linear charging, the most important factors are thermal design and cost, which are a direct function of the input voltage, output current and thermal impedance between the battery charger and the ambient cooling air. The worst-case situation is when the Preconditioning mode to the Constant Current mode. In this situation, the battery charger has to dissipate the maximum power. A trade-off must be made between the charge current, cost and thermal requirements of the charger. the device has transitioned from 6.1.1 COMPONENT SELECTION Selection of the external components in Figure 6-1 is crucial to the integrity and reliability of the charg",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 66
  },
  {
    "text": "on of the external components in Figure 6-1 is crucial to the integrity and reliability of the charging system. The following discussion is intended as a guide for the component selection process. 6.1.1.1 Charge Current The preferred fast charge current for Lithium-Ion cells should always follow references and guidances from battery manufacturers. For example, a 1000 mAh battery pack has a preferred fast charge current of 0.7C. Charging at 700 mA provides the shortest charge cycle times without degradation to the battery pack performance or life. 6.1.1.2 Thermal Considerations The worst-case power dissipation in the battery charger occurs when the input voltage is at the maximum and the device has transitioned from the Preconditioning mode to the Constant Current mode. In this case, the po",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 67
  },
  {
    "text": "ce has transitioned from the Preconditioning mode to the Constant Current mode. In this case, the power dissipation is: EQUATION 6-1: PowerDissipation =  V DDMAX – V PTHMIN   I REGMAX Where: VDDMAX = the maximum input voltage IREGMAX = the maximum fast charge current VPTHMIN = the minimum transition threshold voltage For example, if VREG = 4.2V and VPTH/VREG = 69%, power dissipation with a 5V, ±10% input voltage source and 500 mA, ±10% fast charge current is: EQUATION 6-2: PowerDissipation = ( 5.5V 2.89V – × ) 550mA = 1.44W This power dissipation with the battery charger in the QFN-20 package causes thermal regulation to enter as depicted. Alternatively, the 4 mm x 4 mm DFN package could be utilized to reduce heat by adding vias on the exposed pad. 6.1.1.3 External Capacitors The MCP738",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 68
  },
  {
    "text": "be utilized to reduce heat by adding vias on the exposed pad. 6.1.1.3 External Capacitors The MCP73871 device is stable with or without a battery load. To maintain good AC stability in the Constant Voltage mode, a minimum capacitance of 4.7 μF is recommended to bypass the VBAT pin to VSS. This capacitance provides compensation when there is no battery the battery and In addition, interconnections appear inductive at high frequencies. These elements are in the control feedback loop during Constant Voltage mode. Therefore, the bypass capacitance may be necessary to compensate for the inductive nature of the battery pack. load. Virtually any good quality output filter capacitor can be used, regardless of the capacitor’s minimum Effective Series Resistance (ESR) value. The actual value of the ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 69
  },
  {
    "text": "ardless of the capacitor’s minimum Effective Series Resistance (ESR) value. The actual value of the capacitor (and its associated ESR) depends on the output load current. A 4.7 μF ceramic, tantalum or aluminum electrolytic capacitor at the output is usually sufficient to ensure stability for charge currents up to 1000 mA. 6.1.1.4 Reverse-Blocking Protection The MCP73871 device provides protection from a faulted or shorted input. Without the protection, a faulted or shorted input would discharge the battery pack through the body diode of the internal pass transistor. 6.1.1.5 Temperature Monitoring The charge temperature window can be set by placing fixed value resistors in series-parallel with a thermistor. The resistance values of RT1 and RT2 can be calculated with the following equations ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 70
  },
  {
    "text": "h a thermistor. The resistance values of RT1 and RT2 can be calculated with the following equations to set the temperature window of interest. For NTC thermistors: EQUATION 6-3: 24kΩ = RT 1 + 5kΩ = RT 1 + × RT 2 RCOLD ---------------------------------- RT 2 R+ COLD × RT 2 RHOT ------------------------------- RT 2 R+ HOT = = = = the fixed series resistance the fixed parallel resistance the thermistor resistance at the lower temperature of interest the thermistor resistance at the upper temperature of interest Where: RT1 RT2 RCOLD RHOT DS20002090E-page 28  2008-2019 Microchip Technology Inc. MCP73871 6.2 PCB Layout Issues For optimum voltage regulation, it is recommended to place the battery pack closest to the device’s VBAT and VSS pins to minimize voltage drops along the high current-carr",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 71
  },
  {
    "text": "pack closest to the device’s VBAT and VSS pins to minimize voltage drops along the high current-carrying PCB traces. If the PCB layout is used as a heat sink, adding many vias in the heat sink pad can help conduct more heat to the PCB backplane, thus reducing the maximum junction temperature. For example, by utilizing a 10 k at 25°C NTC thermistor with a sensitivity index, , of 3892, the charge temperature range can be set to 0-50°C by placing a 1.54 k resistor in series (RT1), and a 69.8 k resistor in parallel (RT2) with the thermistor. 6.1.1.6 Charge Status Interface A status output provides information on the state of charge. The output can be used to illuminate external LEDs or interface to a host microcontroller. Refer to Table 5-1 for a summary of the state of the status output d",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 72
  },
  {
    "text": "face to a host microcontroller. Refer to Table 5-1 for a summary of the state of the status output during a charge cycle. 6.1.1.7 System Load Current The preferred discharge current for Lithium-Ion cells should always follow references and guidance from battery manufacturers. The recommended system load should be the lesser of 1.0 amperes or the maximum discharge rate of the selected Lithium-Ion the safety concerns of power cell. This limits dissipation and exceeding the manufacturer’s maximum discharge rate of the cell. The ideal diode between VBAT and OUT is designed to drive a maximum current up to 2A. The built-in thermal shutdown protection may turn the MCP73871 device off with high current. 6.1.1.8 Input Overvoltage Protection (IOVP) The input overvoltage protection must be used when",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 73
  },
  {
    "text": "rent. 6.1.1.8 Input Overvoltage Protection (IOVP) The input overvoltage protection must be used when the input power source is hot-pluggable. This includes USB cables and wall-type power supplies. The cabling of these supplies acts as an inductor. When the supplies are connected/disconnected from the system, large voltage transients are created and this may damage the system circuitry. These transients should be snubbed out. A unidirectional or bidirectional transzorb connected from the V+ input supply connec- tor to the 0V ground reference will snub the transients. An example can be seen in Figure 6-1.  2008-2019 Microchip Technology Inc. DS20002090E-page 29 MCP73871 NOTES: DS20002090E-page 30  2008-2019 Microchip Technology Inc. MCP73871 7.0 PACKAGING INFORMATION 7.1 Package Marking In",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 74
  },
  {
    "text": "e 30  2008-2019 Microchip Technology Inc. MCP73871 7.0 PACKAGING INFORMATION 7.1 Package Marking Information 20-Lead QFN (4 x 4 x 0.9 mm) Example PIN 1 PIN 1 73871 1AA 3e I/ML^^ 908256 Part Number Marking Code (Second Row) Part Number Marking Code (Second Row) MCP73871-1AAI/ML MCP73871-1CAI/ML MCP73871-1CCI/ML MCP73871-2AAI/ML MCP73871-2CAI/ML MCP73871-2CCI/ML MCP73871-3CAI/ML MCP73871-3CCI/ML MCP73871-4CAI/ML MCP73871-4CCI/ML Consult Factory for Alternative Device Options. MCP73871T-1AAI/ML MCP73871T-1CAI/ML MCP73871T-1CCI/ML MCP73871T-2AAI/ML MCP73871T-2CAI/ML MCP73871T-2CCI/ML MCP73871T-3CAI/ML MCP73871T-3CCI/ML MCP73871T-4CAI/ML MCP73871T-4CCI/ML 1AA 1CA 1CC 2AA 2CA 2CC 3CA 3CC 4CA 4CC 1AA 1CA 1CC 2AA 2CA 2CC 3CA 3CC 4CA 4CC Legend: XX...X Customer-specific information Y YY WW NNN 3e ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 75
  },
  {
    "text": "1AA 1CA 1CC 2AA 2CA 2CC 3CA 3CC 4CA 4CC Legend: XX...X Customer-specific information Y YY WW NNN 3e Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week ‘01’) Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) 3e This package is Pb-free. The Pb-free JEDEC designator ( ) can be found on the outer packaging for this package. Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.  2008-2019 Microchip Technology Inc. DS20002090E-page 31 MCP73871 (cid:21)(cid:19)(cid:16)(cid:47)(cid:72)(cid:68)(cid:71)(cid:3)(cid:51)(cid:79)(cid:68)(cid:86)(cid:87)(cid:76)",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 76
  },
  {
    "text": "d:19)(cid:16)(cid:47)(cid:72)(cid:68)(cid:71)(cid:3)(cid:51)(cid:79)(cid:68)(cid:86)(cid:87)(cid:76)(cid:70)(cid:3)(cid:52)(cid:88)(cid:68)(cid:71)(cid:3)(cid:41)(cid:79)(cid:68)(cid:87)(cid:15)(cid:3)(cid:49)(cid:82)(cid:3)(cid:47)(cid:72)(cid:68)(cid:71)(cid:3)(cid:51)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:72)(cid:3)(cid:11)(cid:48)(cid:47)(cid:12)(cid:3)(cid:16)(cid:3)(cid:23)(cid:91)(cid:23)(cid:3)(cid:80)(cid:80)(cid:3)(cid:37)(cid:82)(cid:71)(cid:92)(cid:3)(cid:62)(cid:52)(cid:41)(cid:49)(cid:64) (cid:36)(cid:79)(cid:86)(cid:82)(cid:3)(cid:70)(cid:68)(cid:79)(cid:79)(cid:72)(cid:71)(cid:3)(cid:57)(cid:52)(cid:41)(cid:49) (cid:49)(cid:82)(cid:87)(cid:72)(cid:29) (cid:41)(cid:82)(cid:85)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:80)(cid:82)(cid:86)(cid:87)(cid:3)(cid:70)(cid:88)(",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 77
  },
  {
    "text": "id:85)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:80)(cid:82)(cid:86)(cid:87)(cid:3)(cid:70)(cid:88)(cid:85)(cid:85)(cid:72)(cid:81)(cid:87)(cid:3)(cid:83)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:72)(cid:3)(cid:71)(cid:85)(cid:68)(cid:90)(cid:76)(cid:81)(cid:74)(cid:86)(cid:15)(cid:3)(cid:83)(cid:79)(cid:72)(cid:68)(cid:86)(cid:72)(cid:3)(cid:86)(cid:72)(cid:72)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:3)(cid:51)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:76)(cid:81)(cid:74)(cid:3)(cid:54)(cid:83)(cid:72)(cid:70)(cid:76)(cid:73)(cid:76)(cid:70)(cid:68)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:79)(cid:82)(cid:70)(cid:68)(cid:87)(cid:72)(cid:71)(cid:3)(cid:68)(cid:87) (cid:75)(cid:87)(cid:87)(cid:83)(cid:29)(cid:1",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 78
  },
  {
    "text": "id:68)(cid:87)(cid:72)(cid:71)(cid:3)(cid:68)(cid:87) (cid:75)(cid:87)(cid:87)(cid:83)(cid:29)(cid:18)(cid:18)(cid:90)(cid:90)(cid:90)(cid:17)(cid:80)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:17)(cid:70)(cid:82)(cid:80)(cid:18)(cid:83)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:76)(cid:81)(cid:74) (cid:49)(cid:50)(cid:55)(cid:40)(cid:3)(cid:20) (cid:49) (cid:39) (cid:36) (cid:37) (cid:20) (cid:21) (cid:11)(cid:39)(cid:36)(cid:55)(cid:56)(cid:48)(cid:3)(cid:37)(cid:12) (cid:11)(cid:39)(cid:36)(cid:55)(cid:56)(cid:48)(cid:3)(cid:36)(cid:12) (cid:21)(cid:59) (cid:19)(cid:17)(cid:20)(cid:24) (cid:38) (cid:21)(cid:59) (cid:40) (cid:19)(cid:17)(cid:20)(cid:24) (cid:38) (cid:55)(cid:50)(cid:51)(cid:3)(cid:57)(cid:44)(cid:40)(cid:58) (cid:19)(cid:17)(cid:20)(cid:19) (ci",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 79
  },
  {
    "text": "(cid:55)(cid:50)(cid:51)(cid:3)(cid:57)(cid:44)(cid:40)(cid:58) (cid:19)(cid:17)(cid:20)(cid:19) (cid:38) (cid:36)(cid:20) (cid:38) (cid:36) (cid:54)(cid:40)(cid:36)(cid:55)(cid:44)(cid:49)(cid:42) (cid:51)(cid:47)(cid:36)(cid:49)(cid:40) (cid:11)(cid:36)(cid:22)(cid:12) (cid:54)(cid:44)(cid:39)(cid:40)(cid:3)(cid:57)(cid:44)(cid:40)(cid:58) (cid:21)(cid:19)(cid:59) (cid:19)(cid:17)(cid:19)(cid:27) (cid:38) (cid:19)(cid:17)(cid:20)(cid:19) (cid:38) (cid:36) (cid:37) (cid:39)(cid:21) (cid:19)(cid:17)(cid:20)(cid:19) (cid:38) (cid:36) (cid:37) (cid:40)(cid:21) (cid:21) (cid:20) (cid:49)(cid:50)(cid:55)(cid:40)(cid:3)(cid:20) (cid:47) (cid:49) (cid:72) (cid:46) (cid:21)(cid:19)(cid:59)(cid:3)(cid:69) (cid:19)(cid:17)(cid:20)(cid:19) (cid:19)(cid:17)(cid:19)(cid:24) (cid:38) (cid:36) (cid:37) ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 80
  },
  {
    "text": "id:69) (cid:19)(cid:17)(cid:20)(cid:19) (cid:19)(cid:17)(cid:19)(cid:24) (cid:38) (cid:36) (cid:37) (cid:38) (cid:37)(cid:50)(cid:55)(cid:55)(cid:50)(cid:48)(cid:3)(cid:57)(cid:44)(cid:40)(cid:58) (cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:3)(cid:55)(cid:72)(cid:70)(cid:75)(cid:81)(cid:82)(cid:79)(cid:82)(cid:74)(cid:92)(cid:3)(cid:39)(cid:85)(cid:68)(cid:90)(cid:76)(cid:81)(cid:74)(cid:3)(cid:3)(cid:38)(cid:19)(cid:23)(cid:16)(cid:20)(cid:21)(cid:25)(cid:3)(cid:53)(cid:72)(cid:89)(cid:3)(cid:38)(cid:3)(cid:54)(cid:75)(cid:72)(cid:72)(cid:87)(cid:3)(cid:20)(cid:3)(cid:82)(cid:73)(cid:3)(cid:21) DS20002090E-page 32  2008-2019 Microchip Technology Inc. MCP73871 (cid:21)(cid:19)(cid:16)(cid:47)(cid:72)(cid:68)(cid:71)(cid:3)(cid:51)(cid:79)(cid:68)(cid:86)(c",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 81
  },
  {
    "text": "71 (cid:21)(cid:19)(cid:16)(cid:47)(cid:72)(cid:68)(cid:71)(cid:3)(cid:51)(cid:79)(cid:68)(cid:86)(cid:87)(cid:76)(cid:70)(cid:3)(cid:52)(cid:88)(cid:68)(cid:71)(cid:3)(cid:41)(cid:79)(cid:68)(cid:87)(cid:15)(cid:3)(cid:49)(cid:82)(cid:3)(cid:47)(cid:72)(cid:68)(cid:71)(cid:3)(cid:51)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:72)(cid:3)(cid:11)(cid:48)(cid:47)(cid:12)(cid:3)(cid:16)(cid:3)(cid:23)(cid:91)(cid:23)(cid:3)(cid:80)(cid:80)(cid:3)(cid:37)(cid:82)(cid:71)(cid:92)(cid:3)(cid:62)(cid:52)(cid:41)(cid:49)(cid:64) (cid:36)(cid:79)(cid:86)(cid:82)(cid:3)(cid:70)(cid:68)(cid:79)(cid:79)(cid:72)(cid:71)(cid:3)(cid:57)(cid:52)(cid:41)(cid:49) (cid:49)(cid:82)(cid:87)(cid:72)(cid:29) (cid:41)(cid:82)(cid:85)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:80)(cid:82)(cid:86)(cid:87)(cid:3)(ci",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 82
  },
  {
    "text": ":41)(cid:82)(cid:85)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:80)(cid:82)(cid:86)(cid:87)(cid:3)(cid:70)(cid:88)(cid:85)(cid:85)(cid:72)(cid:81)(cid:87)(cid:3)(cid:83)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:72)(cid:3)(cid:71)(cid:85)(cid:68)(cid:90)(cid:76)(cid:81)(cid:74)(cid:86)(cid:15)(cid:3)(cid:83)(cid:79)(cid:72)(cid:68)(cid:86)(cid:72)(cid:3)(cid:86)(cid:72)(cid:72)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:3)(cid:51)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:76)(cid:81)(cid:74)(cid:3)(cid:54)(cid:83)(cid:72)(cid:70)(cid:76)(cid:73)(cid:76)(cid:70)(cid:68)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:79)(cid:82)(cid:70)(cid:68)(cid:87)(cid:72)(cid:71)(cid:3)(cid:68)(cid:87) (cid:75)(cid:87)(cid:87)(cid:83)",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 83
  },
  {
    "text": ":82)(cid:70)(cid:68)(cid:87)(cid:72)(cid:71)(cid:3)(cid:68)(cid:87) (cid:75)(cid:87)(cid:87)(cid:83)(cid:29)(cid:18)(cid:18)(cid:90)(cid:90)(cid:90)(cid:17)(cid:80)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:17)(cid:70)(cid:82)(cid:80)(cid:18)(cid:83)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:76)(cid:81)(cid:74) (cid:56)(cid:81)(cid:76)(cid:87)(cid:86) (cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3)(cid:47)(cid:76)(cid:80)(cid:76)(cid:87)(cid:86) (cid:49)(cid:88)(cid:80)(cid:69)(cid:72)(cid:85)(cid:3)(cid:82)(cid:73)(cid:3)(cid:55)(cid:72)(cid:85)(cid:80)(cid:76)(cid:81)(cid:68)(cid:79)(cid:86) (cid:51)(cid:76)(cid:87)(cid:70)(cid:75) (cid:50)(cid:89)(cid:72)(cid:85)(cid:68)(cid:79)(cid:79)(cid:3)(cid:43)(cid:72)(cid:76)(cid:74)(ci",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 84
  },
  {
    "text": ") (cid:50)(cid:89)(cid:72)(cid:85)(cid:68)(cid:79)(cid:79)(cid:3)(cid:43)(cid:72)(cid:76)(cid:74)(cid:75)(cid:87) (cid:54)(cid:87)(cid:68)(cid:81)(cid:71)(cid:82)(cid:73)(cid:73) (cid:55)(cid:72)(cid:85)(cid:80)(cid:76)(cid:81)(cid:68)(cid:79)(cid:3)(cid:55)(cid:75)(cid:76)(cid:70)(cid:78)(cid:81)(cid:72)(cid:86)(cid:86) (cid:50)(cid:89)(cid:72)(cid:85)(cid:68)(cid:79)(cid:79)(cid:3)(cid:47)(cid:72)(cid:81)(cid:74)(cid:87)(cid:75) (cid:40)(cid:91)(cid:83)(cid:82)(cid:86)(cid:72)(cid:71)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:47)(cid:72)(cid:81)(cid:74)(cid:87)(cid:75) (cid:50)(cid:89)(cid:72)(cid:85)(cid:68)(cid:79)(cid:79)(cid:3)(cid:58)(cid:76)(cid:71)(cid:87)(cid:75) (cid:40)(cid:91)(cid:83)(cid:82)(cid:86)(cid:72)(cid:71)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:58)(cid:76)(cid:71)",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 85
  },
  {
    "text": "id:83)(cid:82)(cid:86)(cid:72)(cid:71)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:58)(cid:76)(cid:71)(cid:87)(cid:75) (cid:55)(cid:72)(cid:85)(cid:80)(cid:76)(cid:81)(cid:68)(cid:79)(cid:3)(cid:58)(cid:76)(cid:71)(cid:87)(cid:75) (cid:55)(cid:72)(cid:85)(cid:80)(cid:76)(cid:81)(cid:68)(cid:79)(cid:3)(cid:47)(cid:72)(cid:81)(cid:74)(cid:87)(cid:75) (cid:55)(cid:72)(cid:85)(cid:80)(cid:76)(cid:81)(cid:68)(cid:79)(cid:16)(cid:87)(cid:82)(cid:16)(cid:40)(cid:91)(cid:83)(cid:82)(cid:86)(cid:72)(cid:71)(cid:16)(cid:51)(cid:68)(cid:71) (cid:49) (cid:72) (cid:36) (cid:36)(cid:20) (cid:36)(cid:22) (cid:39) (cid:39)(cid:21) (cid:40) (cid:40)(cid:21) (cid:69) (cid:47) (cid:46) (cid:48)(cid:44)(cid:47)(cid:47)(cid:44)(cid:48)(cid:40)(cid:55)(cid:40)(cid:53)(cid:54) (cid:49)(cid:50)(cid:48) (cid:21)(cid",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 86
  },
  {
    "text": "id:47)(cid:44)(cid:48)(cid:40)(cid:55)(cid:40)(cid:53)(cid:54) (cid:49)(cid:50)(cid:48) (cid:21)(cid:19) (cid:19)(cid:17)(cid:24)(cid:19)(cid:3)(cid:37)(cid:54)(cid:38) (cid:19)(cid:17)(cid:28)(cid:19) (cid:19)(cid:17)(cid:19)(cid:21) (cid:19)(cid:17)(cid:21)(cid:19)(cid:3)(cid:53)(cid:40)(cid:41) (cid:23)(cid:17)(cid:19)(cid:19)(cid:3)(cid:37)(cid:54)(cid:38) (cid:21)(cid:17)(cid:26)(cid:19) (cid:23)(cid:17)(cid:19)(cid:19)(cid:3)(cid:37)(cid:54)(cid:38) (cid:21)(cid:17)(cid:26)(cid:19) (cid:19)(cid:17)(cid:21)(cid:24) (cid:19)(cid:17)(cid:23)(cid:19) (cid:16) (cid:48)(cid:36)(cid:59) (cid:20)(cid:17)(cid:19)(cid:19) (cid:19)(cid:17)(cid:19)(cid:24) (cid:21)(cid:17)(cid:27)(cid:19) (cid:21)(cid:17)(cid:27)(cid:19) (cid:19)(cid:17)(cid:22)(cid:19) (cid:19)(cid:17)(cid:24)(cid:19) (cid:16) ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 87
  },
  {
    "text": "(cid:17)(cid:27)(cid:19) (cid:19)(cid:17)(cid:22)(cid:19) (cid:19)(cid:17)(cid:24)(cid:19) (cid:16) (cid:48)(cid:44)(cid:49) (cid:19)(cid:17)(cid:27)(cid:19) (cid:19)(cid:17)(cid:19)(cid:19) (cid:21)(cid:17)(cid:25)(cid:19) (cid:21)(cid:17)(cid:25)(cid:19) (cid:19)(cid:17)(cid:20)(cid:27) (cid:19)(cid:17)(cid:22)(cid:19) (cid:19)(cid:17)(cid:21)(cid:19) Notes: (cid:20)(cid:17) (cid:21)(cid:17) (cid:22)(cid:17) (cid:51)(cid:76)(cid:81)(cid:3)(cid:20)(cid:3)(cid:89)(cid:76)(cid:86)(cid:88)(cid:68)(cid:79)(cid:3)(cid:76)(cid:81)(cid:71)(cid:72)(cid:91)(cid:3)(cid:73)(cid:72)(cid:68)(cid:87)(cid:88)(cid:85)(cid:72)(cid:3)(cid:80)(cid:68)(cid:92)(cid:3)(cid:89)(cid:68)(cid:85)(cid:92)(cid:15)(cid:3)(cid:69)(cid:88)(cid:87)(cid:3)(cid:80)(cid:88)(cid:86)(cid:87)(cid:3)(cid:69)(cid:72)(cid:3)(cid",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 88
  },
  {
    "text": ":3)(cid:69)(cid:88)(cid:87)(cid:3)(cid:80)(cid:88)(cid:86)(cid:87)(cid:3)(cid:69)(cid:72)(cid:3)(cid:79)(cid:82)(cid:70)(cid:68)(cid:87)(cid:72)(cid:71)(cid:3)(cid:90)(cid:76)(cid:87)(cid:75)(cid:76)(cid:81)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:75)(cid:68)(cid:87)(cid:70)(cid:75)(cid:72)(cid:71)(cid:3)(cid:68)(cid:85)(cid:72)(cid:68)(cid:17) (cid:51)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:72)(cid:3)(cid:76)(cid:86)(cid:3)(cid:86)(cid:68)(cid:90)(cid:3)(cid:86)(cid:76)(cid:81)(cid:74)(cid:88)(cid:79)(cid:68)(cid:87)(cid:72)(cid:71) (cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:76)(cid:81)(cid:74)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:87)(cid:82)(cid:79)(cid:72)(cid:85)(cid:68)(cid:81)(cid:70)(cid:76)(cid:81)(cid:74)(cid:3)(cid:83)(cid:72)(cid:85)",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 89
  },
  {
    "text": "d:79)(cid:72)(cid:85)(cid:68)(cid:81)(cid:70)(cid:76)(cid:81)(cid:74)(cid:3)(cid:83)(cid:72)(cid:85)(cid:3)(cid:36)(cid:54)(cid:48)(cid:40)(cid:3)(cid:60)(cid:20)(cid:23)(cid:17)(cid:24)(cid:48) (cid:37)(cid:54)(cid:38)(cid:29)(cid:3)(cid:37)(cid:68)(cid:86)(cid:76)(cid:70)(cid:3)(cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:17)(cid:3)(cid:55)(cid:75)(cid:72)(cid:82)(cid:85)(cid:72)(cid:87)(cid:76)(cid:70)(cid:68)(cid:79)(cid:79)(cid:92)(cid:3)(cid:72)(cid:91)(cid:68)(cid:70)(cid:87)(cid:3)(cid:89)(cid:68)(cid:79)(cid:88)(cid:72)(cid:3)(cid:86)(cid:75)(cid:82)(cid:90)(cid:81)(cid:3)(cid:90)(cid:76)(cid:87)(cid:75)(cid:82)(cid:88)(cid:87)(cid:3)(cid:87)(cid:82)(cid:79)(cid:72)(cid:85)(cid:68)(cid:81)(cid:70)(cid:72)(cid:86)(cid:17) (cid:53)(cid:40)(cid:41)(cid",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 90
  },
  {
    "text": "cid:79)(cid:72)(cid:85)(cid:68)(cid:81)(cid:70)(cid:72)(cid:86)(cid:17) (cid:53)(cid:40)(cid:41)(cid:29)(cid:3)(cid:53)(cid:72)(cid:73)(cid:72)(cid:85)(cid:72)(cid:81)(cid:70)(cid:72)(cid:3)(cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:15)(cid:3)(cid:88)(cid:86)(cid:88)(cid:68)(cid:79)(cid:79)(cid:92)(cid:3)(cid:90)(cid:76)(cid:87)(cid:75)(cid:82)(cid:88)(cid:87)(cid:3)(cid:87)(cid:82)(cid:79)(cid:72)(cid:85)(cid:68)(cid:81)(cid:70)(cid:72)(cid:15)(cid:3)(cid:73)(cid:82)(cid:85)(cid:3)(cid:76)(cid:81)(cid:73)(cid:82)(cid:85)(cid:80)(cid:68)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:83)(cid:88)(cid:85)(cid:83)(cid:82)(cid:86)(cid:72)(cid:86)(cid:3)(cid:82)(cid:81)(cid:79)(cid:92)(cid:17) (cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 91
  },
  {
    "text": "81)(cid:79)(cid:92)(cid:17) (cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:3)(cid:55)(cid:72)(cid:70)(cid:75)(cid:81)(cid:82)(cid:79)(cid:82)(cid:74)(cid:92)(cid:3)(cid:39)(cid:85)(cid:68)(cid:90)(cid:76)(cid:81)(cid:74)(cid:3)(cid:3)(cid:38)(cid:19)(cid:23)(cid:16)(cid:20)(cid:21)(cid:25)(cid:3)(cid:53)(cid:72)(cid:89)(cid:3)(cid:38)(cid:3)(cid:54)(cid:75)(cid:72)(cid:72)(cid:87)(cid:3)(cid:21)(cid:3)(cid:82)(cid:73)(cid:3)(cid:21)  2008-2019 Microchip Technology Inc. DS20002090E-page 33 MCP73871 (cid:21)(cid:19)(cid:16)(cid:47)(cid:72)(cid:68)(cid:71)(cid:3)(cid:51)(cid:79)(cid:68)(cid:86)(cid:87)(cid:76)(cid:70)(cid:3)(cid:52)(cid:88)(cid:68)(cid:71)(cid:3)(cid:41)(cid:79)(cid:68)(cid:87)(cid:15)(cid:3)(cid:49)(cid:82)(cid:3)(cid:47)(cid:72)(cid:68)(cid:71",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 92
  },
  {
    "text": "cid:41)(cid:79)(cid:68)(cid:87)(cid:15)(cid:3)(cid:49)(cid:82)(cid:3)(cid:47)(cid:72)(cid:68)(cid:71)(cid:3)(cid:51)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:72)(cid:3)(cid:11)(cid:48)(cid:47)(cid:12)(cid:3)(cid:16)(cid:3)(cid:23)(cid:91)(cid:23)(cid:3)(cid:80)(cid:80)(cid:3)(cid:37)(cid:82)(cid:71)(cid:92)(cid:3)(cid:62)(cid:52)(cid:41)(cid:49)(cid:64) (cid:36)(cid:79)(cid:86)(cid:82)(cid:3)(cid:70)(cid:68)(cid:79)(cid:79)(cid:72)(cid:71)(cid:3)(cid:57)(cid:52)(cid:41)(cid:49) (cid:49)(cid:82)(cid:87)(cid:72)(cid:29) (cid:41)(cid:82)(cid:85)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:80)(cid:82)(cid:86)(cid:87)(cid:3)(cid:70)(cid:88)(cid:85)(cid:85)(cid:72)(cid:81)(cid:87)(cid:3)(cid:83)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:72)(cid:3)(cid:71)(cid:85)(cid:68)(cid:90)(cid:76)(cid:8",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 93
  },
  {
    "text": "cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:72)(cid:3)(cid:71)(cid:85)(cid:68)(cid:90)(cid:76)(cid:81)(cid:74)(cid:86)(cid:15)(cid:3)(cid:83)(cid:79)(cid:72)(cid:68)(cid:86)(cid:72)(cid:3)(cid:86)(cid:72)(cid:72)(cid:3)(cid:87)(cid:75)(cid:72)(cid:3)(cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:3)(cid:51)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:76)(cid:81)(cid:74)(cid:3)(cid:54)(cid:83)(cid:72)(cid:70)(cid:76)(cid:73)(cid:76)(cid:70)(cid:68)(cid:87)(cid:76)(cid:82)(cid:81)(cid:3)(cid:79)(cid:82)(cid:70)(cid:68)(cid:87)(cid:72)(cid:71)(cid:3)(cid:68)(cid:87) (cid:75)(cid:87)(cid:87)(cid:83)(cid:29)(cid:18)(cid:18)(cid:90)(cid:90)(cid:90)(cid:17)(cid:80)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:17)(cid:70)(cid:82)(cid:80)(cid:18)(",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 94
  },
  {
    "text": "76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:17)(cid:70)(cid:82)(cid:80)(cid:18)(cid:83)(cid:68)(cid:70)(cid:78)(cid:68)(cid:74)(cid:76)(cid:81)(cid:74) (cid:38)(cid:20) (cid:59)(cid:21) (cid:40)(cid:57) (cid:21)(cid:19) (cid:20) (cid:21) (cid:38)(cid:21) (cid:60)(cid:21) (cid:40)(cid:57) (cid:145)(cid:57) (cid:60)(cid:20) (cid:42)(cid:20) (cid:54)(cid:44)(cid:47)(cid:46)(cid:3)(cid:54)(cid:38)(cid:53)(cid:40)(cid:40)(cid:49) (cid:40) (cid:59)(cid:20) (cid:53)(cid:40)(cid:38)(cid:50)(cid:48)(cid:48)(cid:40)(cid:49)(cid:39)(cid:40)(cid:39)(cid:3)(cid:47)(cid:36)(cid:49)(cid:39)(cid:3)(cid:51)(cid:36)(cid:55)(cid:55)(cid:40)(cid:53)(cid:49) (cid:56)(cid:81)(cid:76)(cid:87)(cid:86) (cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3)(cid:47)(cid:7",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 95
  },
  {
    "text": "id:86) (cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:3)(cid:47)(cid:76)(cid:80)(cid:76)(cid:87)(cid:86) (cid:48)(cid:44)(cid:49) (cid:48)(cid:44)(cid:47)(cid:47)(cid:44)(cid:48)(cid:40)(cid:55)(cid:40)(cid:53)(cid:54) (cid:49)(cid:50)(cid:48) (cid:19)(cid:17)(cid:24)(cid:19)(cid:3)(cid:37)(cid:54)(cid:38) (cid:38)(cid:82)(cid:81)(cid:87)(cid:68)(cid:70)(cid:87)(cid:3)(cid:51)(cid:76)(cid:87)(cid:70)(cid:75) (cid:50)(cid:83)(cid:87)(cid:76)(cid:82)(cid:81)(cid:68)(cid:79)(cid:3)(cid:38)(cid:72)(cid:81)(cid:87)(cid:72)(cid:85)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:58)(cid:76)(cid:71)(cid:87)(cid:75) (cid:50)(cid:83)(cid:87)(cid:76)(cid:82)(cid:81)(cid:68)(cid:79)(cid:3)(cid:38)(cid:72)(cid:81)(cid:87)(cid:72)(cid:85)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(ci",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 96
  },
  {
    "text": ":79)(cid:3)(cid:38)(cid:72)(cid:81)(cid:87)(cid:72)(cid:85)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:47)(cid:72)(cid:81)(cid:74)(cid:87)(cid:75) (cid:38)(cid:82)(cid:81)(cid:87)(cid:68)(cid:70)(cid:87)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:54)(cid:83)(cid:68)(cid:70)(cid:76)(cid:81)(cid:74) (cid:38)(cid:82)(cid:81)(cid:87)(cid:68)(cid:70)(cid:87)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:54)(cid:83)(cid:68)(cid:70)(cid:76)(cid:81)(cid:74) (cid:38)(cid:82)(cid:81)(cid:87)(cid:68)(cid:70)(cid:87)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:58)(cid:76)(cid:71)(cid:87)(cid:75)(cid:3)(cid:11)(cid:59)(cid:21)(cid:19)(cid:12) (cid:38)(cid:82)(cid:81)(cid:87)(cid:68)(cid:70)(cid:87)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:47)(cid:72)(cid:81)(cid:74)(cid:87)(cid:75)(cid:3)(cid:11)(cid:59)(cid:",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 97
  },
  {
    "text": ")(cid:68)(cid:71)(cid:3)(cid:47)(cid:72)(cid:81)(cid:74)(cid:87)(cid:75)(cid:3)(cid:11)(cid:59)(cid:21)(cid:19)(cid:12) (cid:38)(cid:82)(cid:81)(cid:87)(cid:68)(cid:70)(cid:87)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:87)(cid:82)(cid:3)(cid:38)(cid:72)(cid:81)(cid:87)(cid:72)(cid:85)(cid:3)(cid:51)(cid:68)(cid:71)(cid:3)(cid:11)(cid:59)(cid:20)(cid:25)(cid:12) (cid:55)(cid:75)(cid:72)(cid:85)(cid:80)(cid:68)(cid:79)(cid:3)(cid:57)(cid:76)(cid:68)(cid:3)(cid:39)(cid:76)(cid:68)(cid:80)(cid:72)(cid:87)(cid:72)(cid:85) (cid:55)(cid:75)(cid:72)(cid:85)(cid:80)(cid:68)(cid:79)(cid:3)(cid:57)(cid:76)(cid:68)(cid:3)(cid:51)(cid:76)(cid:87)(cid:70)(cid:75) (cid:40) (cid:59)(cid:21) (cid:60)(cid:21) (cid:38)(cid:20) (cid:38)(cid:21) (cid:59)(cid:20) (cid:60)(cid:20) (cid:42)(cid:20) (cid:57) (cid:",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 98
  },
  {
    "text": " (cid:38)(cid:20) (cid:38)(cid:21) (cid:59)(cid:20) (cid:60)(cid:20) (cid:42)(cid:20) (cid:57) (cid:40)(cid:57) (cid:23)(cid:17)(cid:19)(cid:19) (cid:23)(cid:17)(cid:19)(cid:19) (cid:19)(cid:17)(cid:22)(cid:19) (cid:20)(cid:17)(cid:19)(cid:19) (cid:19)(cid:17)(cid:21)(cid:19) (cid:48)(cid:36)(cid:59) (cid:21)(cid:17)(cid:27)(cid:19) (cid:21)(cid:17)(cid:27)(cid:19) (cid:19)(cid:17)(cid:22)(cid:19) (cid:19)(cid:17)(cid:27)(cid:19) (cid:49)(cid:82)(cid:87)(cid:72)(cid:86)(cid:29) (cid:20)(cid:17) (cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:76)(cid:81)(cid:74)(cid:3)(cid:68)(cid:81)(cid:71)(cid:3)(cid:87)(cid:82)(cid:79)(cid:72)(cid:85)(cid:68)(cid:81)(cid:70)(cid:76)(cid:81)(cid:74)(cid:3)(cid:83)(cid:72)(cid:85)(cid:3)(cid:36)(cid:54)(cid:48)(cid:40)(cid:3)(",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 99
  },
  {
    "text": "id:76)(cid:81)(cid:74)(cid:3)(cid:83)(cid:72)(cid:85)(cid:3)(cid:36)(cid:54)(cid:48)(cid:40)(cid:3)(cid:60)(cid:20)(cid:23)(cid:17)(cid:24)(cid:48) (cid:37)(cid:54)(cid:38)(cid:29)(cid:3)(cid:37)(cid:68)(cid:86)(cid:76)(cid:70)(cid:3)(cid:39)(cid:76)(cid:80)(cid:72)(cid:81)(cid:86)(cid:76)(cid:82)(cid:81)(cid:17)(cid:3)(cid:55)(cid:75)(cid:72)(cid:82)(cid:85)(cid:72)(cid:87)(cid:76)(cid:70)(cid:68)(cid:79)(cid:79)(cid:92)(cid:3)(cid:72)(cid:91)(cid:68)(cid:70)(cid:87)(cid:3)(cid:89)(cid:68)(cid:79)(cid:88)(cid:72)(cid:3)(cid:86)(cid:75)(cid:82)(cid:90)(cid:81)(cid:3)(cid:90)(cid:76)(cid:87)(cid:75)(cid:82)(cid:88)(cid:87)(cid:3)(cid:87)(cid:82)(cid:79)(cid:72)(cid:85)(cid:68)(cid:81)(cid:70)(cid:72)(cid:86)(cid:17) (cid:21)(cid:17) (cid:41)(cid:82)(cid:85)(cid:3)(cid:69)(cid:72)(cid:86)(ci",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 100
  },
  {
    "text": "(cid:72)(cid:86)(cid:17) (cid:21)(cid:17) (cid:41)(cid:82)(cid:85)(cid:3)(cid:69)(cid:72)(cid:86)(cid:87)(cid:3)(cid:86)(cid:82)(cid:79)(cid:71)(cid:72)(cid:85)(cid:76)(cid:81)(cid:74)(cid:3)(cid:85)(cid:72)(cid:86)(cid:88)(cid:79)(cid:87)(cid:86)(cid:15)(cid:3)(cid:87)(cid:75)(cid:72)(cid:85)(cid:80)(cid:68)(cid:79)(cid:3)(cid:89)(cid:76)(cid:68)(cid:86)(cid:15)(cid:3)(cid:76)(cid:73)(cid:3)(cid:88)(cid:86)(cid:72)(cid:71)(cid:15)(cid:3)(cid:86)(cid:75)(cid:82)(cid:88)(cid:79)(cid:71)(cid:3)(cid:69)(cid:72)(cid:3)(cid:73)(cid:76)(cid:79)(cid:79)(cid:72)(cid:71)(cid:3)(cid:82)(cid:85)(cid:3)(cid:87)(cid:72)(cid:81)(cid:87)(cid:72)(cid:71)(cid:3)(cid:87)(cid:82)(cid:3)(cid:68)(cid:89)(cid:82)(cid:76)(cid:71)(cid:3)(cid:86)(cid:82)(cid:79)(cid:71)(cid:72)(cid:85)(cid:3)(cid:79)(cid:82)(cid:8",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 101
  },
  {
    "text": "(cid:76)(cid:71)(cid:3)(cid:86)(cid:82)(cid:79)(cid:71)(cid:72)(cid:85)(cid:3)(cid:79)(cid:82)(cid:86)(cid:86)(cid:3)(cid:71)(cid:88)(cid:85)(cid:76)(cid:81)(cid:74) (cid:85)(cid:72)(cid:73)(cid:79)(cid:82)(cid:90)(cid:3)(cid:83)(cid:85)(cid:82)(cid:70)(cid:72)(cid:86)(cid:86) (cid:48)(cid:76)(cid:70)(cid:85)(cid:82)(cid:70)(cid:75)(cid:76)(cid:83)(cid:3)(cid:55)(cid:72)(cid:70)(cid:75)(cid:81)(cid:82)(cid:79)(cid:82)(cid:74)(cid:92)(cid:3)(cid:39)(cid:85)(cid:68)(cid:90)(cid:76)(cid:81)(cid:74)(cid:3)(cid:38)(cid:19)(cid:23)(cid:16)(cid:21)(cid:20)(cid:21)(cid:25)(cid:3)(cid:53)(cid:72)(cid:89)(cid:3)(cid:37) DS20002090E-page 34  2008-2019 Microchip Technology Inc. MCP73871 APPENDIX A: REVISION HISTORY Revision E (April 2019) The following is the list of modifications: 1. Updated the DC ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 102
  },
  {
    "text": "ISION HISTORY Revision E (April 2019) The following is the list of modifications: 1. Updated the DC Characteristics table. 2. Updated Figure 2-14, Figure 2-15, Figure 2-16, and Figure 4-3. 3. Updated Section 3.14 “Timer Enable (TE)”. 4. Updated Section 6.1.1.2 “Thermal Consider- ations” and Equation 6-2. Revision D (February 2018) The following is the list of modifications: 1. Corrected Figure 2-26. 2. Added Figure 2-27. 3. Updated Figure 6-1. 4. Added Section 6.1.1.8 “Input Overvoltage Protection (IOVP)”. 5. Minor typographical edits. Revision C (September 2013) The following is the list of modifications: 1. Updated Functional Block Diagram. 2. Added Table 4-1 in Section 4.0 “Device Overview”. 3. Updated Section 7.0 “Packaging Information”. 4. Minor grammatical and editorial corrections. ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 103
  },
  {
    "text": "w”. 3. Updated Section 7.0 “Packaging Information”. 4. Minor grammatical and editorial corrections. Revision B (May 2009) The following is the list of modifications: 1. Updated the QFN-20 package drawing. 2. Updated Equation 4-1. 3. Updated Section 4.7 “Charge Termination” and Equation 4-2. 4. Updated Equation 5-1. Revision A (July 2008) • Original Release of this Document.  2008-2019 Microchip Technology Inc. DS20002090E-page 35 MCP73871 NOTES: DS20002090E-page 36  2008-2019 Microchip Technology Inc. MCP73871 PRODUCT IDENTIFICATION SYSTEM To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. PART NO. XX X/ XX Device Output Options Temp. Package Device: MCP73871: USB/AC Battery Charger with PPM MCP73871T: USB/AC Battery Charger wit",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 104
  },
  {
    "text": "emp. Package Device: MCP73871: USB/AC Battery Charger with PPM MCP73871T: USB/AC Battery Charger with PPM (Tape and Reel) Examples: a) MCP73871-1AAI/ML: b) MCP73871-1CAI/ML: c) MCP73871-1CCI/ML: Output Options Refer to table below for different operational options. d) MCP73871-2AAI/ML: Consult Factory for Alternative Device Options. Temperature: I = -40C to +85C e) MCP73871-2CAI/ML: Package Type: ML = Plastic Quad Flat No Lead (QFN) f) MCP73871-2CCI/ML: (4x4x0.9 mm Body), 20-lead g) MCP73871-3CAI/ML: h) MCP73871-3CCI/ML: 4.10V PPM Battery Charger, 20LD QFN pkg. 4.10V, PPM Battery Charger, 20LD QFN pkg. 4.10V, PPM Battery Charger, 20LD QFN pkg. 4.20V, PPM Battery Charger, 20LD QFN pkg. 4.20V PPM Battery Charger, 20LD QFN pkg. 4.20V PPM Battery Charger, 20LD QFN pkg. 4.35V PPM Battery Char",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 105
  },
  {
    "text": "V PPM Battery Charger, 20LD QFN pkg. 4.20V PPM Battery Charger, 20LD QFN pkg. 4.35V PPM Battery Charger, 20LD QFN pkg. 4.35V PPM Battery Charger, 20LD QFN pkg. Consult Factory for Alternative Device Options Operational Output Options Output Options 1AA 1CA 1CC 2AA 2CA 2CC 3CA 3CC 4CA 4CC VREG 4.10V 4.10V 4.10V 4.20V 4.20V 4.20V 4.35V 4.35V 4.40V 4.40V Safety Timer Duration (Hours) Disabled 6 6 Disabled 6 6 6 6 6 6 Consult Factory for Alternative Device Options. LBO Voltage Threshold (V) Disabled Disabled 3.1 Disabled Disabled 3.1 Disabled 3.1 Disabled 3.1  2008-2019 Microchip Technology Inc. DS20002090E-page 37 MCP73871 NOTES: DS20002090E-page 38  2008-2019 Microchip Technology Inc. Note the following details of the code protection feature on Microchip devices: • • • • • Microchip produc",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 106
  },
  {
    "text": "he following details of the code protection feature on Microchip devices: • • • • • Microchip products meet the specification contained in their particular Microchip Data Sheet. Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions. There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property. Microchip is willing to work with the customer who is concerned about the integrity of their code. Neither Mi",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 107
  },
  {
    "text": " is willing to work with the customer who is concerned about the integrity of their code. Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.” Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act. Information contained in this publication regarding device applications and the like is provided only for your convenience and may",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 108
  },
  {
    "text": "publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from suc",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 109
  },
  {
    "text": " and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated. Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified. Trademarks The Microchip name and ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 110
  },
  {
    "text": "nd manufacture of development systems is ISO 9001:2000 certified. Trademarks The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Techno",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 111
  },
  {
    "text": "ad, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitch",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 112
  },
  {
    "text": "rix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries. GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries. All other trademarks mentioned herein are property of their respective companies. © 2008-2019, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-4441-1  2008-2019 Microch",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 113
  },
  {
    "text": " Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-4441-1  2008-2019 Microchip Technology Inc. DS20002090E-page 39 Worldwide Sales and Service ASIA/PACIFIC Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 ASIA/PACIFIC India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 China - Hong Kong SAR Tel: 852-2943-5100 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malay",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 114
  },
  {
    "text": "-554-7200 China - Hong Kong SAR Tel: 852-2943-5100 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040 EUROPE Austria - Wels Tel: 43-7242-2244",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 115
  },
  {
    "text": "iamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040 EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-67-3636 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra’anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-7288-4388 Poland - Warsaw Tel: 48-22-3325737 Romania - ",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 116
  },
  {
    "text": "ax: 31-416-690340 Norway - Trondheim Tel: 47-7288-4388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820 AMERICAS Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455 Austin, TX Tel: 512-257-3370 Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088 Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075 Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924 Detroit Novi, MI Tel: 248-8",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 117
  },
  {
    "text": "Fax: 630-285-0075 Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924 Detroit Novi, MI Tel: 248-848-4000 Houston, TX Tel: 281-894-5983 Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380 Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800 Raleigh, NC Tel: 919-844-7510 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078 DS20002090E-page 40  2008-2019 Microchip Technology Inc. 08/15/18",
    "source_file": "mcp73871_battery_charge_management_controller.pdf",
    "chunk_id": 118
  },
  {
    "text": "Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/, use http://www.nexperia.com Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email) Replace the copyright notice at the bottom of each page or elsewhere",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 0
  },
  {
    "text": "saddresses@nexperia.com (email) Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below: - © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved Should be replaced with: - © Nexperia B.V. (year). All rights reserved. If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via salesaddresses@nexperia.com). Thank you for your cooperation and understanding, Kind regards, Team Nexperia PESDxS1UL series Unidirectional ESD protection diodes Rev. 3 — 25 October 2011 Product data sheet 1. Product profile 1.1 General description Unidirectional ElectroStatic Discharge (ESD) protection diodes in a SOD882 lea",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 1
  },
  {
    "text": "1 General description Unidirectional ElectroStatic Discharge (ESD) protection diodes in a SOD882 leadless ultra small Surface Mounted Device (SMD) plastic package designed to protect one signal line from the damage caused by ESD and other transients. 1.2 Features and benefits  Ultra small SMD plastic package  ESD protection of one line  Max. peak pulse power: PPP = 150 W  IEC 61000-4-2; level 4 (ESD)  Low clamping voltage: VCL = 20 V  AEC-Q101 qualified  Ultra low leakage current: IRM < 700 nA  ESD protection up to 30 kV  IEC 61000-4-5; (surge); IPP up to 15 A 1.3 Applications  Computers and peripherals  Audio and video equipment  Parallel ports 1.4 Quick reference data Table 1. Quick reference data  Communication systems  High-speed data lines Symbol Parameter Conditions Min",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 2
  },
  {
    "text": "Quick reference data  Communication systems  High-speed data lines Symbol Parameter Conditions Min Typ Max Unit VRWM reverse standoff voltage PESD3V3S1UL PESD5V0S1UL PESD12VS1UL PESD15VS1UL PESD24VS1UL Cd diode capacitance f = 1 MHz; VR = 0 V PESD3V3S1UL PESD5V0S1UL PESD12VS1UL PESD15VS1UL PESD24VS1UL - - - - - - - - - - - - - - - 207 152 38 32 23 3.3 5.0 12 15 24 300 200 75 70 50 V V V V V pF pF pF pF pF PESDxS1UL series Unidirectional ESD protection diodes Simplified outline Graphic symbol [1] 1 2 Transparent top view 1 2 sym035 NXP Semiconductors 2. Pinning information Table 2. Pinning Pin 1 2 Description cathode anode [1] The marking bar indicates the cathode. 3. Ordering information Table 3. Ordering information Type number Package Name Description Version SOD882 4. Marking PESD3V3S",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 3
  },
  {
    "text": "able 3. Ordering information Type number Package Name Description Version SOD882 4. Marking PESD3V3S1UL - PESD5V0S1UL PESD12VS1UL PESD15VS1UL PESD24VS1UL Table 4. Marking codes Type number PESD3V3S1UL PESD5V0S1UL PESD12VS1UL PESD15VS1UL PESD24VS1UL leadless ultra small plastic package; 2 terminals; body 1.0  0.6  0.5 mm Marking code G1 G2 G3 G4 G5 PESDXS1UL SER Product data sheet All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Rev. 3 — 25 October 2011 2 of 15 NXP Semiconductors 5. Limiting values PESDxS1UL series Unidirectional ESD protection diodes Table 5. In accordance with the Absolute Maximum Rating System (IEC 60134). Limiting values Symbol Parameter PPP IPP peak pulse power peak pulse current Conditions tp = 8/20 s ",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 4
  },
  {
    "text": "imiting values Symbol Parameter PPP IPP peak pulse power peak pulse current Conditions tp = 8/20 s tp = 8/20 s PESD3V3S1UL PESD5V0S1UL PESD12VS1UL PESD15VS1UL PESD24VS1UL Tj Tamb Tstg junction temperature ambient temperature storage temperature Min [1] [1] - - - - - - - 65 65 Max 150 Unit W 15 15 5 5 3 150 +150 +150 A A A A A C C C [1] Non-repetitive current pulse 8/20 s exponential decay waveform according to IEC 61000-4-5. Table 6. ESD maximum ratings Symbol Parameter Conditions Min Max Unit VESD electrostatic discharge voltage IEC 61000-4-2 (contact discharge) [1] PESD3V3S1UL PESD5V0S1UL PESD12VS1UL PESD15VS1UL PESD24VS1UL PESDxS1UL series - - - - - - 30 30 30 30 23 10 kV kV kV kV kV kV MIL-STD-883 (human body model) [1] Device stressed with ten non-repetitive ESD pulses. Table ",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 5
  },
  {
    "text": " kV kV MIL-STD-883 (human body model) [1] Device stressed with ten non-repetitive ESD pulses. Table 7. ESD standards compliance Standard Conditions IEC 61000-4-2; level 4 (ESD) > 15 kV (air); > 8 kV (contact) MIL-STD-883; class 3B (human body model) > 8 kV PESDXS1UL SER Product data sheet All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Rev. 3 — 25 October 2011 3 of 15 NXP Semiconductors PESDxS1UL series Unidirectional ESD protection diodes 001aaa631 001aaa630 100 % IPP; 8 μs e−t 50 % IPP; 20 μs 120 IPP (%) 80 40 IPP 100 % 90 % 10 % 0 0 10 20 30 40 t (μs) tr = 0.7 ns to 1 ns 30 ns 60 ns t Fig 1. 8/20 s pulse waveform according to IEC 61000-4-5 Fig 2. ESD pulse waveform according to IEC 61000-4-2 6. Characteristics Table 8. Ch",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 6
  },
  {
    "text": "to IEC 61000-4-5 Fig 2. ESD pulse waveform according to IEC 61000-4-2 6. Characteristics Table 8. Characteristics Tamb = 25 C unless otherwise specified Symbol Parameter VRWM reverse standoff voltage PESD3V3S1UL PESD5V0S1UL PESD12VS1UL PESD15VS1UL PESD24VS1UL IRM reverse leakage current PESD3V3S1UL PESD5V0S1UL PESD12VS1UL PESD15VS1UL PESD24VS1UL VBR breakdown voltage PESD3V3S1UL PESD5V0S1UL PESD12VS1UL PESD15VS1UL PESD24VS1UL Conditions Min Typ Max Unit VRWM = 3.3 V VRWM = 5.0 V VRWM = 12 V VRWM = 15 V VRWM = 24 V IR = 5 mA - - - - - - - - - - [1] 5.2 6.4 14.7 17.6 26.5 - - - - - 0.7 0.1 < 1 < 1 < 1 5.6 6.8 15.0 18.0 27.0 3.3 5.0 12 15 24 2 1 50 50 50 6.0 7.2 15.3 18.4 27.5 V V V V V A A nA nA nA V V V V V PESDXS1UL SER Product data sheet All information provided in this document is sub",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 7
  },
  {
    "text": "nA nA nA V V V V V PESDXS1UL SER Product data sheet All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Rev. 3 — 25 October 2011 4 of 15 NXP Semiconductors PESDxS1UL series Unidirectional ESD protection diodes Table 8. Characteristics …continued Tamb = 25 C unless otherwise specified Symbol Parameter Conditions Min Typ Max Unit Cd diode capacitance f = 1 MHz; VR = 0 V PESD3V3S1UL PESD5V0S1UL PESD12VS1UL PESD15VS1UL PESD24VS1UL VCL clamping voltage PESD3V3S1UL PESD5V0S1UL PESD12VS1UL PESD15VS1UL PESD24VS1UL rdif differential resistance PESD3V3S1UL PESD5V0S1UL PESD12VS1UL PESD15VS1UL PESD24VS1UL IPP = 1 A IPP = 15 A IPP = 1 A IPP = 15 A IPP = 1 A IPP = 5 A IPP = 1 A IPP = 5 A IPP = 1 A IPP = 3 A IR = 1 mA IR = 1 mA IR = 1 mA IR = ",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 8
  },
  {
    "text": "15 A IPP = 1 A IPP = 5 A IPP = 1 A IPP = 5 A IPP = 1 A IPP = 3 A IR = 1 mA IR = 1 mA IR = 1 mA IR = 1 mA IR = 0.5 mA [2] - - - - - - - - - - - - - - - - - - - - 207 152 38 32 23 - - - - - - - - - - - - - - - 300 200 75 70 50 8 20 9 20 19 35 23 40 36 70 400 80 200 225 300 pF pF pF pF pF V V V V V V V V V V      [1] Pulse test: tp  300 s; duty cycle  0.02. [2] Non-repetitive current pulse 8/20 s exponential decay waveform according to IEC 61000-4-5. PESDXS1UL SER Product data sheet All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Rev. 3 — 25 October 2011 5 of 15 NXP Semiconductors 001aaa726 104 PPP (W) 103 102 10 1 10 102 103 tp (μs) Tamb = 25 C 1.2 PPP PPP(25°C) 0.8 0.4 0 0 PESDxS1UL series Unidirectional ESD protecti",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 9
  },
  {
    "text": " 103 tp (μs) Tamb = 25 C 1.2 PPP PPP(25°C) 0.8 0.4 0 0 PESDxS1UL series Unidirectional ESD protection diodes 001aaa193 50 100 150 200 Tj (°C) Fig 3. Peak pulse power as a function of exponential pulse duration; typical values Fig 4. Relative variation of peak pulse power as a function of junction temperature; typical values 240 Cd (pF) 200 160 120 80 (1) (2) 001aaa727 50 Cd (pF) 40 30 20 10 001aaa728 (1) (2) (3) 40 0 1 2 3 4 5 VR (V) 0 0 5 10 15 20 25 VR (V) f = 1 MHz; Tamb = 25 C (1) PESD3V3S1UL; VRWM = 3.3 V (2) PESD5V0S1UL; VRWM = 5.0 V f = 1 MHz; Tamb = 25 C (1) PESD12VS1UL; VRWM = 12 V (2) PESD15VS1UL; VRWM = 15 V (3) PESD24VS1UL; VRWM = 24 V Fig 5. Diode capacitance as a function of reverse Fig 6. Diode capacitance as a function of reverse voltage; typical values voltage; typical ",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 10
  },
  {
    "text": " reverse Fig 6. Diode capacitance as a function of reverse voltage; typical values voltage; typical values PESDXS1UL SER Product data sheet All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Rev. 3 — 25 October 2011 6 of 15 PESDxS1UL series Unidirectional ESD protection diodes I −VCL −VBR −VRWM V − + P-N −IRM −IR −IPP 006aaa407 NXP Semiconductors 10 IRM IRM(25°C) 1 001aaa729 (1) (2) 10−1 −100 −50 0 50 100 150 Tj (°C) (1) PESD3V3S1UL; VRWM = 3.3 V (2) PESD5V0S1UL; VRWM = 5.0 V IR is less than 15 nA at 150 C for: PESD12VS1UL; VRWM = 12 V PESD15VS1UL; VRWM = 15 V PESD24VS1UL; VRWM = 24 V Fig 7. Relative variation of reverse leakage current as a function of junction temperature; typical values Fig 8. V-I characteristics for a unidi",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 11
  },
  {
    "text": "current as a function of junction temperature; typical values Fig 8. V-I characteristics for a unidirectional ESD protection diode PESDXS1UL SER Product data sheet All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Rev. 3 — 25 October 2011 7 of 15 NXP Semiconductors PESDxS1UL series Unidirectional ESD protection diodes ESD TESTER Rd Cs note 1 450 Ω RG 223/U 50 Ω coax 10× ATTENUATOR 4 GHz DIGITAL OSCILLOSCOPE 50 Ω D.U.T. (DEVICE UNDER TEST) Note 1: IEC 61000-4-2 network Cs = 150 pF; Rd = 330 Ω vertical scale = 200 V/div horizontal scale = 50 ns/div vertical scale = 20 V/div horizontal scale = 50 ns/div PESD24VS1UL GND GND GND GND GND PESD15VS1UL PESD12VS1UL PESD5V0S1UL PESD3V3S1UL unclamped +1 kV ESD voltage waveform (IEC 61000-4",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 12
  },
  {
    "text": "ND PESD15VS1UL PESD12VS1UL PESD5V0S1UL PESD3V3S1UL unclamped +1 kV ESD voltage waveform (IEC 61000-4-2 network) clamped +1 kV ESD voltage waveform (IEC 61000-4-2 network) GND GND GND vertical scale = 200 V/div horizontal scale = 50 ns/div unclamped −1 kV ESD voltage waveform (IEC 61000-4-2 network) vertical scale = 10 V/div horizontal scale = 50 ns/div clamped −1 kV ESD voltage waveform (IEC 61000-4-2 network) 006aaa682 Fig 9. ESD clamping test setup and waveforms PESDXS1UL SER Product data sheet All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Rev. 3 — 25 October 2011 8 of 15 NXP Semiconductors 7. Application information PESDxS1UL series Unidirectional ESD protection diodes The PESDxS1UL series is designed for protection of o",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 13
  },
  {
    "text": "1UL series Unidirectional ESD protection diodes The PESDxS1UL series is designed for protection of one unidirectional data line from the damage caused by ESD and surge pulses. The PESDxS1UL series may be used on lines where the signal polarities are either positive or negative with respect to ground. The PESDxS1UL series provides a surge capability of 150 W for an 8/20 s waveform. line to be protected (positive signal polarity) line to be protected (negative signal polarity) PESDxS1UL PESDxS1UL ground ground unidirectional protection of one line 006aaa681 Fig 10. Application diagram Circuit board layout and protection device placement Circuit board layout is critical for the suppression of ESD, Electrical Fast Transient (EFT) and surge transients. The following guidelines are recommended:",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 14
  },
  {
    "text": "ESD, Electrical Fast Transient (EFT) and surge transients. The following guidelines are recommended: 1. Place the PESDxS1UL as close to the input terminal or connector as possible. 2. The path length between the PESDxS1UL and the protected line should be minimized. 3. Keep parallel signal paths to a minimum. 4. Avoid running protected conductors in parallel with unprotected conductors. 5. Minimize all Printed-Circuit Board (PCB) conductive loops including power and ground loops. 6. Minimize the length of the transient return path to ground. 7. Avoid using shared transient return paths to a common ground point. 8. Ground planes should be used whenever possible. For multilayer PCBs, use ground vias. 8. Test information 8.1 Quality information This product has been qualified in accordance wit",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 15
  },
  {
    "text": " vias. 8. Test information 8.1 Quality information This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard Q101 - Stress test qualification for discrete semiconductors, and is suitable for use in automotive applications. PESDXS1UL SER Product data sheet All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Rev. 3 — 25 October 2011 9 of 15 NXP Semiconductors 9. Package outline PESDxS1UL series Unidirectional ESD protection diodes 0.62 0.55 0.50 0.46 0.30 0.22 0.30 0.22 2 1 0.55 0.47 0.65 1.02 0.95 cathode marking on top side (if applicable) Dimensions in mm 03-04-17 Fig 11. Package outline SOD882 10. Packing information Table 9. The indicated -xxx are the last three digits of the 12NC ord",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 16
  },
  {
    "text": "SOD882 10. Packing information Table 9. The indicated -xxx are the last three digits of the 12NC ordering code.[1] Packing methods Type number Package Description Packing quantity PESD3V3S1UL SOD882 4 mm pitch, 8 mm tape and reel 10000 -315 PESD5V0S1UL PESD12VS1UL PESD15VS1UL PESD24VS1UL [1] For further information and the availability of packing methods, see Section 14. PESDXS1UL SER Product data sheet All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Rev. 3 — 25 October 2011 10 of 15 NXP Semiconductors 11. Soldering PESDxS1UL series Unidirectional ESD protection diodes 1.3 0.7 R0.05 (8×) 0.9 0.6 (2×) 0.7 (2×) 0.8 (2×) 0.3 (2×) 0.4 (2×) 0.5 (2×) Reflow soldering is the only recommended soldering method. Fig 12. Reflow solderin",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 17
  },
  {
    "text": "0.4 (2×) 0.5 (2×) Reflow soldering is the only recommended soldering method. Fig 12. Reflow soldering footprint SOD882 solder lands solder resist solder paste occupied area Dimensions in mm sod882 fr PESDXS1UL SER Product data sheet All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Rev. 3 — 25 October 2011 11 of 15 NXP Semiconductors 12. Revision history Table 10. Revision history PESDxS1UL series Unidirectional ESD protection diodes Document ID Release date Data sheet status Change notice Supersedes PESDXS1UL SER v.3 Modifications: 20111025 Product data sheet - • Section 1.2 “Features and benefits”: updated • Table 7: updated • Table 8: added pulse conditions for breakdown voltage VBR • Section 8 “Test information”: added • Se",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 18
  },
  {
    "text": "Table 8: added pulse conditions for breakdown voltage VBR • Section 8 “Test information”: added • Section 11 “Soldering”: added • Section 13 “Legal information”: updated PESDXS1UL SER v.2 PESDXS1UL SER v.2 20090820 Product data sheet PESDXS1UL SER v.1 20060331 Product data sheet - - PESDXS1UL SER v.1 - PESDXS1UL SER Product data sheet All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Rev. 3 — 25 October 2011 12 of 15 NXP Semiconductors 13. Legal information 13.1 Data sheet status PESDxS1UL series Unidirectional ESD protection diodes Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] ",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 19
  },
  {
    "text": "ocument contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] [2] [3] Please consult the most recently issued document before initiating or completing a design. The term ‘short data sheet’ is explained in section “Definitions”. The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 13.2 Definitions Draft — The document is a draft version only. The content is still under internal review",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 20
  },
  {
    "text": "Definitions Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of an",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 21
  },
  {
    "text": "ta sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 13.3 Disclaimers Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 22
  },
  {
    "text": " in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 23
  },
  {
    "text": "Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor ",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 24
  },
  {
    "text": " to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk. Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 25
  },
  {
    "text": " the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 26
  },
  {
    "text": "s does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect. Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at th",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 27
  },
  {
    "text": "ge to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors ",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 28
  },
  {
    "text": "concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. PESDXS1UL SER Product data sheet All information provided in this document is",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 29
  },
  {
    "text": "competent authorities. PESDXS1UL SER Product data sheet All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Rev. 3 — 25 October 2011 13 of 15 NXP Semiconductors PESDxS1UL series Unidirectional ESD protection diodes Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. 13.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 14. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com PESDXS1UL SER P",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 30
  },
  {
    "text": ".nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com PESDXS1UL SER Product data sheet All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Rev. 3 — 25 October 2011 14 of 15 NXP Semiconductors PESDxS1UL series Unidirectional ESD protection diodes 15. Contents 1 1.1 1.2 1.3 1.4 2 3 4 5 6 7 8 8.1 9 10 11 12 13 13.1 13.2 13.3 13.4 14 15 Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . 1 General description . . . . . . . . . . . . . . . . . . . . . 1 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Quick reference data . . . . . . . . . . . . . . . . . . . . 1 Pinning information . . . . . . . . . . . .",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 31
  },
  {
    "text": "reference data . . . . . . . . . . . . . . . . . . . . 1 Pinning information . . . . . . . . . . . . . . . . . . . . . . 2 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Application information. . . . . . . . . . . . . . . . . . . 9 Test information . . . . . . . . . . . . . . . . . . . . . . . . . 9 Quality information . . . . . . . . . . . . . . . . . . . . . . 9 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 10 Packing information . . . . . . . . . . . . . . . . . . . . 10 Soldering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 ",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 32
  },
  {
    "text": ". . . . . . . . . . . . . 10 Soldering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 12 Legal information. . . . . . . . . . . . . . . . . . . . . . . 13 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 13 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Contact information. . . . . . . . . . . . . . . . . . . . . 14 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP ",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 33
  },
  {
    "text": "ument and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2011. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 25 October 2011 Document identifier: PESDXS1UL SER",
    "source_file": "PESD5V0S1UL,315_NXP_Semiconductors.pdf",
    "chunk_id": 34
  },
  {
    "text": "D C B A 5 4 3 2 1 System Block: D C B A 5 4 3 2 1 Title Title Title Size Size Size C C C ESP32-S3-DevKitC-1 ESP32-S3-DevKitC-1 ESP32-S3-DevKitC-1 Document Number Document Number Document Number <01 DesignBlock> <01 DesignBlock> <01 DesignBlock> R e v R e v R e v V1.1 V1.1 V1.1 Date: Date: Date: Wednesday, April 13, 2022 Wednesday, April 13, 2022 Wednesday, April 13, 2022 Sheet Sheet Sheet 1 1 1 o f o f o f 2 2 2 D C B A 5 4 3 2 1 USB to UART: VBUS VCC 5V D1 1N5819HW-7-F USB DN USB DP 6 7 8 9 J2 GND GND GND GND VBUS D- D+ NC GND MICRO USB 1 2 3 4 5 D- D+ D2 D3 D4 C3 10uF/25V(20%) L E S D 5 D 5 . 0 C T 1 G L E S D 5 D 5 . 0 C T 1 G L E S D 5 D 5 . 0 C T 1 G GND ESP USB: VBUSB VCC 5V 6 7 8 9 J4 GND GND GND GND VBUS D- D+ NC GND MICRO USB 1 2 3 4 5 D7 1N5819HW-7-F GPIO19 GPIO20 D8 D9 D10 C15 1",
    "source_file": "SCH_ESP32-S3-DevKitC-1_V1.1_20220413.pdf",
    "chunk_id": 0
  },
  {
    "text": " GND GND GND GND VBUS D- D+ NC GND MICRO USB 1 2 3 4 5 D7 1N5819HW-7-F GPIO19 GPIO20 D8 D9 D10 C15 10uF/25V(20%)(NC) L E S D 5 D 5 . 0 C T 1 G L E S D 5 D 5 . 0 C T 1 G L E S D 5 D 5 . 0 C T 1 G GND VCC 3V3 ESP 3V3 GND R24 0(1%) C2 0 . 1 u F / 5 0 V ( 1 0 % ) C1 1 0 u F / 2 5 V ( 2 0 % ) GND GND U4 ESP32-S3-WROOM-1 CHIP PU GPIO4 GPIO5 GPIO6 GPIO7 GPIO15 GPIO16 GPIO17 GPIO18 GPIO8 GPIO19 GPIO20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 GND1 3V3 EN IO4 IO5 IO6 IO7 IO15 IO16 IO17 IO18 IO8 IO19 IO20 EPAD GND2 IO1 IO2 TXD0 RXD0 IO42 IO41 IO40 IO39 IO38 IO37 IO36 IO35 IO0 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 GPIO1 GPIO2 U0TXD U0RXD GPIO42 GPIO41 GPIO40 GPIO39 GPIO38 GPIO37 GPIO36 GPIO35 GPIO0 6 4 O I 0 1 O I 1 1 O I 2 1 O I 3 1 O I 4 1 O I 1 2 O I 7 4 O I 8 4 O I 5 4 O I 9 O I 3 O I 5 1 6 1 7 1 8",
    "source_file": "SCH_ESP32-S3-DevKitC-1_V1.1_20220413.pdf",
    "chunk_id": 1
  },
  {
    "text": " I 0 1 O I 1 1 O I 2 1 O I 3 1 O I 4 1 O I 1 2 O I 7 4 O I 8 4 O I 5 4 O I 9 O I 3 O I 5 1 6 1 7 1 8 1 9 1 0 2 1 2 2 2 3 2 4 2 5 2 6 2 6 4 O P G I I 3 O P G 0 1 O P G I 1 1 O P G I 2 1 O P G I 3 1 O P G I 4 1 O P G I 1 2 O P G I 7 4 O P G I 8 4 O P G I 5 4 O P G I I 9 O P G ESP 3V3 R5 10K(1%) CHIP PU C6 1uF/16V(10%) GND J1 ESP 3V3 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 CON22X1 J3 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 CON22X1 VCC 5V GND CHIP PU GPIO4 GPIO5 GPIO6 GPIO7 GPIO15 GPIO16 GPIO17 GPIO18 GPIO8 GPIO3 GPIO46 GPIO9 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14 GND U0TXD U0RXD GPIO1 GPIO2 GPIO42 GPIO41 GPIO40 GPIO39 GPIO38 GPIO37 GPIO36 GPIO35 GPIO0 GPIO45 GPIO48 GPIO47 GPIO21 GPIO20 GPIO19 GND GND DTR R10 10K(1%) B R7 R9 0(1%) 0(1%) DTR U0RXD U0TXD RTS 9 2 8 2",
    "source_file": "SCH_ESP32-S3-DevKitC-1_V1.1_20220413.pdf",
    "chunk_id": 2
  },
  {
    "text": " GPIO47 GPIO21 GPIO20 GPIO19 GND GND DTR R10 10K(1%) B R7 R9 0(1%) 0(1%) DTR U0RXD U0TXD RTS 9 2 8 2 7 2 6 2 5 2 4 2 3 2 2 2 U3 1 2 3 4 5 6 7 DCD RI GND D+ D- VDD REGIN R T D R S D D X T D X R S T R S T C 1 1 C N D N G P NC10 NC9 NC8 NC7 NC6 NC5 NC4 D N E P S U S D N E P S U S 2 C N 3 C N S U B V T S R 1 C N 21 20 19 18 17 16 15 8 9 0 1 1 1 2 1 3 1 4 1 CP2102N-A02-GQFN28 VCC 3V3 USB DP USB DN C11 10uF/25V(20%) GND VBUS R19 22.1K(1%) R14 R16 10K(1%)(NC) GND 1K(1%) VCC 3V3 C12 1 u F / 1 6 V ( 1 0 % ) R 1 8 4 7 . 5 K ( 1 % ) GND R8 0(1%) CHIP PU VCC 5V VCC 3V3 C E E C Q1 L8050QLT1G L8050QLT1G Q2 R13 0(1%) GPIO0 U2 SGM2212-3.3XKC3G/TR 3 VIN 2 4 VOUT VOUT / J D A D N G 1 C7 / 1 0 u F 2 5 V ( 2 0 % ) C8 0 . 1 u F / 5 0 V ( 1 0 % ) R11 5.1K(1%) C9 0 . 1 u F / 5 0 V ( 1 0 % ) C10 / 1 0 u F 2 5 V (",
    "source_file": "SCH_ESP32-S3-DevKitC-1_V1.1_20220413.pdf",
    "chunk_id": 3
  },
  {
    "text": "% ) C8 0 . 1 u F / 5 0 V ( 1 0 % ) R11 5.1K(1%) C9 0 . 1 u F / 5 0 V ( 1 0 % ) C10 / 1 0 u F 2 5 V ( 2 0 % ) D5 RED LED GND GND GND GND RTS R12 10K(1%) B Auto program DTR RTS-->EN IO0 IO2 1 1 1 1 1 0 0 1 1 1 1 0 0 1 1 0 1 1 0 0 VCC 3V3 GPIO38 R17 0(1%) RGB CTRL 3 4 D6 VDD DIN DOUT VSS SK68XXMINI-HS 2 1 GND SW1 1 2 4 3 GPIO0 SW2 1 2 4 3 CHIP PU NTC013-AT1J-A160T NTC013-AT1J-A160T C13 0.1uF/50V(10%)(NC) C14 0.1uF/50V(10%)(NC) GND GND 5 4 3 2 1 Title Title Title Size Size Size C C C ESP32-S3-DevKitC-1 ESP32-S3-DevKitC-1 ESP32-S3-DevKitC-1 Document Number Document Number Document Number 02 ESP32-S3-DevKitC-1 02 ESP32-S3-DevKitC-1 02 ESP32-S3-DevKitC-1 R e v R e v R e v V1.1 V1.1 V1.1 Date: Date: Date: Wednesday, April 13, 2022 Wednesday, April 13, 2022 Wednesday, April 13, 2022 Sheet Sheet She",
    "source_file": "SCH_ESP32-S3-DevKitC-1_V1.1_20220413.pdf",
    "chunk_id": 4
  },
  {
    "text": " Date: Wednesday, April 13, 2022 Wednesday, April 13, 2022 Wednesday, April 13, 2022 Sheet Sheet Sheet 2 2 2 o f o f o f 2 2 2 D C B A",
    "source_file": "SCH_ESP32-S3-DevKitC-1_V1.1_20220413.pdf",
    "chunk_id": 5
  },
  {
    "text": "3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL, QUAD SPI For Industrial & Industrial Plus Grade W25Q32JV Publication Release Date: March 27, 2018 -Revision G W25Q32JV 1. 2. 3. 4. 5. 6. 7. Table of Contents GENERAL DESCRIPTIONS ............................................................................................................. 4 FEATURES ....................................................................................................................................... 4 PACKAGE TYPES AND PIN CONFIGURATIONS .......................................................................... 5 Pin Configuration SOIC 150/208-mil & VSOP 208-mil ......................................................... 5 3.1 Pad Configuration WSON 6x5-mm/ 8X6-mm, XSON 4x4-mm .........................................",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 0
  },
  {
    "text": ". 5 3.1 Pad Configuration WSON 6x5-mm/ 8X6-mm, XSON 4x4-mm ............................................ 5 3.2 3.3 Pin Description SOIC 150/208-mil, VSOP 208-mil, WSON 6x5-mm/8x6-mm, XSON 4x4- 5 mm Pin Configuration SOIC 300-mil ........................................................................................... 6 3.4 Pin Description SOIC 300-mil ............................................................................................... 6 3.5 Ball Configuration TFBGA 8x6-mm (5x5 or 6x4 Ball Array) ................................................. 7 3.6 Ball Description TFBGA 8x6-mm ......................................................................................... 7 3.7 Pin Configuration PDIP 300-mil ..........................................................................",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 1
  },
  {
    "text": "onfiguration PDIP 300-mil ............................................................................................ 8 3.8 3.9 Pin Description PDIP 300-mil ............................................................................................... 8 PIN DESCRIPTIONS ........................................................................................................................ 9 4.1 Chip Select (/CS) .................................................................................................................. 9 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3) .................................... 9 4.2 4.3 Write Protect (/WP) ............................................................................................................... 9 HOLD (/HOLD) .....",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 2
  },
  {
    "text": "............................................................................... 9 HOLD (/HOLD) ..................................................................................................................... 9 4.4 Serial Clock (CLK) ................................................................................................................ 9 4.5 4.6 Reset (/RESET)(1) ................................................................................................................. 9 BLOCK DIAGRAM .......................................................................................................................... 10 FUNCTIONAL DESCRIPTIONS ..................................................................................................... 11 Standard SPI Instructions ..........",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 3
  },
  {
    "text": "............................................................ 11 Standard SPI Instructions ................................................................................................... 11 6.1 Dual SPI Instructions .......................................................................................................... 11 6.2 Quad SPI Instructions......................................................................................................... 11 6.3 Software Reset & Hardware /RESET pin ........................................................................... 11 6.4 6.5 Write Protection .................................................................................................................. 12 Write Protect Features ...................................................",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 4
  },
  {
    "text": "...................... 12 Write Protect Features .......................................................................................................... 12 STATUS AND CONFIGURATION REGISTERS ............................................................................ 13 Status Registers ................................................................................................................. 13 7.1 Erase/Write In Progress (BUSY) – Status Only ................................................................. 13 Write Enable Latch (WEL) – Status Only ........................................................................... 13 Block Protect Bits (BP2, BP1, BP0) – Volatile/Non-Volatile Writable ................................. 13 Top/Bottom Block Protect (TB) – Volatile/Non-Volati",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 5
  },
  {
    "text": "le Writable ................................. 13 Top/Bottom Block Protect (TB) – Volatile/Non-Volatile Writable ........................................ 14 Sector/Block Protect Bit (SEC) – Volatile/Non-Volatile Writable ........................................ 14 Complement Protect (CMP) – Volatile/Non-Volatile Writable ............................................ 14 Status Register Protect (SRP, SRL) – Volatile/Non-Volatile Writable ................................ 15 Erase/Program Suspend Status (SUS) – Status Only ....................................................... 16 Security Register Lock Bits (LB3, LB2, LB1) – Volatile/Non-Volatile OTP Writable ........... 16 Quad Enable (QE) – Volatile/Non-Volatile Writable ........................................................... 16 Write Pro",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 6
  },
  {
    "text": "atile/Non-Volatile Writable ........................................................... 16 Write Protect Selection (WPS) – Volatile/Non-Volatile Writable ........................................ 17 - 1 - W25Q32JV 8. 8.2 Output Driver Strength (DRV1, DRV0) – Volatile/Non-Volatile Writable ............................ 17 Reserved Bits – Non Functional ........................................................................................ 17 Status Register Memory Protection (WPS = 0, CMP = 0) ..................................................... 18 Status Register Memory Protection (WPS = 0, CMP = 1) ..................................................... 19 Individual Block Memory Protection (WPS=1) .................................................................... 20 INSTRUCTIONS ........",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 7
  },
  {
    "text": "WPS=1) .................................................................... 20 INSTRUCTIONS ............................................................................................................................. 21 Device ID and Instruction Set Tables ................................................................................. 21 8.1 Manufacturer and Device Identification ................................................................................. 21 Instruction Set Table 1 (Standard SPI Instructions)(1) ........................................................... 22 Instruction Set Table 2 (Dual/Quad SPI Instructions)(1) ......................................................... 23 Instruction Descriptions .....................................................................",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 8
  },
  {
    "text": ".. 23 Instruction Descriptions ...................................................................................................... 24 Write Enable (06h) ................................................................................................................ 24 Write Enable for Volatile Status Register (50h) ..................................................................... 24 Write Disable (04h) ............................................................................................................... 25 Read Status Register-1 (05h), Status Register-2 (35h) & Status Register-3 (15h) ............... 25 Write Status Register-1 (01h), Status Register-2 (31h) & Status Register-3 (11h) ............... 26 Read Data (03h) .........................................................",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 9
  },
  {
    "text": "3 (11h) ............... 26 Read Data (03h) ................................................................................................................... 28 Fast Read (0Bh) ................................................................................................................... 29 Fast Read Dual Output (3Bh) ............................................................................................... 30 Fast Read Quad Output (6Bh) .............................................................................................. 31 Fast Read Dual I/O (BBh) ................................................................................................... 32 Fast Read Quad I/O (EBh) .................................................................................................",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 10
  },
  {
    "text": "h) .................................................................................................. 33 Set Burst with Wrap (77h) ................................................................................................... 34 Page Program (02h) ........................................................................................................... 35 Quad Input Page Program (32h) ......................................................................................... 36 Sector Erase (20h) .............................................................................................................. 37 32KB Block Erase (52h) ...................................................................................................... 38 64KB Block Erase (D8h) ............................",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 11
  },
  {
    "text": "............................................. 38 64KB Block Erase (D8h) ..................................................................................................... 39 Chip Erase (C7h / 60h) ....................................................................................................... 40 Erase / Program Suspend (75h) ......................................................................................... 41 Erase / Program Resume (7Ah) .......................................................................................... 42 Power-down (B9h) .............................................................................................................. 43 Release Power-down / Device ID (ABh) ............................................................................. 4",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 12
  },
  {
    "text": "wn / Device ID (ABh) ............................................................................. 44 Read Manufacturer / Device ID (90h) ................................................................................. 45 Read Manufacturer / Device ID Dual I/O (92h) ................................................................... 46 Read Manufacturer / Device ID Quad I/O (94h) .................................................................. 47 Read Unique ID Number (4Bh) ........................................................................................... 48 Read JEDEC ID (9Fh) ........................................................................................................ 49 Read SFDP Register (5Ah) ......................................................................",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 13
  },
  {
    "text": ". 49 Read SFDP Register (5Ah) ................................................................................................. 50 Erase Security Registers (44h) ........................................................................................... 51 Program Security Registers (42h) ....................................................................................... 52 Read Security Registers (48h) ............................................................................................ 53 Individual Block/Sector Lock (36h) ...................................................................................... 54 Individual Block/Sector Unlock (39h) .................................................................................. 55 Read Block/Sector Lock (3Dh) ................",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 14
  },
  {
    "text": "................................................... 55 Read Block/Sector Lock (3Dh) ............................................................................................ 56 Publication Release Date: March 27, 2018 - 2 - Revision G W25Q32JV Global Block/Sector Lock (7Eh) .......................................................................................... 57 Global Block/Sector Unlock (98h) ....................................................................................... 57 Enable Reset (66h) and Reset Device (99h) ...................................................................... 58 ELECTRICAL CHARACTERISTICS............................................................................................... 59 Absolute Maximum Ratings (1) ..................................",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 15
  },
  {
    "text": "................................. 59 Absolute Maximum Ratings (1) .......................................................................................... 59 9.1 Operating Ranges .............................................................................................................. 59 9.2 Power-Up Power-Down Timing and Requirements ........................................................... 60 9.3 DC Electrical Characteristics- ............................................................................................. 61 9.4 AC Measurement Conditions ............................................................................................. 62 9.5 AC Electrical Characteristics(6) ........................................................................................... 63 9.6",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 16
  },
  {
    "text": ") ........................................................................................... 63 9.6 Serial Output Timing ........................................................................................................... 65 9.7 Serial Input Timing .............................................................................................................. 65 9.8 9.9 /WP Timing ......................................................................................................................... 65 PACKAGE SPECIFICATIONS ....................................................................................................... 66 8-Pin SOIC 150-mil (Package Code SN) ........................................................................... 66 10.1 8-Pin SOIC 208-mil (Package Code S",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 17
  },
  {
    "text": "......................................................... 66 10.1 8-Pin SOIC 208-mil (Package Code SS) ............................................................................ 67 10.2 8-Pin VSOP 208-mil (Package Code ST)........................................................................... 68 10.3 8-Pad WSON 6x5-mm (Package Code ZP) ....................................................................... 69 10.4 10.5 8-Pad WSON 8x6-mm (Package Code ZE) ....................................................................... 70 10.6 Pad XSON 4x4x0.45-mm (Package Code XG) .................................................................. 71 16-Pin SOIC 300-mil (Package Code SF) .......................................................................... 72 10.7 10.8 8-Pin PDIP 300-mil (",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 18
  },
  {
    "text": ".................................................................. 72 10.7 10.8 8-Pin PDIP 300-mil (Package Code DA) ............................................................................ 73 10.10 24-Ball TFBGA 8x6-mm (Package Code TB, 5x5 Ball Array) .......................................... 74 10.11 24-Ball TFBGA 8x6-mm (Package Code TC, 6x4 ball array) ........................................... 75 ORDERING INFORMATION .......................................................................................................... 76 11.1 Valid Part Numbers and Top Side Marking ........................................................................ 77 REVISION HISTORY ...................................................................................................................... ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 19
  },
  {
    "text": "................................................................................................... 79 9. 10. 11. 12. - 3 - W25Q32JV 1. GENERAL DESCRIPTIONS The W25Q32JV (32M-bit) Serial Flash memory provides a storage solution for systems with limited space, pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices. They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing voice, text and data. The device operates on 2.7V to 3.6V power supply with current consumption as low as 1µA for power-down. The W25Q32JV array is organized into 16,384 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 20
  },
  {
    "text": "be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q32JV has 1,024 erasable sectors and 64 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications that require data and parameter storage. (See Figure 2.) The W25Q32JV supports the standard Serial Peripheral Interface (SPI), and a high performance Dual/Quad output as well as Dual/Quad I/O SPI: Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1 (DO), I/O2, and I/O3. SPI clock frequencies of up to 133MHz are supported allowing equivalent clock rates of 266MHz (133MHz x 2) for Dual I/O and 532MHz (133MHz x 4) for Quad I/O when using the Fast Read Dual/Quad I/O inst",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 21
  },
  {
    "text": "z x 2) for Dual I/O and 532MHz (133MHz x 4) for Quad I/O when using the Fast Read Dual/Quad I/O instructions. These transfer rates can outperform standard Asynchronous 8 and 16-bit Parallel Flash memories. Additionally, the device supports JEDEC standard manufacturer and device ID and SFDP Register, a 64- bit Unique Serial Number and three 256-bytes Security Registers. 2. FEATURES  New Family of SpiFlash Memories  Flexible Architecture with 4KB sectors – W25Q32JV: 32M-bit / 4M-byte – Standard SPI: CLK, /CS, DI, DO – Dual SPI: CLK, /CS, IO0, IO1, – Quad SPI: CLK, /CS, IO0, IO1, IO2, IO3 – Software & Hardware Reset(1)  Highest Performance Serial Flash – 133MHz Single, Dual/Quad SPI clocks – 266/532MHz equivalent Dual/Quad SPI – 66MB/S continuous data transfer rate – Min. 100K Program-Eras",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 22
  },
  {
    "text": " 266/532MHz equivalent Dual/Quad SPI – 66MB/S continuous data transfer rate – Min. 100K Program-Erase cycles per sector – More than 20-year data retention  Efficient “Continuous Read” – Continuous Read with 8/16/32/64-Byte Wrap – As few as 8 clocks to address memory – Allows true XIP (execute in place) operation – Outperforms X16 Parallel Flash  Low Power, Wide Temperature Range – Single 2.7V to 3.6V supply – <1µA Power-down (typ.) – -40°C to +85°C operating range – -40°C to +105°C operating range – Uniform Sector/Block Erase (4K/32K/64K-Byte) – Program 1 to 256 byte per programmable page – Erase/Program Suspend & Resume  Advanced Security Features – Software and Hardware Write-Protect – Special OTP protection(2) – Top/Bottom, Complement array protection – Individual Block/Sector array ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 23
  },
  {
    "text": "Special OTP protection(2) – Top/Bottom, Complement array protection – Individual Block/Sector array protection – 64-Bit Unique ID for each device – Discoverable Parameters (SFDP) Register – 3X256-Bytes Security Registers – Volatile & Non-volatile Status Register Bits  Space Efficient Packaging – 8-pin SOIC/VSOP 150/208-mil – 16-pin SOIC 300-mil – 8-pin PDIP 300-mil – 8-pad WSON 6x5-mm/8x6-mm – 8-pad XSON 4x4-mm – 24-ball TFBGA 8x6-mm (6x4/5x5 ball array) – Contact Winbond for KGD and other options Note: 1. Hardware /RESET pin is only available on SOIC-16 & TFBGA packages 2. Please contact Winbond for details. Publication Release Date: March 27, 2018 - 4 - Revision G W25Q32JV 3. PACKAGE TYPES AND PIN CONFIGURATIONS 3.1 Pin Configuration SOIC 150/208-mil & VSOP 208-mil Figure 1a. W25Q32JV P",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 24
  },
  {
    "text": "S AND PIN CONFIGURATIONS 3.1 Pin Configuration SOIC 150/208-mil & VSOP 208-mil Figure 1a. W25Q32JV Pin Assignments, 8-pin SOIC 208-mil (Package Code SN/SS/ ST) 3.2 Pad Configuration WSON 6x5-mm/ 8X6-mm, XSON 4x4-mm Figure 1b. W25Q32JV Pad Assignments, 8-pad WSON 6x5-mm (Package Code ZP/ZE, XG) 3.3 Pin Description SOIC 150/208-mil, VSOP 208-mil, WSON 6x5-mm/8x6-mm, XSON 4x4-mm PAD NO. PAD NAME /CS DO (IO1) /WP (IO2) GND DI (IO0) CLK /HOLD or /RESET (IO3) I/O I I/O I/O I/O I I/O FUNCTION Chip Select Input Data Output (Data Input Output 1)(1) Write Protect Input ( Data Input Output 2)(2) Ground Data Input (Data Input Output 0)(1) Serial Clock Input Hold or Reset Input (Data Input Output 3)(2) VCC Power Supply 1 2 3 4 5 6 7 8 Notes: 1. 2. IO0 and IO1 are used for Standard and Dual SPI instruct",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 25
  },
  {
    "text": "CC Power Supply 1 2 3 4 5 6 7 8 Notes: 1. 2. IO0 and IO1 are used for Standard and Dual SPI instructions IO0 – IO3 are used for Quad SPI instructions, /HOLD (or /RESET) function is only available for Standard/Dual SPI. - 5 - 12348765/CSDO (IO1)/WP (IO2)GNDVCC/HOLD or /RESET(IO3)DI (IO0)CLKTop View 1234/CSDO (IO1)/WP (IO2)GNDVCC/HOLD or /RESET(IO3)DI (IO0)CLKTop View 8765 3.4 Pin Configuration SOIC 300-mil W25Q32JV Figure 1c. W25Q32JV Pin Assignments, 16-pin SOIC 300-mil (Package Code SF) 3.5 Pin Description SOIC 300-mil PIN NO. PIN NAME /HOLD or /RESET (IO3) VCC /RESET N/C N/C N/C /CS DO (IO1) /WP (IO2) GND N/C N/C N/C N/C I/O I/O FUNCTION Hold or Reset Input (Data Input Output 3)(2) Power Supply I Reset Input(3) No Connect No Connect No Connect Chip Select Input Data Output (Data Input Ou",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 26
  },
  {
    "text": "upply I Reset Input(3) No Connect No Connect No Connect Chip Select Input Data Output (Data Input Output 1)(1) Write Protect Input (Data Input Output 2)(2) I I/O I/O Ground No Connect No Connect No Connect No Connect DI (IO0) CLK I/O I Data Input (Data Input Output 0)(1) Serial Clock Input 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Notes: 1. IO0 and IO1 are used for Standard and Dual SPI instructions. 2. IO0 – IO3 are used for Quad SPI instructions, /HOLD (or /RESET) function is only available for Standard/Dual SPI. 3. The /RESET pin is a dedicated hardware reset pin regardless of device settings or operation states. If the hardware reset function is not used, this pin can be left floating or connected to VCC in the system. Publication Release Date: March 27, 2018 - 6 - Revision G 1234/CSDO (I",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 27
  },
  {
    "text": "nnected to VCC in the system. Publication Release Date: March 27, 2018 - 6 - Revision G 1234/CSDO (IO1)/WP (IO2)GNDVCC/HOLD (IO3)DI (IO0)CLKTop View NC/RESETNCNCNCNCNCNC5678109111213141516 3.6 Ball Configuration TFBGA 8x6-mm (5x5 or 6x4 Ball Array) W25Q32JV Figure 1d. W25Q32JV Ball Assignments, 24-ball TFBGA 8x6-mm, 5X5 and 6x4 (Package Code TB, TC) 3.7 Ball Description TFBGA 8x6-mm BALL NO. PIN NAME I/O FUNCTION A4 B2 B3 B4 C2 C4 D2 D3 D4 /RESET CLK GND VCC /CS /WP (IO2) DO (IO1) DI (IO0) /HOLD (IO3) I I Reset Input(3) Serial Clock Input Ground Power Supply Chip Select Input Write Protect Input (Data Input Output 2)(2) Data Output (Data Input Output 1)(1) Data Input (Data Input Output 0)(1) Hold or Reset Input (Data Input Output 3)(2) I I/O I/O I/O I/O Multiple NC No Connect IO0 and IO1 a",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 28
  },
  {
    "text": " Hold or Reset Input (Data Input Output 3)(2) I I/O I/O I/O I/O Multiple NC No Connect IO0 and IO1 are used for Standard and Dual SPI instructions IO0 – IO3 are used for Quad SPI instructions, /HOLD (or /RESET) function is only available for Standard/Dual SPI. Notes: 1. 2. 3. The /RESET pin is a dedicated hardware reset pin regardless of device settings or operation states. If the hardware reset function is not used, this pin can be left floating or connected to VCC in the system - 7 - D1/HOLD(IO3)DI(IO0)DO(IO1)/WP (IO2)D2D3D4NCE1NCNCNCE2E3E4NCF1NCNCNCF2F3F4NCA1/RESETNCNCA2A3A4NCB1VCCGNDCLKB2B3B4NCC1NC/CSC2C3C4NCTop ViewPackage Code CTop ViewD1/HOLD(IO3)DI(IO0)DO(IO1)/WP (IO2)D2D3D4NCE1NCNCNCE2E3E4NC/RESETNCNCA2A3A4B1VCCGNDCLKB2B3B4NCC1NC/CSC2C3C4NCD5E5A5B5C5NCNCNCNCNCPackage Code B 3.8 Pi",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 29
  },
  {
    "text": "CE2E3E4NC/RESETNCNCA2A3A4B1VCCGNDCLKB2B3B4NCC1NC/CSC2C3C4NCD5E5A5B5C5NCNCNCNCNCPackage Code B 3.8 Pin Configuration PDIP 300-mil W25Q32JV Figure 1e. W25Q32JV Pin Assignments, 8-pin PDIP (Package Code DA) 3.9 Pin Description PDIP 300-mil PAD NO. PAD NAME /CS DO (IO1) /WP (IO2) GND DI (IO0) CLK /HOLD (IO3) or /RESET (IO3) I/O I I/O I/O I/O I I/O FUNCTION Chip Select Input Data Output (Data Input Output 1)(1) Write Protect Input ( Data Input Output 2) 2 Ground Data Input (Data Input Output 0)(1) Serial Clock Input Hold or Reset Input (Data Input Output 3)(2) VCC Power Supply 1 2 3 4 5 6 7 8 Notes: 1. 2. IO0 and IO1 are used for Standard and Dual SPI instructions IO0 – IO3 are used for Quad SPI instructions, /HOLD (or /RESET) function is only available for Standard/Dual SPI. Publication Releas",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 30
  },
  {
    "text": "instructions, /HOLD (or /RESET) function is only available for Standard/Dual SPI. Publication Release Date: March 27, 2018 - 8 - Revision G 12348765/CSDO (IO1)/WP (IO2)GNDVCC/HOLD (IO3)DI (IO0)CLKTop View W25Q32JV 4. PIN DESCRIPTIONS 4.1 Chip Select (/CS) The SPI Chip Select (/CS) pin enables and disables device operation. When /CS is high the device is deselected and the Serial Data Output (DO, or IO0, IO1, IO2, IO3) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program or write status register cycle is in progress. When /CS is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, /CS must tra",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 31
  },
  {
    "text": "evels and instructions can be written to and data read from the device. After power-up, /CS must transition from high to low before a new instruction will be accepted. The /CS input must track the VCC supply level at power-up and power-down (see “Write Protection” and Figure 58). If needed a pull-up resister on the /CS pin can be used to accomplish this. 4.2 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3) The W25Q32JV supports standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructions use the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the rising edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read data or status from the device on the falling edge of CLK.",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 32
  },
  {
    "text": "es the unidirectional DO (output) to read data or status from the device on the falling edge of CLK. Dual and Quad SPI instructions use the bidirectional IO pins to serially write instructions, addresses or data to the device on the rising edge of CLK and read data or status from the device on the falling edge of CLK. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and the /HOLD pin becomes IO3. 4.3 Write Protect (/WP) The Write Protect (/WP) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register’s Block Protect (CMP, SEC, TB, BP2, BP1 and BP0) bits and Status Register Protect (SRP) bits, a portion as small as a 4KB sector or the entire memory arra",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 33
  },
  {
    "text": "and Status Register Protect (SRP) bits, a portion as small as a 4KB sector or the entire memory array can be hardware protected. The /WP pin is active low. 4.4 HOLD (/HOLD) The /HOLD pin allows the device to be paused while it is actively selected. When /HOLD is brought low, while /CS is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored (don’t care). When /HOLD is brought high, device operation can resume. The /HOLD function can be useful when multiple devices are sharing the same SPI signals. The /HOLD pin is active low. When the QE bit of Status Register-2 is set for Quad I/O, the /HOLD pin function is not available since this pin is used for IO3. See Figure 1a-c for the pin configuration of Quad I/O operation. 4.5 Serial Clock (CLK) The SPI Ser",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 34
  },
  {
    "text": " See Figure 1a-c for the pin configuration of Quad I/O operation. 4.5 Serial Clock (CLK) The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. (\"See SPI Operations\") 4.6 Reset (/RESET)(1) A dedicated hardware /RESET pin is available on SOIC-16 and TFBGA packages. When it’s driven low for a minimum period of ~1µS, this device will terminate any external or internal operations and return to its power-on state. Note: 1. Hardware /RESET pin is available on SOIC-16 or TFBGA; please contact Winbond for this package. - 9 - 5. BLOCK DIAGRAM W25Q32JV Figure 2. W25Q32JV Serial Flash Memory Block Diagram Publication Release Date: March 27, 2018 - 10 - Revision G 003000h 0030FFh002000h 0020FFh001000h 0010FFhColumn Decode-BeginningPage AddressEndingPage Addres",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 35
  },
  {
    "text": " G 003000h 0030FFh002000h 0020FFh001000h 0010FFhColumn Decode-BeginningPage AddressEndingPage AddressW25Q32JVByte AddressLatch / CounterPage AddressLatch / CounterDO (IO1)/CSCLKHigh VoltageGeneratorsBlock SegmentationDataSecurity Register 1- 3Write Protect Logic and Row DecodeSFDP Register00FF00h 00FFFFh• Block 0 (64KB) •000000h 0000FFh•••0FFF00h 0FFFFFh• Block 15 (64KB) •0F0000h 0F00FFh10FF00h 10FFFFh• Block 16 (64KB) •100000h 1000FFh•••1FFF00h 1FFFFFh• Block 31 (64KB) •1F0000h 1F00FFh20FF00h 20FFFFh• Block 32 (64KB) •200000h 2000FFh•••3FFF00h 3FFFFFh• Block 63 (64KB) •3F0000h 3F00FFhDI (IO0)SPICommand &Control LogicStatusRegisterxx1F00h xx1FFFh• Sector 1 (4KB) •xx1000h xx10FFhxx0F00h xx0FFFh• Sector 0 (4KB) •xx0000h xx00FFh•••xxDF00h xxDFFFh• Sector 13 (4KB) •xxD000h xxD0FFhxxEF00h xxEFF",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 36
  },
  {
    "text": "Fh• Sector 0 (4KB) •xx0000h xx00FFh•••xxDF00h xxDFFFh• Sector 13 (4KB) •xxD000h xxD0FFhxxEF00h xxEFFFh• Sector 14 (4KB) •xxE000h xxE0FFhxxFF00h xxFFFFh• Sector 15 (4KB) •xxF000h xxF0FFhxx2F00h xx2FFFh• Sector 2 (4KB) •xx2000h xx20FFhAnd 256Byte Page Buffer000000h 0000FFh/WP (IO2 )/HOLD (IO3)or /RESET(IO3) W25Q32JV 6. FUNCTIONAL DESCRIPTIONS 6.1 Standard SPI Instructions The W25Q32JV is accessed through an SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (/CS), Serial Data Input (DI) and Serial Data Output (DO). Standard SPI instructions use the DI input pin to serially write instructions, addresses or data to the device on the rising edge of CLK. The DO output pin is used to read data or status from the device on the falling edge of CLK. SPI bus operation Mode",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 37
  },
  {
    "text": "in is used to read data or status from the device on the falling edge of CLK. SPI bus operation Mode 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3 concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0, the CLK signal is normally low on the falling and rising edges of /CS. For Mode 3, the CLK signal is normally high on the falling and rising edges of /CS. 6.2 Dual SPI Instructions The W25Q32JV supports Dual SPI operation when using instructions such as “Fast Read Dual Output (3Bh)” and “Fast Read Dual I/O (BBh)”. These instructions allow data to be transferred to or from the device at two to three times the rate of ordinary Serial Flash devices. The Dual SPI Re",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 38
  },
  {
    "text": " or from the device at two to three times the rate of ordinary Serial Flash devices. The Dual SPI Read instructions are ideal for quickly downloading code to RAM upon power-up (code-shadowing) or for executing non-speed-critical code directly from the SPI bus (XIP). When using Dual SPI instructions, the DI and DO pins become bidirectional I/O pins: IO0 and IO1. 6.3 Quad SPI Instructions The W25Q32JV supports Quad SPI operation when using instructions such as “Fast Read Quad Output (6Bh)”, and “Fast Read Quad I/O (EBh). These instructions allow data to be transferred to or from the device four to six times the rate of ordinary Serial Flash. When using Quad SPI instructions, the DI and DO pins become bidirectional IO0 and IO1, with the additional I/O pins: IO2, IO3. 6.4 Software Reset & Hard",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 39
  },
  {
    "text": " become bidirectional IO0 and IO1, with the additional I/O pins: IO2, IO3. 6.4 Software Reset & Hardware /RESET pin The W25Q32JV can be reset to the initial power-on state by a software Reset sequence. This sequence must include two consecutive instructions: Enable Reset (66h) & Reset (99h). If the instruction sequence is successfully accepted, the device will take approximately 30µS (tRST) to reset. No instruction will be accepted during the reset period. For the SOIC-16 and TFBGA packages, W25Q32JV provides a dedicated hardware /RESET pin. Drive the /RESET pin low for a minimum period of ~1µS (tRESET ) will interrupt any on-going external/internal operations and reset the device to its initial power-on state. Hardware /RESET pin has higher priority than other SPI input signals (/CS, CLK,",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 40
  },
  {
    "text": "tial power-on state. Hardware /RESET pin has higher priority than other SPI input signals (/CS, CLK, IOs). Note: 1. Hardware /RESET pin is available on SOIC-16 or TFBGA; please contact Winbond for his package. 2. While a faster /RESET pulse (as short as a few hundred nanoseconds) will often reset the device, a 1us minimum is recommended to ensure reliable operation. 3. There is an internal pull-up resistor for the dedicated /RESET pin on the SOIC-16 package. If the reset function is not needed, this pin can be left floating in the system. - 11 - W25Q32JV 6.5 Write Protection Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern, the W25Q32JV provides sev",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 41
  },
  {
    "text": "em conditions that may compromise data integrity. To address this concern, the W25Q32JV provides several means to protect the data from inadvertent writes. Write Protect Features  Device resets when VCC is below threshold  Time delay write disable after Power-up  Write enable/disable instructions and automatic write disable after erase or program  Software and Hardware (/WP pin) write protection using Status Registers  Additional Individual Block/Sector Locks for array protection  Write Protection using Power-down instruction  Lock Down write protection for Status Register until the next power-up  One Time Program (OTP) write protection for array and Security Registers using Status Register Note: This feature is available upon special order. Please contact Winbond for details. Upon",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 42
  },
  {
    "text": "egister Note: This feature is available upon special order. Please contact Winbond for details. Upon power-up or at power-down, the W25Q32JV will maintain a reset condition while VCC is below the threshold value of VWI, (See Power-up Timing and Voltage Levels and Figure 43). While reset, all operations are disabled and no instructions are recognized. During power-up and after the VCC voltage exceeds VWI, all program and erase related instructions are further disabled for a time delay of tPUW. This includes the Write Enable, Page Program, Sector Erase, Block Erase, Chip Erase and the Write Status Register instructions. Note that the chip select pin (/CS) must track the VCC supply level at power-up until the VCC-min level and tVSL time delay is reached, and it must also track the VCC supply ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 43
  },
  {
    "text": "er-up until the VCC-min level and tVSL time delay is reached, and it must also track the VCC supply level at power- down to prevent adverse command sequence. If needed a pull-up resister on /CS can be used to accomplish this. After power-up the device is automatically placed in a write-disabled state with the Status Register Write Enable Latch (WEL) set to a 0. A Write Enable instruction must be issued before a Page Program, Sector Erase, Block Erase, Chip Erase or Write Status Register instruction will be accepted. After completing a program, erase or write instruction the Write Enable Latch (WEL) is automatically cleared to a write-disabled state of 0. Software controlled write protection is facilitated using the Write Status Register instruction and setting the Status Register Protect (",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 44
  },
  {
    "text": "is facilitated using the Write Status Register instruction and setting the Status Register Protect (SRP, SRL) and Block Protect (CMP, TB, BP[2:0]) bits. These settings allow a portion or the entire memory array to be configured as read only. Used in conjunction with the Write Protect (/WP) pin, changes to the Status Register can be enabled or disabled under hardware control. See Status Register section for further information. Additionally, the Power-down instruction offers an extra level of write protection as all instructions are ignored except for the Release Power-down instruction. The W25Q32JV also provides another Write Protect method using the Individual Block Locks. Each 64KB block (except the top and bottom blocks, total of 62 blocks) and each 4KB sector within the top/bottom bloc",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 45
  },
  {
    "text": "except the top and bottom blocks, total of 62 blocks) and each 4KB sector within the top/bottom blocks (total of 32 sectors) are equipped with an Individual Block Lock bit. When the lock bit is 0, the corresponding sector or block can be erased or programmed; when the lock bit is set to 1, Erase or Program commands issued to the corresponding sector or block will be ignored. When the device is powered on, all Individual Block Lock bits will be 1, so the entire memory array is protected from Erase/Program. An “Individual Block Unlock (39h)” instruction must be issued to unlock any specific sector or block. The WPS bit in Status Register-3 is used to decide which Write Protect scheme should be used. When WPS=0 (factory default), the device will only utilize CMP, SEC, TB, BP[2:0] bits to prot",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 46
  },
  {
    "text": " used. When WPS=0 (factory default), the device will only utilize CMP, SEC, TB, BP[2:0] bits to protect specific areas of the array; when WPS=1, the device will utilize the Individual Block Locks for write protection. Publication Release Date: March 27, 2018 - 12 - Revision G W25Q32JV 7. STATUS AND CONFIGURATION REGISTERS Three Status and Configuration Registers are provided for W25Q32JV. The Read Status Register-1/2/3 instructions can be used to provide status on the availability of the flash memory array, whether the device is write enabled or disabled, the state of write protection, Quad SPI setting, Security Register lock status, Erase/Program Suspend status, and output driver strength. The Write Status Register instruction can be used to configure the device write protection features,",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 47
  },
  {
    "text": "The Write Status Register instruction can be used to configure the device write protection features, Quad SPI setting, Security Register OTP locks, and output driver strength. Write access to the Status Register is controlled by the state of the non- volatile Status Register Protect bits (SRL), the Write Enable instruction, and during Standard/Dual SPI operations. 7.1 Status Registers S 7 S 6 S 5 S 4 S 3 S 2 S 1 S 0 SRP SEC TB BP 2 BP 1 BP 0 WEL BUSY STATUS REGISTER PROTECT (volatile/non-volatile) SECTOR PROTECT (volatile/non-volatile) TOP/BOTTOM PROTECT (volatile/non-volatile) BLOCK PROTECT BITS (volatile/non-volatile) WRITE ENABLE LATCH WRITE IN PROGRESS Erase/Write In Progress (BUSY) – Status Only Figure 4a. Status Register-1 BUSY is a read only bit in the status register (S0) that is s",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 48
  },
  {
    "text": "atus Only Figure 4a. Status Register-1 BUSY is a read only bit in the status register (S0) that is set to a 1 state when the device is executing a Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register or Erase/Program Security Register instruction. During this time the device will ignore further instructions except for the Read Status Register and Erase/Program Suspend instruction (see tW, tPP, tSE, tBE, and tCE in AC Characteristics). When the program, erase or write status/security register instruction has completed, the BUSY bit will be cleared to a 0 state indicating the device is ready for further instructions. Write Enable Latch (WEL) – Status Only Write Enable Latch (WEL) is a read only bit in the status register (S1) that is set to 1 after ex",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 49
  },
  {
    "text": "ly Write Enable Latch (WEL) is a read only bit in the status register (S1) that is set to 1 after executing a Write Enable Instruction. The WEL status bit is cleared to 0 when the device is write disabled. A write disable state occurs upon power-up or after any of the following instructions: Write Disable, Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Erase Security Register and Program Security Register. Block Protect Bits (BP2, BP1, BP0) – Volatile/Non-Volatile Writable The Block Protect Bits (BP2, BP1, BP0) are non-volatile read/write bits in the status register (S4, S3, and S2) that provide Write Protection control and status. Block Protect bits can be set using the Write Status Register Instruction (see tW in AC characteristics). All, n",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 50
  },
  {
    "text": "t bits can be set using the Write Status Register Instruction (see tW in AC characteristics). All, none or a portion of the memory array can be protected from Program and Erase instructions (see Status Register Memory Protection table). The factory default setting for the Block Protection Bits is 0, none of the array protected. - 13 - W25Q32JV Top/Bottom Block Protect (TB) – Volatile/Non-Volatile Writable The non-volatile Top/Bottom bit (TB) controls if the Block Protect Bits (BP2, BP1, BP0) protect from the Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The factory default setting is TB=0. The TB bit can be set with the Write Status Register Instruction depending on the state of the SRP/SRL and WEL bits. Sector/Block Protect Bit (SEC)",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 51
  },
  {
    "text": "ister Instruction depending on the state of the SRP/SRL and WEL bits. Sector/Block Protect Bit (SEC) – Volatile/Non-Volatile Writable The non-volatile Sector/Block Protect bit (SEC) controls if the Block Protect Bits (BP2, BP1, BP0) protect either 4KB Sectors (SEC=1) or 64KB Blocks (SEC=0) in the Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The default setting is SEC=0. Complement Protect (CMP) – Volatile/Non-Volatile Writable The Complement Protect bit (CMP) is a non-volatile read/write bit in the status register (S14). It is used in conjunction with SEC, TB, BP2, BP1 and BP0 bits to provide more flexibility for the array protection. Once CMP is set to 1, previous array protection set by SEC, TB, BP2, BP1 and BP0 will be reversed. F",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 52
  },
  {
    "text": "Once CMP is set to 1, previous array protection set by SEC, TB, BP2, BP1 and BP0 will be reversed. For instance, when CMP=0, a top 64KB block can be protected while the rest of the array is not; when CMP=1, the top 64KB block will become unprotected while the rest of the array become read-only. Please refer to the Status Register Memory Protection table for details. The default setting is CMP=0. Publication Release Date: March 27, 2018 - 14 - Revision G W25Q32JV Status Register Protect (SRP, SRL) – Volatile/Non-Volatile Writable Three Status and Configuration Registers are provided for W25Q32JV. The Read Status Register-1/2/3 instructions can be used to provide status on the availability of the flash memory array, whether the device is write enabled or disabled, the state of write protecti",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 53
  },
  {
    "text": "the flash memory array, whether the device is write enabled or disabled, the state of write protection, Quad SPI setting, Security Register lock status, Erase/Program Suspend status,and output driver strength, The Write Status Register instruction can be used to configure the device write protection features, Quad SPI setting, Security Register OTP locks, output driver. Write access to the Status Register is controlled by the state of the non-volatile Status Register Protect bits (SRP, SRL), the Write Enable instruction, and during Standard/Dual SPI operations, the /WP pin. SRL SRP /WP Status Register Description 0 0 0 1 1 0 1 1 X 0 1 Software Protection /WP pin has no control. The Status register can be written to after a Write Enable instruction, WEL=1. [Factory Default] Hardware Protect",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 54
  },
  {
    "text": "gister can be written to after a Write Enable instruction, WEL=1. [Factory Default] Hardware Protected When /WP pin is low the Status Register locked and cannot be written to. Hardware Unprotected When /WP pin is high the Status register is unlocked and can be written to after a Write Enable instruction, WEL=1. X X Power Supply Lock-Down Status Register is protected and cannot be written to again until the next power-down, power-up cycle.(1) X X One Time Program(2) Status Register is permanently protected and cannot be written to. (enabled by adding prefix command AAh, 55h) 1. When SRL =1 , a power-down, power-up cycle will change SRL =0 state. 2. Please contact Winbond for details regarding the special instruction sequence. - 15 - W25Q32JV Figure 4b. Status Register-2 Erase/Program Suspen",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 55
  },
  {
    "text": " the special instruction sequence. - 15 - W25Q32JV Figure 4b. Status Register-2 Erase/Program Suspend Status (SUS) – Status Only The Suspend Status bit is a read only bit in the status register (S15) that is set to 1 after executing a Erase/Program Suspend (75h) instruction. The SUS status bit is cleared to 0 by Erase/Program Resume (7Ah) instruction as well as a power-down, power-up cycle. Security Register Lock Bits (LB3, LB2, LB1) – Volatile/Non-Volatile OTP Writable The Security Register Lock Bits (LB3, LB2, LB1) are non-volatile One Time Program (OTP) bits in Status Register (S13, S12, S11) that provide the write protect control and status to the Security Registers. The default state of LB3-1 is 0, Security Registers are unlocked. LB3-1 can be set to 1 individually using the Write Sta",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 56
  },
  {
    "text": " LB3-1 is 0, Security Registers are unlocked. LB3-1 can be set to 1 individually using the Write Status Register instruction. LB3-1 are One Time Programmable (OTP), once it’s set to 1, the corresponding 256-Byte Security Register will become read-only permanently. Quad Enable (QE) – Volatile/Non-Volatile Writable The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that enables Quad SPI operation. When the QE bit is set to a 0 state (factory default for part numbers with ordering options “IM” & ”JM”), the /HOLD are enabled, the device operates in Standard/Dual SPI modes. When the QE bit is set to a 1 (factory fixed default for part numbers with ordering options “IQ” & “JQ”), the Quad IO2 and IO3 pins are enabled, and /HOLD function is disabled, the device o",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 57
  },
  {
    "text": "ns “IQ” & “JQ”), the Quad IO2 and IO3 pins are enabled, and /HOLD function is disabled, the device operates in Standard/Dual/Quad SPI modes. Publication Release Date: March 27, 2018 - 16 - Revision G S15S14S13S12S11S10S9S8SUSCMPLB3LB2LB1(R)QESUSPEND STATUS(Status-Only)COMPLEMENT PROTECT(Volatile/Non-Volatile Writable)SECURITY REGISTER LOCK BITS(Volatile/Non-Volatile Writable)S15S14S13S12S11S10S9SUSCMPLB3LB2LB1SRL QUAD ENABLE(Volatile/Non-Volatile Writable)STATUS REGISTER Lock(Volatile/Non-Volatile Writable)Reserved W25Q32JV Figure 4c. Status Register-3 Write Protect Selection (WPS) – Volatile/Non-Volatile Writable The WPS bit is used to select which Write Protect scheme should be used. When WPS=0, the device will use the combination of CMP, SEC, TB, BP[2:0] bits to protect a specific area ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 58
  },
  {
    "text": "WPS=0, the device will use the combination of CMP, SEC, TB, BP[2:0] bits to protect a specific area of the memory array. When WPS=1, the device will utilize the Individual Block Locks to protect any individual sector or blocks. The default value for all Individual Block Lock bits is 1 upon device power on or after reset. Output Driver Strength (DRV1, DRV0) – Volatile/Non-Volatile Writable The DRV1 & DRV0 bits are used to determine the output driver strength for the Read operations. DRV1, DRV0 Driver Strength 0, 0 0, 1 1, 0 1, 1 100% 75% 50% 25% (default) Reserved Bits – Non Functional There are a few reserved Status Register bits that may be read out as a “0” or “1”. It is recommended to ignore the values of those bits. During a “Write Status Register” instruction, the Reserved Bits can be",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 59
  },
  {
    "text": "ore the values of those bits. During a “Write Status Register” instruction, the Reserved Bits can be written as “0”, but there will not be any effects. - 17 - S16DRV1DRV2ReservedS17S19S20S21S22S23S18WPS(R)ReservedReservedOutput Driver Strength(Volatile/Non-Volatile Writable)Write Protect Selection(Volatile/Non-Volatile Writable)Reserved(R)(R)(R)(R) W25Q32JV Status Register Memory Protection (WPS = 0, CMP = 0) STATUS REGISTER(1) W25Q32JV (32M-BIT) MEMORY PROTECTION(3) SEC TB BP2 BP1 BP0 PROTECTED BLOCK(S) PROTECTED ADDRESSES PROTECTED DENSITY PROTECTED PORTION(2) 0 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1 0 0 0 1 X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 X X 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 Notes: 0 0 1 1 0 0 1 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 X 1 0 1 X NONE",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 60
  },
  {
    "text": " Notes: 0 0 1 1 0 0 1 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 X 1 0 1 X NONE NONE NONE NONE 63 3F0000h – 3FFFFFh 64KB Upper 1/64 62 and 63 3E0000h – 3FFFFFh 128KB Upper 1/32 60 thru 63 3C0000h – 3FFFFFh 256KB Upper 1/16 56 thru 63 380000h – 3FFFFFh 512KB Upper 1/8 48 thru 63 300000h – 3FFFFFh 32 thru 63 200000h – 3FFFFFh 1MB 2MB Upper 1/4 Upper 1/2 0 000000h – 00FFFFh 64KB Lower 1/64 0 and 1 000000h – 01FFFFh 128KB Lower 1/32 0 thru 3 000000h – 03FFFFh 256KB Lower 1/16 0 thru 7 000000h – 07FFFFh 512KB Lower 1/8 0 thru 15 000000h – 0FFFFFh 0 thru 31 000000h – 1FFFFFh 0 thru 63 000000h – 3FFFFFh 3FF000h – 3FFFFFh 3FE000h – 3FFFFFh 1MB 2MB 4MB 4KB 8KB Lower 1/4 Lower 1/2 ALL U - 1/1024 U - 1/512 3FC000h – 3FFFFFh 16KB U - 1/256 3F8000h – 3FFFFFh 32KB U - 1/128 000000h ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 61
  },
  {
    "text": " ALL U - 1/1024 U - 1/512 3FC000h – 3FFFFFh 16KB U - 1/256 3F8000h – 3FFFFFh 32KB U - 1/128 000000h – 000FFFh 000000h – 001FFFh 000000h – 003FFFh 000000h – 007FFFh 4KB 8KB 16KB 32KB L - 1/1024 L - 1/512 L - 1/256 L - 1/128 63 63 63 63 0 0 0 0 1. X = don’t care 2. L = Lower; U = Upper 3. If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored. Publication Release Date: March 27, 2018 - 18 - Revision G W25Q32JV Status Register Memory Protection (WPS = 0, CMP = 1) STATUS REGISTER(1) W25Q32JV (32M-BIT) MEMORY PROTECTION(3) SEC TB BP2 BP1 BP0 PROTECTED BLOCK(S) PROTECTED ADDRESSES PROTECTED DENSITY PROTECTED PORTION(2) 0 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1 0 0 0 1 X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 X X 1 1 1 1 1",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 62
  },
  {
    "text": " 1 1 0 0 0 1 1 1 1 0 0 0 1 0 0 0 1 X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 X X 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 Notes: 0 0 1 1 0 0 1 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 X 1 0 1 X 0 thru 63 000000h – 3FFFFFh 4MB ALL 0 thru 62 000000h – 3EFFFFh 4,032KB Lower 63/64 0 and 61 000000h – 3DFFFFh 3,968KB Lower 31/32 0 thru 59 000000h – 3BFFFFh 3,840KB Lower 15/16 0 thru 55 000000h – 37FFFFh 3,584KB Lower 7/8 0 thru 47 000000h – 2FFFFFh 0 thru 31 000000h – 1FFFFFh 3MB 2MB Lower 3/4 Lower 1/2 1 thru 63 010000h – 3FFFFFh 4,032KB Upper 63/64 2 and 63 020000h – 3FFFFFh 3,968KB Upper 31/32 4 thru 63 040000h – 3FFFFFh 3,840KB Upper 15/16 8 thru 63 080000h – 3FFFFFh 3,584KB Upper 7/8 16 thru 63 100000h – 3FFFFFh 32 thru 63 200000h – 3FFFFFh 3MB 2MB Upper 3/4 Upper 1/",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 63
  },
  {
    "text": "584KB Upper 7/8 16 thru 63 100000h – 3FFFFFh 32 thru 63 200000h – 3FFFFFh 3MB 2MB Upper 3/4 Upper 1/2 NONE NONE NONE NONE 0 thru 63 000000h – 3FEFFFh 4,092KB L - 1023/1024 0 thru 63 000000h – 3FDFFFh 4,088KB L - 511/512 0 thru 63 000000h – 3FBFFFh 4,080KB L - 255/256 0 thru 63 000000h – 3F7FFFh 4,064KB L - 127/128 0 thru 63 001000h – 3FFFFFh 4,092KB U - 1023/1024 0 thru 63 002000h – 3FFFFFh 4,088KB U - 511/512 0 thru 63 004000h – 3FFFFFh 4,080KB U - 255/256 0 thru 63 008000h – 3FFFFFh 4,064KB U - 127/128 1. X = don’t care 2. L = Lower; U = Upper 3. If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored. - 19 - Individual Block Memory Protection (WPS=1) W25Q32JV Figure 4d. Individual Block/Sector Locks Notes: 1. 2. All in",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 64
  },
  {
    "text": "lock Memory Protection (WPS=1) W25Q32JV Figure 4d. Individual Block/Sector Locks Notes: 1. 2. All individual block/sector lock bits are set to 1 by default after power up, all memory array is protected. Individual Block/Sector protection is only valid when WPS=1. Publication Release Date: March 27, 2018 - 20 - Revision G Sector 0 (4KB)Sector 1 (4KB)Sector 14 (4KB)Sector 15 (4KB)Block 1 (64KB)Block 62 (64KB)Sector 0 (4KB)Sector 1 (4KB)Sector 14 (4KB)Sector 15 (4KB)Block 0 (64KB)Block 63 (64KB)Individual Block Locks:32 Sectors (Top/Bottom)62 BlocksIndividual Block Lock: 36h + AddressIndividual Block Unlock: 39h + AddressRead Block Lock:3Dh + AddressGlobal Block Lock:7EhGlobal Block Unlock:98h W25Q32JV 8. INSTRUCTIONS The Standard/Dual/Quad SPI instruction set of the W25Q32JV consists of 48 b",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 65
  },
  {
    "text": "W25Q32JV 8. INSTRUCTIONS The Standard/Dual/Quad SPI instruction set of the W25Q32JV consists of 48 basic instructions that are fully controlled through the SPI bus (see Instruction Set Table1-2). Instructions are initiated with the falling edge of Chip Select (/CS). The first byte of data clocked into the DI input provides the instruction code. Data on the DI input is sampled on the rising edge of clock with most significant bit (MSB) first. Instructions vary in length from a single byte to several bytes and may be followed by address bytes, data bytes, dummy bytes (don’t care), and in some cases, a combination. Instructions are completed with the rising edge of edge /CS. Clock relative timing diagrams for each instruction are included in Figures 5 through 57. All read instructions can be ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 66
  },
  {
    "text": "ng diagrams for each instruction are included in Figures 5 through 57. All read instructions can be completed after any clocked bit. However, all instructions that Write, Program or Erase must complete on a byte boundary (/CS driven high after a full 8-bits have been clocked) otherwise the instruction will be ignored. This feature further protects the device from inadvertent writes. Additionally, while the memory is being programmed or erased, or when the Status Register is being written, all instructions except for Read Status Register will be ignored until the program or erase cycle has completed. 8.1 Device ID and Instruction Set Tables Manufacturer and Device Identification MANUFACTURER ID (MF7 - MF0) Winbond Serial Flash EFh Device ID Instruction (ID7 - ID0) (ID15 - ID0) ABh, 90h, 92h",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 67
  },
  {
    "text": "ID (MF7 - MF0) Winbond Serial Flash EFh Device ID Instruction (ID7 - ID0) (ID15 - ID0) ABh, 90h, 92h, 94h W25Q32JV-IQ/JQ W25Q32JV-IM /JM 15h 15h 9Fh 4016h 7016h Note: For DTR, QPI supporting, please refer to W25Q32JV DTR datasheet. - 21 - Instruction Set Table 1 (Standard SPI Instructions)(1) Data Input Output Byte 1 Byte 2 Byte 3 Byte 4 Byte 5 Byte 6 Byte 7 W25Q32JV 8 8 8 8 8 8 Dummy Dummy Dummy Dummy Dummy (ID7-ID0)(2) 00h (MF7-MF0) (ID7-ID0) (MF7-MF0) (ID15-ID8) (ID7-ID0) Dummy Dummy Dummy Dummy (UID63-0) A23-A16 A23-A16 A23-A16 A23-A16 A23-A16 A23-A16 (S7-S0)(2) (S7-S0)(4) (S15-S8)(2) (S15-S8) (S23-S16)(2) (S23-S16) A23-A16 A23-A16 A23-A16 A23-A16 A23-A16 A23-A16 A23-A16 (D7-D0) Dummy D7-D0 (D7-D0) D7-D0(3) A15-A8 A15-A8 A15-A8 A15-A8 A15-A8 A15-A8 A7-A0 A7-A0 A7-A0 A7-A0 A7-A0 A7-A0 A",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 68
  },
  {
    "text": "-D0 (D7-D0) D7-D0(3) A15-A8 A15-A8 A15-A8 A15-A8 A15-A8 A15-A8 A7-A0 A7-A0 A7-A0 A7-A0 A7-A0 A7-A0 A15-A8 A15-A8 A15-A8 A15-A8 A15-A8 A15-A8 A15-A8 A7–A0 A7-A0 A7-A0 A7-A0 A7-A0 A7-A0 A7-A0 dummy (D7-0) D7-D0 Dummy D7-D0(3) (D7-D0) (L7-L0) Number of Clock(1-1-1) Write Enable Volatile SR Write Enable Write Disable Release Power-down / ID Manufacturer/Device ID JEDEC ID Read Unique ID Read Data Fast Read Page Program Sector Erase (4KB) Block Erase (32KB) Block Erase (64KB) 8 06h 50h 04h ABh 90h 9Fh 4Bh 03h 0Bh 02h 20h 52h D8h Chip Erase C7h/60h Read Status Register-1 Write Status Register-1(4) Read Status Register-2 Write Status Register-2 Read Status Register-3 Write Status Register-3 Read SFDP Register Erase Security Register(5) Program Security Register(5) Read Security Register(5) Global",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 69
  },
  {
    "text": "DP Register Erase Security Register(5) Program Security Register(5) Read Security Register(5) Global Block Lock Global Block Unlock Read Block Lock Individual Block Lock Individual Block Unlock Erase / Program Suspend Erase / Program Resume Power-down Enable Reset Reset Device 05h 01h 35h 31h 15h 11h 5Ah 44h 42h 48h 7Eh 98h 3Dh 36h 39h 75h 7Ah B9h 66h 99h Publication Release Date: March 27, 2018 - 22 - Revision G W25Q32JV Instruction Set Table 2 (Dual/Quad SPI Instructions)(1) Data Input Output Number of Clock(1-1-2) Byte 1 8 Byte 2 8 Byte 3 8 Fast Read Dual Output 3Bh A23-A16 A15-A8 Byte 4 8 A7-A0 Byte 5 4 Byte 6 4 Byte 7 4 Byte 8 4 Byte 9 4 Dummy Dummy (D7-D0)(7) … Number of Clock(1-2-2) 8 4 4 4 4 4 4 Fast Read Dual I/O BBh A23-A16(6) A15-A8(6) A7-A0(6) Dummy(11) (D7-D0)(7) … Mftr./Devic",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 70
  },
  {
    "text": " 4 4 4 4 4 4 Fast Read Dual I/O BBh A23-A16(6) A15-A8(6) A7-A0(6) Dummy(11) (D7-D0)(7) … Mftr./Device ID Dual I/O 92h A23-A16(6) A15-A8(6) 00(6) Dummy(11) (MF7-MF0) (ID7-ID0)(7) Number of Clock(1-1-4) 8 8 8 8 2 2 2 Quad Input Page Program 32h A23-A16 A15-A8 A7-A0 (D7-D0)(9) (D7-D0)(3) … 4 2 4 2 Fast Read Quad Output 6Bh A23-A16 A15-A8 A7-A0 Dummy Dummy Dummy Dummy (D7-D0)(10)… Number of Clock(1-4-4) 8 2(8) 2(8) Mftr./Device ID Quad I/O 94h A23-A16 A15-A8 2(8) 00 2 2 2 2 2 Dummy(11) Dummy Dummy (MF7-MF0) (ID7-ID0) Fast Read Quad I/O EBh A23-A16 A15-A8 A7-A0 Dummy(11) Dummy Dummy (D7-D0) Set Burst with Wrap 77h Dummy Dummy Dummy W8-W0 Notes: 1. Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis “( )” indicate data output from the device on either 1, ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 71
  },
  {
    "text": "first. Byte fields with data in parenthesis “( )” indicate data output from the device on either 1, 2 or 4 IO pins. 2. The Status Register contents and Device ID will repeat continuously until /CS terminates the instruction. 3. At least one byte of data input is required for Page Program, Quad Page Program and Program Security Registers, up to 256 bytes of data input. If more than 256 bytes of data are sent to the device, the addressing will wrap to the beginning of the page and overwrite previously sent data. 4. Write Status Register-1 (01h) can also be used to program Status Register-1&2, see section 8.2.5. 5. Security Register Address: Security Register 1: A23-16 = 00h; A15-8 = 10h; A7-0 = byte address Security Register 2: A23-16 = 00h; A15-8 = 20h; A7-0 = byte address Security Register",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 72
  },
  {
    "text": "= byte address Security Register 2: A23-16 = 00h; A15-8 = 20h; A7-0 = byte address Security Register 3: A23-16 = 00h; A15-8 = 30h; A7-0 = byte address 6. Dual SPI address input format: IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0 IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1 7. Dual SPI data output format: IO0 = (D6, D4, D2, D0) IO1 = (D7, D5, D3, D1) 8. Quad SPI address input format: Set Burst with Wrap input format: IO0 = A20, A16, A12, A8, A4, A0, M4, M0 IO0 = x, x, x, x, x, x, W4, x IO1 = A21, A17, A13, A9, A5, A1, M5, M1 IO1 = x, x, x, x, x, x, W5, x IO2 = A22, A18, A14, A10, A6, A2, M6, M2 IO2 = x, x, x, x, x, x, W6, x IO3 = A23, A19, A15, A11, A7, A3, M7, M3 IO3 = x, x, x, x, x, x, x, x 9. Quad SPI data input/output format: ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 73
  },
  {
    "text": "3, A19, A15, A11, A7, A3, M7, M3 IO3 = x, x, x, x, x, x, x, x 9. Quad SPI data input/output format: IO0 = (D4, D0, …..) IO1 = (D5, D1, …..) IO2 = (D6, D2, …..) IO3 = (D7, D3, …..) 10. Fast Read Quad I/O data output format: IO0 = (x, x, x, x, D4, D0, D4, D0) IO1 = (x, x, x, x, D5, D1, D5, D1) IO2 = (x, x, x, x, D6, D2, D6, D2) IO3 = (x, x, x, x, D7, D3, D7, D3) 11. The first dummy is M7-M0 should be set to Fxh - 23 - W25Q32JV 8.2 Instruction Descriptions Write Enable (06h) The Write Enable instruction (Figure 5) sets the Write Enable Latch (WEL) bit in the Status Register to a 1. The WEL bit must be set prior to every Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register and Erase/Program Security Registers instruction. The Write Enable instruction is",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 74
  },
  {
    "text": "te Status Register and Erase/Program Security Registers instruction. The Write Enable instruction is entered by driving /CS low, shifting the instruction code “06h” into the Data Input (DI) pin on the rising edge of CLK, and then driving /CS high. Figure 5. Write Enable Instruction Write Enable for Volatile Status Register (50h) The non-volatile Status Register bits described in section 7.1 can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non- volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status Register (50h) instruction must be ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 75
  },
  {
    "text": "o the Status Register bits, the Write Enable for Volatile Status Register (50h) instruction must be issued prior to a Write Status Register (01h) instruction. Write Enable for Volatile Status Register instruction (Figure 6) will not set the Write Enable Latch (WEL) bit, it is only valid for the Write Status Register instruction to change the volatile Status Register bit values. Figure 6. Write Enable for Volatile Status Register Instruction Publication Release Date: March 27, 2018 - 24 - Revision G /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Mode 0Mode 3Instruction (06h)High Impedance/CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Mode 0Mode 3Instruction (50h)High Impedance W25Q32JV Write Disable (04h) The Write Disable instruction (Figure 7) resets the Write Enable Latch (WEL) bit in the Status Regis",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 76
  },
  {
    "text": "The Write Disable instruction (Figure 7) resets the Write Enable Latch (WEL) bit in the Status Register to a 0. The Write Disable instruction is entered by driving /CS low, shifting the instruction code “04h” into the DI pin and then driving /CS high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Erase/Program Security Registers, Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase and Reset instructions. Figure 7. Write Disable Instruction Read Status Register-1 (05h), Status Register-2 (35h) & Status Register-3 (15h) The Read Status Register instructions allow the 8-bit Status Registers to be read. The instruction is entered by driving /CS low and shifting the instruction code “05h” for Status Register-1, “",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 77
  },
  {
    "text": "ction is entered by driving /CS low and shifting the instruction code “05h” for Status Register-1, “35h” for Status Register-2 or “15h” for Status Register-3 into the DI pin on the rising edge of CLK. The status register bits are then shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in Figure 8. Refer to section 7.1 for Status Register descriptions. The Read Status Register instruction may be used at any time, even while a Program, Erase or Write Status Register cycle is in progress. This allows the BUSY status bit to be checked to determine when the cycle is complete and if the device can accept another instruction. The Status Register can be read continuously, as shown in Figure 8. The instruction is completed by driving /CS high. Figure",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 78
  },
  {
    "text": "be read continuously, as shown in Figure 8. The instruction is completed by driving /CS high. Figure 8. Read Status Register Instruction - 25 - /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Mode 0Mode 3Instruction (04h)High Impedance/CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (05h/35h/15h)High Impedance89101112131415161718192021222376543210765432107Status Register-1/2/3 outStatus Register-1/2/3 out = MSB W25Q32JV Write Status Register-1 (01h), Status Register-2 (31h) & Status Register-3 (11h) The Write Status Register instruction allows the Status Registers to be written. The writable Status Register bits include: SEC, TB, BP[2:0] in Status Register-1; CMP, LB[3:1], QE, SRL in Status Register-2; DRV1, DRV0, WPS in Status Register-3. All other Status Register bit locations are read-only a",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 79
  },
  {
    "text": "ter-2; DRV1, DRV0, WPS in Status Register-3. All other Status Register bit locations are read-only and will not be affected by the Write Status Register instruction. LB[3:1] are non-volatile OTP bits, once it is set to 1, it cannot be cleared to 0. To write non-volatile Status Register bits, a standard Write Enable (06h) instruction must previously have been executed for the device to accept the Write Status Register instruction (Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving /CS low, sending the instruction code “01h/31h/11h”, and then writing the status register data byte as illustrated in Figure 9a. To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) instruction must have been executed prior to the W",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 80
  },
  {
    "text": "a Write Enable for Volatile Status Register (50h) instruction must have been executed prior to the Write Status Register instruction (Status Register bit WEL remains 0). However, SRL and LB[3:1] cannot be changed from “1” to “0” because of the OTP protection for these bits. Upon power off or the execution of a Software/Hardware Reset, the volatile Status Register bit values will be lost, and the non-volatile Status Register bit values will be restored. During non-volatile Status Register write operation (06h combined with 01h/31h/11h), after /CS is driven high, the self-timed Write Status Register cycle will commence for a time duration of tW (See AC Characteristics). While the Write Status Register cycle is in progress, the Read Status Register instruction may still be accessed to check t",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 81
  },
  {
    "text": "Register cycle is in progress, the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Write Status Register cycle and a 0 when the cycle is finished and ready to accept other instructions again. After the Write Status Register cycle has finished, the Write Enable Latch (WEL) bit in the Status Register will be cleared to 0. During volatile Status Register write operation (50h combined with 01h/31h/11h), after /CS is driven high, the Status Register bits will be refreshed to the new values within the time period of tSHSL2 (See AC Characteristics). BUSY bit will remain 0 during the Status Register bit refresh period. Refer to section 7.1 for Status Register descriptions. Figure 9a. Write Status Register-1/2/3 Instruction ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 82
  },
  {
    "text": "to section 7.1 for Status Register descriptions. Figure 9a. Write Status Register-1/2/3 Instruction Publication Release Date: March 27, 2018 - 26 - Revision G /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction(01h/31h/11h)High Impedance8910111213141576543210Register-1/2/3 inMode 0Mode 3 = MSB W25Q32JV The W25Q32JV is also backward compatible to Winbond’s previous generations of serial flash memories, in which the Status Register-1&2 can be written using a single “Write Status Register-1 (01h)” command. To complete the Write Status Register-1&2 instruction, the /CS pin must be driven high after the sixteenth bit of data that is clocked in as shown in Figure 9b. If /CS is driven high after the eighth clock, the Write Status Register-1 (01h) instruction will only program the Status Register-",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 83
  },
  {
    "text": "e eighth clock, the Write Status Register-1 (01h) instruction will only program the Status Register-1, the Status Register-2 will not be affected (Previous generations will clear CMP and QE bits). Figure 9b. Write Status Register-1/2 Instruction - 27 - /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (01h)High Impedance8910111213141516171819202122237654321015141312111098Status Register 1 inStatus Register 2 inMode 0Mode 3 = MSB W25Q32JV Read Data (03h) The Read Data instruction allows one or more data bytes to be sequentially read from the memory. The instruction is initiated by driving the /CS pin low and then shifting the instruction code “03h” followed by a 24-bit address (A23-A0) into the DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the addr",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 84
  },
  {
    "text": " the DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, the data byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The address is automatically incremented to the next higher address after each byte of data is shifted out allowing for a continuous stream of data. This means that the entire memory can be accessed with a single instruction as long as the clock continues. The instruction is completed by driving /CS high. The Read Data instruction sequence is shown in Figure 14. If a Read Data instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 85
  },
  {
    "text": "ycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle. The Read Data instruction allows clock rates from D.C. to a maximum of fR (see AC Electrical Characteristics). Figure 14. Read Data Instruction Publication Release Date: March 27, 2018 - 28 - Revision G /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (03h)High Impedance891028293031323334353637383976543210724-Bit Address2322213210Data Out 1 = MSB W25Q32JV Fast Read (0Bh) The Fast Read instruction is similar to the Read Data instruction except that it can operate at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight “dummy” clocks after the 24-bit address as shown in Figure 16. The dummy clocks allow the devices internal ci",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 86
  },
  {
    "text": "locks after the 24-bit address as shown in Figure 16. The dummy clocks allow the devices internal circuits additional time for setting up the initial address. During the dummy clocks the data value on the DO pin is a “don’t care”. Figure 16. Fast Read Instruction - 29 - /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (0Bh)High Impedance89102829303124-Bit Address2322213210Data Out 1 /CSCLKDI(IO0)DO(IO1)3233343536373839Dummy ClocksHigh Impedance404142444546474849505152535455765432107Data Out 2 76543210 43310= MSB W25Q32JV Fast Read Dual Output (3Bh) The Fast Read Dual Output (3Bh) instruction is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins; IO0 and IO1. This allows data to be transferred at twice the rate of standard SPI devices. The Fast Rea",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 87
  },
  {
    "text": " and IO1. This allows data to be transferred at twice the rate of standard SPI devices. The Fast Read Dual Output instruction is ideal for quickly downloading code from Flash to RAM upon power-up or for applications that cache code-segments to RAM for execution. Similar to the Fast Read instruction, the Fast Read Dual Output instruction can operate at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight “dummy” clocks after the 24-bit address as shown in Figure 18. The dummy clocks allow the device's internal circuits additional time for setting up the initial address. The input data during the dummy clocks is “don’t care”. However, the IO0 pin should be high-impedance prior to the falling edge of the first data out clock. Figure 18",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 88
  },
  {
    "text": "he IO0 pin should be high-impedance prior to the falling edge of the first data out clock. Figure 18. Fast Read Dual Output Instruction Publication Release Date: March 27, 2018 - 30 - Revision G /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (3Bh)High Impedance89102829303233343536373839642024-Bit Address2322213210 3131/CSCLKDI(IO0)DO(IO1)Dummy Clocks0404142434445464748495051525354557531High Impedance642075316420753164207531IO0 switches fromInput to Output67Data Out 1 Data Out 2 Data Out 3 Data Out 4= MSB W25Q32JV Fast Read Quad Output (6Bh) The Fast Read Quad Output (6Bh) instruction is similar to the Fast Read Dual Output (3Bh) instruction except that data is output on four pins, IO0, IO1, IO2, and IO3. The Quad Enable (QE) bit in Status Register- 2 must be set to 1 before the device",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 89
  },
  {
    "text": "IO1, IO2, and IO3. The Quad Enable (QE) bit in Status Register- 2 must be set to 1 before the device will accept the Fast Read Quad Output Instruction. The Fast Read Quad Output Instruction allows data to be transferred at four times the rate of standard SPI devices. The Fast Read Quad Output instruction can operate at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight “dummy” clocks after the 24-bit address as shown in Figure 20. The dummy clocks allow the device's internal circuits additional time for setting up the initial address. The input data during the dummy clocks is “don’t care”. However, the IO pins should be high-impedance prior to the falling edge of the first data out clock. Figure 20. Fast Read Quad Output Instructi",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 90
  },
  {
    "text": "ce prior to the falling edge of the first data out clock. Figure 20. Fast Read Quad Output Instruction - 31 - /CSCLKMode 0Mode 301234567Instruction (6Bh)High Impedance891028293032333435363738394024-Bit Address2322213210 3131/CSCLKDummy Clocks0404142434445464751High Impedance45Byte 1High ImpedanceHigh Impedance6273High Impedance67High Impedance405162734051627340516273Byte 2Byte 3Byte 4IO0 switches fromInput to OutputIO0IO1IO2IO3IO0IO1IO2IO3= MSB W25Q32JV Fast Read Dual I/O (BBh) The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO pins, IO0 and IO1. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code execut",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 91
  },
  {
    "text": "Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications. Similar to the Fast Read Dual Output (3Bh) instruction, the Fast Read Dual I/O instruction can operate at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding four “dummy” clocks after the 24-bit address as shown in Figure 22. The dummy clocks allow the device's internal circuits additional time for setting up the initial address. The input data during the dummy clocks is “don’t care”. However, the IO0 pin should be high-impedance prior to the falling edge of the first data out clock. Figure 22. Fast Read Dual I/O Instruction (M7-M0 should be set to Fxh) Publication Release Date: Ma",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 92
  },
  {
    "text": " Figure 22. Fast Read Dual I/O Instruction (M7-M0 should be set to Fxh) Publication Release Date: March 27, 2018 - 32 - Revision G /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (BBh)891012131424252627282930316420 23/CSCLKDI(IO0)DO(IO1)032333435363738397531 642075316420753164207531 IOs switch fromInput to Output672220181623211917141210815131196420753164207531111516171820212219231A23-16A15-8A7-0M7-0Byte 1Byte 2Byte 3Byte 4= MSB W25Q32JV Fast Read Quad I/O (EBh) The Fast Read Quad I/O (EBh) instruction is similar to the Fast Read Dual I/O (BBh) instruction except that address and data bits are input and output through four pins IO0, IO1, IO2 and IO3 and four Dummy clocks are required in SPI mode prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing fa",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 93
  },
  {
    "text": "PI mode prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Instruction. Figure 24. Fast Read Quad I/O Instruction (M7-M0 should be set to Fxh) Fast Read Quad I/O with “8/16/32/64-Byte Wrap Around” The Fast Read Quad I/O instruction can also be used to access a specific portion within a page by issuing a “Set Burst with Wrap” (77h) command prior to EBh. The “Set Burst with Wrap” (77h) command can either enable or disable the “Wrap Around” feature for the following EBh commands. When “Wrap Around” is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64-byte section of",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 94
  },
  {
    "text": "und” is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64-byte section of a 256-byte page. The output data starts at the initial address specified in the instruction, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around to the beginning boundary automatically until /CS is pulled high to terminate the command. The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The “Set Burst with Wrap” instruction allows three “Wrap Bits”, W6-4 to be set. The W4 bit is used to enable or disable the “Wrap Around” operation while W6-5 are used to specify the length of the ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 95
  },
  {
    "text": "d to enable or disable the “Wrap Around” operation while W6-5 are used to specify the length of the wrap around section within a page. Refer to section 8.2.37 for detail descriptions. - 33 - M7-0/CSCLKMode 0Mode 301IO0IO1IO2IO32345201612821172218231913914101511A23-16678940516273A15-8A7-0Byte 1Byte 240516273405162734051627310111213144567IOs switch fromInput to OutputByte 3151617181920212223DummyDummyInstruction (EBh) W25Q32JV Set Burst with Wrap (77h) The Set Burst with Wrap (77h) instruction is used in conjunction with “Fast Read Quad I/O” instruction to access a fixed length of 8/16/32/64-byte section within a 256-byte page. Certain applications can benefit from this feature and improve the overall system code execution performance. Similar to a Quad I/O instruction, the Set Burst with Wr",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 96
  },
  {
    "text": " overall system code execution performance. Similar to a Quad I/O instruction, the Set Burst with Wrap instruction is initiated by driving the /CS pin low and then shifting the instruction code “77h” followed by 24 dummy bits and 8 “Wrap Bits”, W7-0. The instruction sequence is shown in Figure 28. Wrap bit W7 and the lower nibble W3-0 are not used. W6, W5 0 0 0 1 1 0 1 1 W4 = 0 W4 =1 (DEFAULT) Wrap Around Wrap Length Wrap Around Wrap Length Yes Yes Yes Yes 8-byte 16-byte 32-byte 64-byte No No No No N/A N/A N/A N/A Once W6-4 is set by a Set Burst with Wrap instruction, all the following “Fast Read Quad I/O” instruction will use the W6-4 setting to access the 8/16/32/64-byte section within any page. To exit the “Wrap Around” function and return to normal read operation, another Set Burst wit",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 97
  },
  {
    "text": " page. To exit the “Wrap Around” function and return to normal read operation, another Set Burst with Wrap instruction should be issued to set W4 = 1. The default value of W4 upon power on or after a software/hardware reset is 1. Figure 28. Set Burst with Wrap Instruction Publication Release Date: March 27, 2018 - 34 - Revision G Wrap Bit/CSCLKMode 0Mode 301IO0IO1IO2IO32345XXXXXXXXdon'tcare6789don'tcaredon'tcare101112131415Instruction (77h)Mode 0Mode 3XXXXXXXXXXXXXXXXw4Xw5Xw6XXX W25Q32JV Page Program (02h) The Page Program instruction allows from one byte to 256 bytes (a page) of data to be programmed at previously erased (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Page Program Instruction (Status Register bit WEL= 1). The instructi",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 98
  },
  {
    "text": "fore the device will accept the Page Program Instruction (Status Register bit WEL= 1). The instruction is initiated by driving the /CS pin low then shifting the instruction code “02h” followed by a 24-bit address (A23-A0) and at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the instruction while data is being sent to the device. The Page Program instruction sequence is shown in Figure 29. If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address bits) should be set to 0. If the last address byte is not zero, and the number of clocks exceeds the remaining page length, the addressing will wrap to the beginning of the page. In some cases, less than 256 bytes (a partial page) can be programmed without ha",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 99
  },
  {
    "text": "inning of the page. In some cases, less than 256 bytes (a partial page) can be programmed without having any effect on other bytes within the same page. One condition to perform a partial page program is that the number of clocks cannot exceed the remaining page length. If more than 256 bytes are sent to the device the addressing will wrap to the beginning of the page and overwrite previously sent data. As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Page Program instruction will not be executed. After /CS is driven high, the self-timed Page Program instruction will commence for a time duration of tpp (See AC Characteristics). While the Page Program cycle is in progress, the Read Statu",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 100
  },
  {
    "text": "uration of tpp (See AC Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Page Program instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits or the Individual Block/Sector Locks. Figure 29. Page Program Instruction - 35 - /CSCLKDI(IO0)Mode 0Mode 301234567Instruction (02h)89102829303924-Bit Address232221321 /CSCLKDI(IO0)4041424344454647Data ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 101
  },
  {
    "text": "ode 301234567Instruction (02h)89102829303924-Bit Address232221321 /CSCLKDI(IO0)4041424344454647Data Byte 2484950525354552072765432105139031032333435363738Data Byte 17654321 Mode 0Mode 3Data Byte 320732074207520762077207820790Data Byte 256 76543210 76543210 = MSB W25Q32JV Quad Input Page Program (32h) The Quad Page Program instruction allows up to 256 bytes of data to be programmed at previously erased (FFh) memory locations using four pins: IO0, IO1, IO2, and IO3. The Quad Page Program can improve performance for PROM Programmer and applications that have slow clock speeds <5MHz. Systems with faster clock speed will not realize much benefit for the Quad Page Program instruction since the inherent page program time is much greater than the time it take to clock-in the data. To use Quad Page",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 102
  },
  {
    "text": "erent page program time is much greater than the time it take to clock-in the data. To use Quad Page Program the Quad Enable (QE) bit in Status Register-2 must be set to 1. A Write Enable instruction must be executed before the device will accept the Quad Page Program instruction (Status Register-1, WEL=1). The instruction is initiated by driving the /CS pin low then shifting the instruction code “32h” followed by a 24-bit address (A23-A0) and at least one data byte, into the IO pins. The /CS pin must be held low for the entire length of the instruction while data is being sent to the device. All other functions of Quad Page Program are identical to standard Page Program. The Quad Page Program instruction sequence is shown in Figure 30. Figure 30. Quad Input Page Program Instruction Public",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 103
  },
  {
    "text": "am instruction sequence is shown in Figure 30. Figure 30. Quad Input Page Program Instruction Publication Release Date: March 27, 2018 - 36 - Revision G /CSCLKMode 0Mode 301234567Instruction (32h)89102829303233343536374024-Bit Address2322213210 3131/CSCLK51Byte 16273405162734051627340516273Byte 2Byte 3Byte2560405162734051627340516273536537538539540541542543Mode 0Mode 3Byte253Byte254Byte255IO0IO1IO2IO3IO0IO1IO2IO3 = MSB W25Q32JV Sector Erase (20h) The Sector Erase instruction sets all memory within a specified sector (4K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction co",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 104
  },
  {
    "text": "st equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code “20h” followed a 24-bit sector address (A23-A0). The Sector Erase instruction sequence is shown in Figure 31. The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Sector Erase instruction will not be executed. After /CS is driven high, the self-timed Sector Erase instruction will commence for a time duration of tSE (See AC Characteristics). While the Sector Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Sector Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions agai",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 105
  },
  {
    "text": "and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Sector Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Sector Erase instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits or the Individual Block/Sector Locks. Figure 31. Sector Erase Instruction - 37 - /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (20h)High Impedance8929303124-Bit Address2322210 Mode 0Mode 3= MSB W25Q32JV 32KB Block Erase (52h) The Block Erase instruction sets all memory within a specified block (32K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Era",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 106
  },
  {
    "text": "ll 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code “52h” followed a 24-bit block address (A23-A0). The Block Erase instruction sequence is shown in Figure 32. The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase instruction will commence for a time duration of tBE1 (See AC Characteristics). While the Block Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 107
  },
  {
    "text": "tus Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Block Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits or the Individual Block/Sector Locks. Figure 32. 32KB Block Erase Instruction Publication Release Date: March 27, 2018 - 38 - Revision G /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (52h)High Impedance8929303124-Bit Address2322210 Mode 0Mode 3= MSB W25Q32JV 64KB Block Erase (D8h) The Block Eras",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 108
  },
  {
    "text": "edance8929303124-Bit Address2322210 Mode 0Mode 3= MSB W25Q32JV 64KB Block Erase (D8h) The Block Erase instruction sets all memory within a specified block (64K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code “D8h” followed a 24-bit block address (A23-A0). The Block Erase instruction sequence is shown in Figure 33. The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase instruction will commence for a time duration",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 109
  },
  {
    "text": ". After /CS is driven high, the self-timed Block Erase instruction will commence for a time duration of tBE (See AC Characteristics). While the Block Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Block Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits or the Individual Block/Sector Locks. Figure 33. 64KB Block Erase Instruction - 39 - /CSCLKDI(IO0)DO(IO1)Mode 0M",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 110
  },
  {
    "text": "idual Block/Sector Locks. Figure 33. 64KB Block Erase Instruction - 39 - /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (D8h)High Impedance8929303124-Bit Address2322210 Mode 0Mode 3= MSB W25Q32JV Chip Erase (C7h / 60h) The Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code “C7h” or “60h”. The Chip Erase instruction sequence is shown in Figure 34. The /CS pin must be driven high after the eighth bit has been latched. If this is not done the Chip Erase instruction will not be executed. After /CS is driven high, the se",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 111
  },
  {
    "text": "f this is not done the Chip Erase instruction will not be executed. After /CS is driven high, the self-timed Chip Erase instruction will commence for a time duration of tCE (See AC Characteristics). While the Chip Erase cycle is in progress, the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Chip Erase cycle and becomes a 0 when finished and the device is ready to accept other instructions again. After the Chip Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Chip Erase instruction will not be executed if any memory region is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits or the Individual Block/Sector Locks. Figure 34. Chip Erase Instructi",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 112
  },
  {
    "text": "C, TB, BP2, BP1, and BP0) bits or the Individual Block/Sector Locks. Figure 34. Chip Erase Instruction Sequence Diagram Publication Release Date: March 27, 2018 - 40 - Revision G /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (C7h/60h)High ImpedanceMode 0Mode 3 W25Q32JV Erase / Program Suspend (75h) The Erase/Program Suspend instruction “75h”, allows the system to interrupt a Sector or Block Erase operation or a Page Program operation and then read from or program/erase data to, any other sectors or blocks. The Erase/Program Suspend instruction sequence is shown in Figure 35. The Write Status Register instruction (01h) and Erase instructions (20h, 52h, D8h, C7h, 60h, 44h) are not allowed during Erase Suspend. Erase Suspend is valid only during the Sector or Block erase operation. If w",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 113
  },
  {
    "text": "d during Erase Suspend. Erase Suspend is valid only during the Sector or Block erase operation. If written during the Chip Erase operation, the Erase Suspend instruction is ignored. The Write Status Register instruction (01h) and Program instructions (02h, 32h, 42h) are not allowed during Program Suspend. Program Suspend is valid only during the Page Program or Quad Page Program operation. The Erase/Program Suspend instruction “75h” will be accepted by the device only if the SUS bit in the Status Register equals to 0 and the BUSY bit equals to 1 while a Sector or Block Erase or a Page Program operation is on-going. If the SUS bit equals to 1 or the BUSY bit equals to 0, the Suspend instruction will be ignored by the device. A maximum of time of “tSUS” (See AC Characteristics) is required t",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 114
  },
  {
    "text": "on will be ignored by the device. A maximum of time of “tSUS” (See AC Characteristics) is required to suspend the erase or program operation. The BUSY bit in the Status Register will be cleared from 1 to 0 within “tSUS” and the SUS bit in the Status Register will be set from 0 to 1 immediately after Erase/Program Suspend. For a previously resumed Erase/Program operation, it is also required that the Suspend instruction “75h” is not issued earlier than a minimum of time of “tSUS” following the preceding Resume instruction “7Ah”. Unexpected power off during the Erase/Program suspend state will reset the device and release the suspend state. SUS bit in the Status Register will also reset to 0. The data within the page, sector or block that was being suspended may become corrupted. It is recom",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 115
  },
  {
    "text": "The data within the page, sector or block that was being suspended may become corrupted. It is recommended for the user to implement system design techniques against the accidental power interruption and preserve data integrity during erase/program suspend state. Figure 35. Erase/Program Suspend Instruction - 41 - /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (75h)High ImpedanceMode 0Mode 3tSUSAccept instructions W25Q32JV Erase / Program Resume (7Ah) The Erase/Program Resume instruction “7Ah” must be written to resume the Sector or Block Erase operation or the Page Program operation after an Erase/Program Suspend. The Resume instruction “7Ah” will be accepted by the device only if the SUS bit in the Status Register equals to 1 and the BUSY bit equals to 0. After issued the SUS bit wi",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 116
  },
  {
    "text": "SUS bit in the Status Register equals to 1 and the BUSY bit equals to 0. After issued the SUS bit will be cleared from 1 to 0 immediately, the BUSY bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. If the SUS bit equals to 0 or the BUSY bit equals to 1, the Resume instruction “7Ah” will be ignored by the device. The Erase/Program Resume instruction sequence is shown in Figure 36. Resume instruction is ignored if the previous Erase/Program Suspend operation was interrupted by unexpected power off. It is also required that a subsequent Erase/Program Suspend instruction not to be issued within a minimum of time of “tSUS” following a previous Resume instruction. Figure 36. Erase/Program Resume Ins",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 117
  },
  {
    "text": "nimum of time of “tSUS” following a previous Resume instruction. Figure 36. Erase/Program Resume Instruction Publication Release Date: March 27, 2018 - 42 - Revision G /CSCLKDI(IO0)Mode 0Mode 301234567Instruction (7Ah)Mode 0Mode 3Resume previouslysuspended Program orErase W25Q32JV Power-down (B9h) Although the standby current during normal operation is relatively low, standby current can be further reduced with the Power-down instruction. The lower power consumption makes the Power-down instruction especially useful for battery powered applications (See ICC1 and ICC2 in AC Characteristics). The instruction is initiated by driving the /CS pin low and shifting the instruction code “B9h” as shown in Figure 37. The /CS pin must be driven high after the eighth bit has been latched. If this is n",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 118
  },
  {
    "text": "wn in Figure 37. The /CS pin must be driven high after the eighth bit has been latched. If this is not done the Power-down instruction will not be executed. After /CS is driven high, the power-down state will entered within the time duration of tDP (See AC Characteristics). While in the power-down state only the Release Power-down / Device ID (ABh) instruction, which restores the device to normal operation, will be recognized. All other instructions are ignored. This includes the Read Status Register instruction, which is always available during normal operation. Ignoring all but one instruction makes the Power Down state a useful condition for securing maximum write protection. The device always powers-up in the normal operation with the standby current of ICC1. Figure 37. Deep Power-down",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 119
  },
  {
    "text": "lways powers-up in the normal operation with the standby current of ICC1. Figure 37. Deep Power-down Instruction - 43 - /CSCLKDI(IO0)Mode 0Mode 301234567Instruction (B9h)Mode 0Mode 3tDPPower-down currentStand-by current W25Q32JV Release Power-down / Device ID (ABh) The Release from Power-down / Device ID instruction is a multi-purpose instruction. It can be used to release the device from the power-down state, or obtain the devices electronic identification (ID) number. To release the device from the power-down state, the instruction is issued by driving the /CS pin low, shifting the instruction code “ABh” and driving /CS high as shown in Figure 38a. Release from power-down will take the time duration of tRES1 (See AC Characteristics) before the device will resume normal operation and othe",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 120
  },
  {
    "text": "e duration of tRES1 (See AC Characteristics) before the device will resume normal operation and other instructions are accepted. The /CS pin must remain high during the tRES1 time duration. When used only to obtain the Device ID while not in the power-down state, the instruction is initiated by driving the /CS pin low and shifting the instruction code “ABh” followed by 3-dummy bytes. The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first. The Device ID value for the W25Q32JV is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The instruction is completed by driving /CS high. When used to release the device from the power-down state and obtain the Device ID, the instruction is the same as previo",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 121
  },
  {
    "text": "the device from the power-down state and obtain the Device ID, the instruction is the same as previously described, and shown in Figure 38b, except that after /CS is driven high it must remain high for a time duration of tRES2 (See AC Characteristics). After this time duration the device will resume normal operation and other instructions will be accepted. If the Release from Power-down / Device ID instruction is issued while an Erase, Program or Write cycle is in process (when BUSY equals 1) the instruction is ignored and will not have any effects on the current cycle. Figure 38a. Release Power-down Instruction Figure 38b. Release Power-down / Device ID Instruction Publication Release Date: March 27, 2018 - 44 - Revision G /CSCLKDI(IO0)Mode 0Mode 301234567Instruction (ABh)Mode 0Mode 3tRES",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 122
  },
  {
    "text": " March 27, 2018 - 44 - Revision G /CSCLKDI(IO0)Mode 0Mode 301234567Instruction (ABh)Mode 0Mode 3tRES1Power-down currentStand-by currenttRES2/CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (ABh)High Impedance892930313 Dummy Bytes2322210 Mode 0Mode 376543210 32333435363738Device IDPower-down currentStand-by current= MSB W25Q32JV Read Manufacturer / Device ID (90h) The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID. The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device ID instruction. The instruction is initiated by driving the /CS pin low and shifting the instruction code “90h” followed by a 24-bit",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 123
  },
  {
    "text": "is initiated by driving the /CS pin low and shifting the instruction code “90h” followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID for Winbond (EFh) and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 39. The Device ID values for the W25Q32JV are listed in Manufacturer and Device Identification table. The instruction is completed by driving /CS high. Figure 39. Read Manufacturer / Device ID Instruction - 45 - /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (90h)High Impedance891028293031Address (000000h)2322213210Device ID /CSCLKDI(IO0)DO(IO1)3233343536373839Manufacturer ID (EFh)40414244454676543210 43310Mode 0Mode 3= MSB W25Q32JV Read Manufacturer / Device ID Dual I/O (92h) The Read Manuf",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 124
  },
  {
    "text": "76543210 43310Mode 0Mode 3= MSB W25Q32JV Read Manufacturer / Device ID Dual I/O (92h) The Read Manufacturer / Device ID Dual I/O instruction is an alternative to the Read Manufacturer / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at 2x speed. The Read Manufacturer / Device ID Dual I/O instruction is similar to the Fast Read Dual I/O instruction. The instruction is initiated by driving the /CS pin low and shifting the instruction code “92h” followed by a 24-bit address (A23-A0) of 000000h, but with the capability to input the Address bits two bits per clock. After which, the Manufacturer ID for Winbond (EFh) and the Device ID are shifted out 2 bits per clock on the falling edge of CLK with most significant bits (MSB) first as shown ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 125
  },
  {
    "text": "ted out 2 bits per clock on the falling edge of CLK with most significant bits (MSB) first as shown in Figure 40. The Device ID values for the W25Q32JV are listed in Manufacturer and Device Identification table. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving /CS high. Figure 40. Read Manufacturer / Device ID Dual I/O Instruction Note: The bits M(7-0) must be set to Fxh to be compatible with Fast Read Dual I/O instruction. Publication Release Date: March 27, 2018 - 46 - Revision G /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (92h)High Impedance89101112131415161718192021227531 642075316420753164207531642023 A23-16A15-8A7-0 (00h)M7-0/CSCLKDI(IO0)DO(IO1)242526272829303132333436373835230Mode 0Mode 37531",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 126
  },
  {
    "text": "42023 A23-16A15-8A7-0 (00h)M7-0/CSCLKDI(IO0)DO(IO1)242526272829303132333436373835230Mode 0Mode 3753164207531642075316420753642101MFR IDDevice IDMFR ID(repeat)Device ID(repeat)IOs switch fromInput to Output = MSB W25Q32JV Read Manufacturer / Device ID Quad I/O (94h) The Read Manufacturer / Device ID Quad I/O instruction is an alternative to the Read Manufacturer / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at 4x speed. The Read Manufacturer / Device ID Quad I/O instruction is similar to the Fast Read Quad I/O instruction. The instruction is initiated by driving the /CS pin low and shifting the instruction code “94h” followed by a four clock dummy cycles and then a 24-bit address (A23-A0) of 000000h, but with the capability to input",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 127
  },
  {
    "text": "r clock dummy cycles and then a 24-bit address (A23-A0) of 000000h, but with the capability to input the Address bits four bits per clock. After which, the Manufacturer ID for Winbond (EFh) and the Device ID are shifted out four bits per clock on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 41. The Device ID values for the W25Q32JV are listed in Manufacturer and Device Identification table. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving /CS high. Figure 41. Read Manufacturer / Device ID Quad I/O Instruction Note: The “Continuous Read Mode” bits M(7-0) must be set to Fxh to be compatible with Fast Read Quad I/O instruction. - 47 - Mode 0Mode 301234567Instruction (94h)Hig",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 128
  },
  {
    "text": "o be compatible with Fast Read Quad I/O instruction. - 47 - Mode 0Mode 301234567Instruction (94h)High Impedance8910111213141516171819202122514023Mode 0Mode 3IOs switch fromInput to OutputHigh Impedance7362/CSCLKIO0IO1IO2IO3High ImpedanceA23-16A15-8A7-0(00h)M7-0MFR IDDevice IDDummyDummy/CSCLKIO0IO1IO2IO323012351407362514073625140736251407362514073625140736251407362514073625140736224252627282930MFR ID(repeat)Device ID(repeat)MFR ID(repeat)Device ID(repeat) W25Q32JV Read Unique ID Number (4Bh) The Read Unique ID Number instruction accesses a factory-set read-only 64-bit number that is unique to each W25Q32JV device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID instruction is initiated by driving the /CS ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 129
  },
  {
    "text": "vent copying or cloning of a system. The Read Unique ID instruction is initiated by driving the /CS pin low and shifting the instruction code “4Bh” followed by a four bytes of dummy clocks. After which, the 64- bit ID is shifted out on the falling edge of CLK as shown in Figure 42. Figure 42. Read Unique ID Number Instruction Publication Release Date: March 27, 2018 - 48 - Revision G /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (4Bh)High Impedance891011121314151617181920212223/CSCLKDI(IO0)DO(IO1)24252627282930313233343637383523Mode 0Mode 3 Dummy Byte 1Dummy Byte 239404142Dummy Byte 3Dummy Byte 463626121064-bit Unique Serial Number100101102High Impedance= MSB W25Q32JV Read JEDEC ID (9Fh) For compatibility reasons, the W25Q32JV provides several instructions to electronically determine",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 130
  },
  {
    "text": "h) For compatibility reasons, the W25Q32JV provides several instructions to electronically determine the identity of the device. The Read JEDEC ID instruction is compatible with the JEDEC standard for SPI compatible serial memories that was adopted in 2003. The instruction is initiated by driving the /CS pin low and shifting the instruction code “9Fh”. The JEDEC assigned Manufacturer ID byte for Winbond (EFh) and two Device ID bytes, Memory Type (ID15-ID8) and Capacity (ID7-ID0) are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 43. For memory type and capacity values refer to Manufacturer and Device Identification table. Figure 43. Read JEDEC ID Instruction - 49 - /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (9Fh)High Impedance8",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 131
  },
  {
    "text": "JEDEC ID Instruction - 49 - /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (9Fh)High Impedance891012131415Capacity ID7-0/CSCLKDI(IO0)DO(IO1)1617181920212223Manufacturer ID (EFh)24252628293076543210 2715Mode 0Mode 31176543210 Memory Type ID15-8= MSB W25Q32JV Read SFDP Register (5Ah) The W25Q32JV features a 256-Byte Serial Flash Discoverable Parameter (SFDP) register that contains information about device configurations, available instructions and other features. The SFDP parameters are stored in one or more Parameter Identification (PID) tables. Currently only one PID table is specified, but more may be added in the future. The Read SFDP Register instruction is compatible with the SFDP standard initially established in 2010 for PC and other applications, as well as the JEDEC standard J",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 132
  },
  {
    "text": "tandard initially established in 2010 for PC and other applications, as well as the JEDEC standard JESD216-serials that is published in 2011. Most Winbond SpiFlash Memories shipped after June 2011 (date code 1124 and beyond) support the SFDP feature as specified in the applicable datasheet. The Read SFDP instruction is initiated by driving the /CS pin low and shifting the instruction code “5Ah” followed by a 24-bit address (A23-A0)(1) into the DI pin. Eight “dummy” clocks are also required before the SFDP register contents are shifted out on the falling edge of the 40th CLK with most significant bit (MSB) first as shown in Figure 34. For SFDP register values and descriptions, please refer to the Winbond Application Note for SFDP Definition Table. Note 1: A23-A8 = 0; A7-A0 are used to defin",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 133
  },
  {
    "text": " the Winbond Application Note for SFDP Definition Table. Note 1: A23-A8 = 0; A7-A0 are used to define the starting byte address for the 256-Byte SFDP Register. Figure 34. Read SFDP Register Instruction Sequence Diagram Publication Release Date: March 27, 2018 - 50 - Revision G /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (5Ah)High Impedance89102829303124-Bit Address2322213210Data Out 1 /CSCLKDI(IO0)DO(IO1)3233343536373839Dummy ByteHigh Impedance404142444546474849505152535455765432107Data Out 2 76543210 7654321043310= MSB W25Q32JV Erase Security Registers (44h) The W25Q32JV offers three 256-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from t",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 134
  },
  {
    "text": "used by the system manufacturers to store security and other important information separately from the main memory array. The Erase Security Register instruction is similar to the Sector Erase instruction. A Write Enable instruction must be executed before the device will accept the Erase Security Register Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code “44h” followed by a 24-bit address (A23-A0) to erase one of the three security registers. ADDRESS A23-16 Security Register 1 Security Register 2 Security Register 3 00h 00h 00h A15-12 0 0 0 1 0 0 1 0 0 0 1 1 A11-8 0 0 0 0 0 0 0 0 0 0 0 0 A7-0 Don’t Care Don’t Care Don’t Care The Erase Security Register instruction sequence is shown in Figure 45. Th",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 135
  },
  {
    "text": "are Don’t Care Don’t Care The Erase Security Register instruction sequence is shown in Figure 45. The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the instruction will not be executed. After /CS is driven high, the self-timed Erase Security Register operation will commence for a time duration of tSE (See AC Characteristics). While the Erase Security Register cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Erase Security Register cycle has finished the Write Enable Latch (WEL) bit in the Status Register is ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 136
  },
  {
    "text": "ase Security Register cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits (LB3-1) in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding security register will be permanently locked, Erase Security Register instruction to that register will be ignored (Refer to section 7.1.9 for detail descriptions). Figure 45. Erase Security Registers Instruction - 51 - /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (44h)High Impedance8929303124-Bit Address2322210 Mode 0Mode 3= MSB W25Q32JV Program Security Registers (42h) The Program Security Register instruction is similar to the Page Program instruction. It allows from one byte to 256 bytes of security registe",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 137
  },
  {
    "text": "is similar to the Page Program instruction. It allows from one byte to 256 bytes of security register data to be programmed at previously erased (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Program Security Register Instruction (Status Register bit WEL= 1). The instruction is initiated by driving the /CS pin low then shifting the instruction code “42h” followed by a 24-bit address (A23-A0) and at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the instruction while data is being sent to the device. ADDRESS A23-16 Security Register 1 Security Register 2 Security Register 3 00h 00h 00h A15-12 0 0 0 1 0 0 1 0 0 0 1 1 A11-8 0 0 0 0 0 0 0 0 0 0 0 0 A7-0 Byte Address Byte Address Byte Address The",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 138
  },
  {
    "text": " 0 0 1 0 0 1 0 0 0 1 1 A11-8 0 0 0 0 0 0 0 0 0 0 0 0 A7-0 Byte Address Byte Address Byte Address The Program Security Register instruction sequence is shown in Figure 46. The Security Register Lock Bits (LB3-1) in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding security register will be permanently locked, Program Security Register instruction to that register will be ignored (See 7.1.9 for detail descriptions). Figure 46. Program Security Registers Instruction Publication Release Date: March 27, 2018 - 52 - Revision G /CSCLKDI(IO0)Mode 0Mode 301234567Instruction (42h)89102829303924-Bit Address232221321 /CSCLKDI(IO0)4041424344454647Data Byte 2484950525354552072765432105139031032333435363738Data Byte 17654321 Mode 0Mode",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 139
  },
  {
    "text": "424344454647Data Byte 2484950525354552072765432105139031032333435363738Data Byte 17654321 Mode 0Mode 3Data Byte 320732074207520762077207820790Data Byte 256 76543210 76543210 = MSB W25Q32JV Read Security Registers (48h) The Read Security Register instruction is similar to the Fast Read instruction and allows one or more data bytes to be sequentially read from one of the four security registers. The instruction is initiated by driving the /CS pin low and then shifting the instruction code “48h” followed by a 24-bit address (A23-A0) and eight “dummy” clocks into the DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, the data byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 140
  },
  {
    "text": "he addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The byte address is automatically incremented to the next byte address after each byte of data is shifted out. Once the byte address reaches the last byte of the register (byte address FFh), it will reset to address 00h, the first byte of the register, and continue to increment. The instruction is completed by driving /CS high. The Read Security Register instruction sequence is shown in Figure 47. If a Read Security Register instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle. The Read Security Register instruction allows clock rates from D.C. to a maximu",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 141
  },
  {
    "text": "n the current cycle. The Read Security Register instruction allows clock rates from D.C. to a maximum of FR (see AC Electrical Characteristics). ADDRESS A23-16 Security Register 1 Security Register 2 Security Register 3 00h 00h 00h A15-12 0 0 0 1 0 0 1 0 0 0 1 1 A11-8 0 0 0 0 0 0 0 0 0 0 0 0 A7-0 Byte Address Byte Address Byte Address Figure 47. Read Security Registers Instruction - 53 - /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (48h)High Impedance89102829303124-Bit Address2322213210Data Out 1 /CSCLKDI(IO0)DO(IO1)3233343536373839Dummy ByteHigh Impedance404142444546474849505152535455765432107Data Out 2 76543210 7654321043310= MSB W25Q32JV Individual Block/Sector Lock (36h) The Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/P",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 142
  },
  {
    "text": "idual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected. To lock a specific block or sector as illustrated in Figure 4d, an Individual Block/Sector Lock command must be issued by driving /CS low, shifting the instruction code “36h” into the Data Input (DI) pin on the rising edge of CLK, followed by a 24-bit address and then driving /CS high. A Write En",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 143
  },
  {
    "text": "I) pin on the rising edge of CLK, followed by a 24-bit address and then driving /CS high. A Write Enable instruction must be executed before the device will accept the Individual Block/Sector Lock Instruction (Status Register bit WEL= 1). Figure 53. Individual Block/Sector Lock Instruction Publication Release Date: March 27, 2018 - 54 - Revision G /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (36h)High Impedance8929303124-Bit Address2322210 Mode 0Mode 3= MSB W25Q32JV Individual Block/Sector Unlock (39h) The Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combinati",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 144
  },
  {
    "text": "atus Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected. To unlock a specific block or sector as illustrated in Figure 4d, an Individual Block/Sector Unlock command must be issued by driving /CS low, shifting the instruction code “39h” into the Data Input (DI) pin on the rising edge of CLK, followed by a 24-bit address and then driving /CS high. A Write Enable instruction must be executed before the device will accept the Individual Block/Sector Unlock Instruction (Status Register bit WEL= 1). Figure 54. Individual Block Unl",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 145
  },
  {
    "text": "vidual Block/Sector Unlock Instruction (Status Register bit WEL= 1). Figure 54. Individual Block Unlock Instruction - 55 - /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (39h)High Impedance8929303124-Bit Address2322210 Mode 0Mode 3= MSB W25Q32JV Read Block/Sector Lock (3Dh) The Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected. To read ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 146
  },
  {
    "text": "fter device power up or after a Reset are 1, so the entire memory array is being protected. To read out the lock bit value of a specific block or sector as illustrated in Figure 4d, a Read Block/Sector Lock command must be issued by driving /CS low, shifting the instruction code “3Dh” into the Data Input (DI) pin on the rising edge of CLK, followed by a 24-bit address. The Block/Sector Lock bit value will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in Figure 55. If the least significant bit (LSB) is 1, the corresponding block/sector is locked; if LSB=0, the corresponding block/sector is unlocked, Erase/Program operation can be performed. Figure 55. Read Block Lock Instruction Publication Release Date: March 27, 2018 - 56 - Revision",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 147
  },
  {
    "text": "med. Figure 55. Read Block Lock Instruction Publication Release Date: March 27, 2018 - 56 - Revision G /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (3Dh)High Impedance8910282930313233343536373839XXXXXXX024-Bit Address2322213210Lock Value Out = MSB Mode 0Mode 3 W25Q32JV Global Block/Sector Lock (7Eh) All Block/Sector Lock bits can be set to 1 by the Global Block/Sector Lock instruction. The command must be issued by driving /CS low, shifting the instruction code “7Eh” into the Data Input (DI) pin on the rising edge of CLK, and then driving /CS high. A Write Enable instruction must be executed before the device will accept the Global Block/Sector Lock Instruction (Status Register bit WEL= 1). Figure 56. Global Block Lock Instruction Global Block/Sector Unlock (98h) All Block/Sector Lo",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 148
  },
  {
    "text": "L= 1). Figure 56. Global Block Lock Instruction Global Block/Sector Unlock (98h) All Block/Sector Lock bits can be set to 0 by the Global Block/Sector Unlock instruction. The command must be issued by driving /CS low, shifting the instruction code “98h” into the Data Input (DI) pin on the rising edge of CLK, and then driving /CS high. A Write Enable instruction must be executed before the device will accept the Global Block/Sector Unlock Instruction (Status Register bit WEL= 1). Figure 57. Global Block Unlock Instruction - 57 - /CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Mode 0Mode 3Instruction (7Eh)High Impedance/CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Mode 0Mode 3Instruction (98h)High Impedance W25Q32JV Enable Reset (66h) and Reset Device (99h) Because of the small package and the limitation ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 149
  },
  {
    "text": " W25Q32JV Enable Reset (66h) and Reset Device (99h) Because of the small package and the limitation on the number of pins, the W25Q32JV provide a software Reset instruction instead of a dedicated RESET pin. Once the Reset instruction is accepted, any on-going internal operations will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch (WEL) status, Program/Erase Suspend status, Read parameter setting (P7-P0), Continuous Read Mode bit setting (M7- M0) and Wrap Bit setting (W6-W4). “Enable Reset (66h)” and “Reset (99h)” instructions can be issued in SPI. To avoid accidental reset, both instructions must be issued in sequence. Any other commands other than “Reset (99h)” aft",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 150
  },
  {
    "text": "reset, both instructions must be issued in sequence. Any other commands other than “Reset (99h)” after the “Enable Reset (66h)” command will disable the “Reset Enable” state. A new sequence of “Enable Reset (66h)” and “Reset (99h)” is needed to reset the device. Once the Reset command is accepted by the device, the device will take approximately tRST=30us to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence. Figure 58. Enable Reset and Reset Instruction Sequence Publication Release Date: March 27, 2018 - 58 - Revisio",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 151
  },
  {
    "text": " Enable Reset and Reset Instruction Sequence Publication Release Date: March 27, 2018 - 58 - Revision G Mode 0Mode 301234567Instruction (99h)Mode 0Mode 3/CSCLKDI(IO0)DO(IO1)Mode 0Mode 301234567Instruction (66h)High Impedance W25Q32JV 9. ELECTRICAL CHARACTERISTICS 9.1 Absolute Maximum Ratings (1) SYMBOL CONDITIONS RANGE UNIT PARAMETERS Supply Voltage Voltage Applied to Any Pin VCC VIO Transient Voltage on any Pin VIOT Storage Temperature Lead Temperature TSTG TLEAD –0.6 to 4.6 Relative to Ground –0.6 to VCC+0.4 <20nS Transient Relative to Ground –2.0V to VCC+2.0V –65 to +150 See Note (2) V V V °C °C V Electrostatic Discharge Voltage VESD Human Body Model(3) –2000 to +2000 Notes: 1. This device has been designed and tested for the specified operation ranges. Proper operation outside of these",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 152
  },
  {
    "text": "e has been designed and tested for the specified operation ranges. Proper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may affect device reliability. Exposure beyond absolute maximum ratings may cause permanent damage. 2. Compliant with JEDEC Standard J-STD-20C for small body Sn-Pb or Pb-free (Green) assembly and the European directive on restrictions on hazardous substances (RoHS) 2002/95/EU. 3. JEDEC Std JESD22-A114A (C1=100pF, R1=1500 ohms, R2=500 ohms). 9.2 Operating Ranges PARAMETER SYMBOL CONDITIONS Supply Voltage(1) VCC FR = 133MHz, fR = 50MHz FR = 104MHz, fR = 50MHz Ambient Temperature, Operating TA Industrial Industrial Plus SPEC MIN MAX UNIT 3.0 2.7 –40 –40 3.6 3.0 +85 +105 V V °C °C Note: 1. VCC voltage during Read can operate across ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 153
  },
  {
    "text": "UNIT 3.0 2.7 –40 –40 3.6 3.0 +85 +105 V V °C °C Note: 1. VCC voltage during Read can operate across the min and max range but should not exceed ±10% of the programming (erase/write) voltage. - 59 - W25Q32JV 9.3 Power-Up Power-Down Timing and Requirements PARAMETER VCC (min) to /CS Low SYMBOL tVSL(1) Time Delay Before Write Instruction tPUW(1) Write Inhibit Threshold Voltage VWI(1) SPEC MIN 20 5 1.0 MAX 2.0 UNIT µs ms V Note: 1. These parameters are characterized only. Figure 58a. Power-up Timing and Voltage Levels Figure 58b. Power-up, Power-Down Requirement Publication Release Date: March 27, 2018 - 60 - Revision G VCCtVSLRead InstructionsAllowedDevice is fullyAccessibletPUW/CS must track VCCProgram, Erase and Write Instructions are ignoredResetStateVCC (max)VCC (min)VWITimeVCCTime/CS mus",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 154
  },
  {
    "text": "CCProgram, Erase and Write Instructions are ignoredResetStateVCC (max)VCC (min)VWITimeVCCTime/CS must track VCCduring VCC Ramp Up/Down/CS 9.4 DC Electrical Characteristics- PARAMETER SYMBOL CONDITIONS Input Capacitance CIN(1) VIN = 0V(1) Output Capacitance Cout(1) VOUT = 0V(1) Input Leakage I/O Leakage ILI ILO Standby Current ICC1 Power-down Current ICC2 Current Read Data / Dual /Quad 50MHz(2) Current Read Data / Dual /Quad 80MHz(2) Current Read Data / Dual Output Read/Quad Output Read 104MHz(2) Current Write Status Register ICC3 ICC3 ICC3 /CS = VCC, VIN = GND or VCC /CS = VCC, VIN = GND or VCC C = 0.1 VCC / 0.9 VCC DO = Open C = 0.1 VCC / 0.9 VCC DO = Open C = 0.1 VCC / 0.9 VCC DO = Open ICC4 /CS = VCC Current Page Program ICC5 /CS = VCC Current Sector/Block Erase Current Chip Erase Input",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 155
  },
  {
    "text": "C4 /CS = VCC Current Page Program ICC5 /CS = VCC Current Sector/Block Erase Current Chip Erase Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage ICC6 ICC7 VIL VIH VOL VOH /CS = VCC /CS = VCC IOL = 100 µA IOH = –100 µA W25Q32JV MIN SPEC TYP MAX UNIT 6 8 ±2 ±2 50 15 15 18 20 25 25 25 25 10 1 8 10 12 20 20 20 20 –0.5 VCC x 0.7 VCC – 0.2 VCC x 0.3 VCC + 0.4 0.2 pF pF µA µA µA µA mA mA mA mA mA mA mA V V V V Notes: 1. Tested on sample basis and specified through design and characterization data. TA = 25° C, VCC = 3.0V. 2. Checker Board Pattern. - 61 - 9.5 AC Measurement Conditions PARAMETER SYMBOL Load Capacitance Input Rise and Fall Times Input Pulse Voltages Input Timing Reference Voltages Output Timing Reference Voltages CL TR, TF VIN IN OUT Note: 1. Output Hi-Z is ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 156
  },
  {
    "text": "ng Reference Voltages Output Timing Reference Voltages CL TR, TF VIN IN OUT Note: 1. Output Hi-Z is defined as the point where data out is no longer driven. W25Q32JV SPEC MIN MAX 30 5 0.1 VCC to 0.9 VCC 0.3 VCC to 0.7 VCC 0.5 VCC to 0.5 VCC UNIT pF ns V V V Figure 59. AC Measurement I/O Waveform Publication Release Date: March 27, 2018 - 62 - Revision G Input and OutputTiming Reference LevelsInput Levels0.9 VCC0.1 VCC0.5 VCC W25Q32JV SYMBOL ALT UNIT MIN TYP MAX SPEC fC1 D.C. 133 MHz fC2 D.C. 104 MHz 50 MHz 9.6 AC Electrical Characteristics(6) DESCRIPTION Clock frequency except for Read Data (03h) instructions (3.0V-3.6V) Clock frequency except for Read Data (03h) instructions( 2.7V-3.0V) Clock frequency for Read Data instruction (03h) Clock High, Low Time for all instructions except for Re",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 157
  },
  {
    "text": "ck frequency for Read Data instruction (03h) Clock High, Low Time for all instructions except for Read Data (03h) Clock High, Low Time for Read Data (03h) instruction Clock Rise Time peak to peak Clock Fall Time peak to peak FR FR fR tCLH, tCLL(1) tCRLH, tCRLL(1) tCLCH(2) tCHCL(2) /CS Active Setup Time relative to CLK tSLCH tCSS /CS Not Active Hold Time relative to CLK tCHSL Data In Setup Time Data In Hold Time /CS Active Hold Time relative to CLK /CS Not Active Setup Time relative to CLK tDVCH tDSU tCHDX tDH tCHSH tSHCH /CS Deselect Time (for Read) tSHSL1 tCSH /CS Deselect Time (for Erase or Program or Write) tSHSL2 tCSH D.C. 45% PC 45% PC 0.1 0.1 3 3 1 2 3 3 10 50 Output Disable Time Clock Low to Output Valid 2.7V-3.6V Output Hold Time tSHQZ(2) tDIS tCLQV tV tCLQX tHO 1.5 7 6 ns ns V/ns ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 158
  },
  {
    "text": " Low to Output Valid 2.7V-3.6V Output Hold Time tSHQZ(2) tDIS tCLQV tV tCLQX tHO 1.5 7 6 ns ns V/ns V/ns ns ns ns ns ns ns ns ns ns ns ns Continued – next page AC Electrical Characteristics (cont’d) - 63 - W25Q32JV DESCRIPTION SYMBOL ALT UNIT SPEC Write Protect Setup Time Before /CS Low Write Protect Hold Time After /CS High /CS High to Power-down Mode /CS High to Standby Mode without ID Read /CS High to Standby Mode with ID Read /CS High to next Instruction after Suspend /CS High to next Instruction after Reset tWHSL(3) tSHWL(3) tDP(2) tRES1(2) tRES2(2) tSUS(2) tRST(2) /RESET pin Low period to reset the device tRESET(2) 1(3) Write Status Register Time Page Program Time Sector Erase Time (4KB) Block Erase Time (32KB) Block Erase Time (64KB) Chip Erase Time tW tPP tSE tBE1 tBE2 tCE MIN TYP ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 159
  },
  {
    "text": "B) Block Erase Time (32KB) Block Erase Time (64KB) Chip Erase Time tW tPP tSE tBE1 tBE2 tCE MIN TYP MAX 20 100 3 3 1.8 20 30 15 3 400 1,600 2,000 50 10 0.4 45 120 150 10 ns ns µs µs µs µs µs µs ms ms ms ms ms s Notes: 1. Clock high or Clock low must be more than or equal to 45%Pc. Pc=1/fC(MAX). 2. Value guaranteed by design and/or characterization, not 100% tested in production. 3. It’s possible to reset the device with shorter tRESET (as short as a few hundred ns), a 1us minimum is recommended to ensure reliable operation. 4. Tested on sample basis and specified through design and characterization data. TA = 25° C, VCC = 3.0V, 25% driver strength. 5. 4-bytes address alignment for Quad Read, start address from [A1,A0]=(0,0). Publication Release Date: March 27, 2018 - 64 - Revision G W25Q32",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 160
  },
  {
    "text": " start address from [A1,A0]=(0,0). Publication Release Date: March 27, 2018 - 64 - Revision G W25Q32JV 9.7 Serial Output Timing 9.8 Serial Input Timing 9.9 /WP Timing - 65 - /CSCLKIOoutputtCLQXtCLQVtCLQXtCLQVtSHQZtCLLLSB OUTtCLHMSB OUT/CSCLKIOinputtCHSLMSB INtSLCHtDVCHtCHDXtSHCHtCHSHtCLCHtCHCLLSB INtSHSL/CSCLK/WPtWHSLtSHWLIOinputWrite Status Register is allowedWrite Status Register is not allowed 10. PACKAGE SPECIFICATIONS 10.1 8-Pin SOIC 150-mil (Package Code SN) W25Q32JV SYMBOL A A1 b c E(3) D(3) e(2) HE Y(4) L θ MILLIMETERS INCHES Min 1.35 0.10 0.33 0.19 3.80 4.80 5.80 --- 0.40 0° Max 1.75 0.25 0.51 0.25 4.00 5.00 6.20 0.10 1.27 10° 1.27 BSC Min 0.053 0.004 0.013 0.008 0.150 0.188 0.228 --- 0.016 0° 0.050 BSC Max 0.069 0.010 0.020 0.010 0.157 0.196 0.244 0.004 0.050 10° Notes: 1. Contro",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 161
  },
  {
    "text": "-- 0.016 0° 0.050 BSC Max 0.069 0.010 0.020 0.010 0.157 0.196 0.244 0.004 0.050 10° Notes: 1. Controlling dimensions: millimeters, unless otherwise specified. 2. BSC = Basic lead spacing between centers. 3. Dimensions D and E do not include mold flash protrusions and should be measured from the bottom of the package. 4. Formed leads coplanarity with respect to seating plane shall be within 0.004 inches. Publication Release Date: March 27, 2018 - 66 - Revision G LθcDA1AebSEATING PLANEY0.25GAUGE PLANEEHE4158LθcDA1AebbbSEATING PLANEY0.25GAUGE PLANEEHEEHE4158 10.2 8-Pin SOIC 208-mil (Package Code SS) W25Q32JV Symbol A A1 A2 b C D D1 E E1 e H L y θ Millimeters Nom 1.95 0.15 1.80 0.42 0.20 5.28 5.23 5.28 5.23 1.27 BSC 7.90 0.65 --- --- Max 2.16 0.25 1.91 0.48 0.25 5.38 5.33 5.38 5.33 8.10 0.80 0",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 162
  },
  {
    "text": "23 5.28 5.23 1.27 BSC 7.90 0.65 --- --- Max 2.16 0.25 1.91 0.48 0.25 5.38 5.33 5.38 5.33 8.10 0.80 0.10 8° Min 1.75 0.05 1.70 0.35 0.19 5.18 5.13 5.18 5.13 7.70 0.50 --- 0° Inches Nom 0.077 0.006 0.071 0.017 0.008 0.208 0.206 0.208 0.206 0.050 BSC 0.311 0.026 --- --- Max 0.085 0.010 0.075 0.019 0.010 0.212 0.210 0.212 0.210 0.319 0.031 0.004 8° Min 0.069 0.002 0.067 0.014 0.007 0.204 0.202 0.204 0.202 0.303 0.020 --- 0° - 67 - θ 10.3 8-Pin VSOP 208-mil (Package Code ST) W25Q32JV Symbol A A1 A2 b c D E E1 e L y θ Millimeters Nom ― 0.10 0.80 0.42 0.127 REF 5.28 7.90 5.28 1.27 0.65 ― ― Max 1.00 0.15 0.85 0.48 5.38 8.10 5.38 ― 0.80 0.10 8° Min ― 0.05 0.75 0.35 5.18 7.70 5.18 ― 0.50 ― 0° Inches Nom ― 0.004 0.031 0.017 0.005 REF 0.208 0.311 0.208 0.050 0.026 ― ― Min ― 0.002 0.030 0.014 0.204 0.3",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 163
  },
  {
    "text": "om ― 0.004 0.031 0.017 0.005 REF 0.208 0.311 0.208 0.050 0.026 ― ― Min ― 0.002 0.030 0.014 0.204 0.303 0.204 ― 0.020 ― 0° Max 0.039 0.006 0.033 0.019 0.212 0.319 0.212 ― 0.031 0.004 8° Publication Release Date: March 27, 2018 - 68 - Revision G θθ 10.4 8-Pad WSON 6x5-mm (Package Code ZP) W25Q32JV Symbol Millimeters Min Nom Max A A1 b C D D2 E E2 e L y 0.70 0.00 0.35 --- 5.90 3.35 4.90 4.25 0.55 0.00 0.75 0.02 0.40 0.20 REF 6.00 3.40 5.00 4.30 0.80 0.05 0.48 --- 6.10 3.45 5.10 4.35 1.27 BSC 0.60 --- 0.65 0.075 Inches Nom 0.030 0.001 0.016 Max 0.031 0.002 0.019 Min 0.028 0.000 0.014 --- 0.008 REF --- 0.232 0.132 0.193 0.167 0.022 0.000 0.236 0.134 0.197 0.169 0.050 BSC 0.024 --- 0.240 0.136 0.201 0.171 0.026 0.003 Note: The metal pad area on the bottom center of the package is not connected t",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 164
  },
  {
    "text": "01 0.171 0.026 0.003 Note: The metal pad area on the bottom center of the package is not connected to any internal electrical signals. It can be left floating or connected to the device ground (GND pin). Avoid placement of exposed PCB vias under the pad. - 69 - 10.5 8-Pad WSON 8x6-mm (Package Code ZE) W25Q32JV Symbol A A1 b C D D2 E E2 e L y Millimeters Nom 0.75 0.02 0.40 0.20 REF 8.00 3.40 6.00 4.30 1.27 0.50 --- Max 0.80 0.05 0.48 --- 8.10 3.45 6.10 4.35 --- 0.55 0.050 Min 0.70 0.00 0.35 --- 7.90 3.35 5.90 4.25 --- 0.45 0.00 Min 0.028 0.000 0.014 --- 0.311 0.132 0.232 0.167 --- 0.018 0.000 Inches Nom 0.030 0.001 0.016 0.008 REF 0.315 0.134 0.236 0.169 0.050 0.020 --- Max 0.031 0.002 0.019 --- 0.319 0.136 0.240 0.171 --- 0.022 0.002 Note: The metal pad area on the bottom center of the pac",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 165
  },
  {
    "text": "--- 0.319 0.136 0.240 0.171 --- 0.022 0.002 Note: The metal pad area on the bottom center of the package is not connected to any internal electrical signals. It can be left floating or connected to the device ground (GND pin). Avoid placement of exposed PCB vias under the pad. Publication Release Date: March 27, 2018 - 70 - Revision G 10.6 Pad XSON 4x4x0.45-mm (Package Code XG) W25Q32JV - 71 - 10.7 16-Pin SOIC 300-mil (Package Code SF) W25Q32JV Symbol A A1 A2 b C D E E1 e L y θ Millimeters Nom 2.49 --- 2.31 0.41 0.23 10.31 10.31 7.49 1.27 BSC 0.81 --- --- Max 2.64 0.30 --- 0.51 0.28 10.49 10.64 7.59 1.27 0.076 8° Min 2.36 0.10 --- 0.33 0.18 10.08 10.01 7.39 0.38 --- 0° Min 0.093 0.004 --- 0.013 0.007 0.397 0.394 0.291 Inches Nom 0.098 --- 0.091 0.016 0.009 0.406 0.406 0.295 0.050 BSC 0.015",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 166
  },
  {
    "text": "013 0.007 0.397 0.394 0.291 Inches Nom 0.098 --- 0.091 0.016 0.009 0.406 0.406 0.295 0.050 BSC 0.015 0.032 --- 0° --- --- Max 0.104 0.012 --- 0.020 0.011 0.413 0.419 0.299 0.050 0.003 8° Publication Release Date: March 27, 2018 - 72 - Revision G 10.8 8-Pin PDIP 300-mil (Package Code DA) W25Q32JV d p w Min --- 0.38 3.18 9.02 6.22 2.92 8.51 0° --- --- --- Symbol A A1 A2 D E E1 L eB θ° d w p Millimeters Nom --- --- 3.30 9.27 7.62 BSC 6.35 3.30 9.02 7° 2.54 1.52 0.46 Max 5.33 --- 3.43 10.16 6.48 3.81 9.53 15° --- --- --- Inches Nom --- --- 0.130 0.365 0.300 BSC 0.250 0.130 0.355 7° 0.100 0.060 0.018 Min --- 0.015 0.125 0.355 0.245 0.115 0.335 0° --- --- --- Max 0.210 --- 0.135 0.400 0.255 0.150 0.375 15° --- --- --- - 73 - 10.10 24-Ball TFBGA 8x6-mm (Package Code TB, 5x5 Ball Array) W25Q32JV N",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 167
  },
  {
    "text": "0.375 15° --- --- --- - 73 - 10.10 24-Ball TFBGA 8x6-mm (Package Code TB, 5x5 Ball Array) W25Q32JV Note: Ball land: 0.45mm. Ball Opening: 0.35mm PCB ball land suggested <= 0.35mm Symbol A A1 A2 b D D1 E E1 SE SD e Min --- 0.26 --- 0.35 7.90 Millimeters Nom --- 0.31 0.85 0.40 8.00 4.00 BSC Max 1.20 0.36 --- 0.45 8.10 Min --- 0.010 --- 0.014 0.311 Inches Nom --- 0.012 0.033 0.016 0.315 0.157 BSC Max 0.047 0.014 --- 0.018 0.319 5.90 6.00 6.10 0.232 0.236 0.240 4.00 BSC 1.00 TYP 1.00 TYP 1.00 BSC 0.157 BSC 0.039 TYP 0.039 TYP 0.039 BSC ccc --- --- 0.10 --- --- 0.0039 Publication Release Date: March 27, 2018 - 74 - Revision G 10.11 24-Ball TFBGA 8x6-mm (Package Code TC, 6x4 ball array) W25Q32JV Note: Ball land: 0.45mm. Ball Opening: 0.35mm PCB ball land suggested <= 0.35mm Symbol A A1 b D D1 E ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 168
  },
  {
    "text": "ote: Ball land: 0.45mm. Ball Opening: 0.35mm PCB ball land suggested <= 0.35mm Symbol A A1 b D D1 E E1 e Min --- 0.25 0.35 7.95 Millimeters Nom --- 0.30 0.40 8.00 5.00 BSC Max 1.20 0.35 0.45 8.05 Min --- 0.010 0.014 0.313 Inches Nom --- 0.012 0.016 0.315 0.197 BSC Max 0.047 0.014 0.018 0.317 5.95 6.00 6.05 0.234 0.236 0.238 3.00 BSC 1.00 BSC 0.118 BSC 0.039 BSC - 75 - 11. ORDERING INFORMATION W25Q32JV W(1) 25Q 32J V xx(2) I W = Winbond 25Q = SpiFlash Serial Flash Memory with 4KB sectors, Dual/Quad I/O 32J = 32M-bit V = 2.7V to 3.6V SN = 8-pin SOIC 150-mil ST = 8-pin VSOP 208-mil DA = 8-pin PDIP 300-mil ZE = 8-pad WSON 8x6mm TB = TFBGA 8x6-mm (5x5 ball array) SS = 8-pin SOIC 208-mil SF = 16-pin SOIC 300-mil ZP = WSON8 6x5-mm XG = XSON 4x4x0.45-mm TC = TFBGA 8x6-mm (6x4 ball array) I = Indus",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 169
  },
  {
    "text": "in SOIC 300-mil ZP = WSON8 6x5-mm XG = XSON 4x4x0.45-mm TC = TFBGA 8x6-mm (6x4 ball array) I = Industrial (-40°C to +85°C) J = Industrial Plus (-40°C to + 105°C) (3,4) Q(4) = Green Package (Lead-free, RoHS Compliant, Halogen-free (TBBA), Antimony-Oxide-free Sb2O3) with QE = 1 (fixed) in Status register-2. Backward compatible to FV family. M(5) = Green Package (Lead-free, RoHS Compliant, Halogen-free (TBBA), Antimony-Oxide-free Sb2O3) with QE = 0 (programmable) in Status register-2. New device ID is used to identify JV family Notes: 1. The “W” prefix is not included on the part marking. 2. Only the 2nd letter is used for the part marking; WSON package type ZP is not used for the part marking. 3. Standard bulk shipments are in Tube (shape E). Please specify alternate packing method, such as ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 170
  },
  {
    "text": " 3. Standard bulk shipments are in Tube (shape E). Please specify alternate packing method, such as Tape and Reel (shape T) or Tray (shape S), when placing orders. /HOLD function is disabled to support Standard, Dual and Quad I/O without user setting. 4. 5. For DTR, QPI supporting, please refer to W25Q32JV DTR datasheet. Publication Release Date: March 27, 2018 - 76 - Revision G W25Q32JV 11.1 Valid Part Numbers and Top Side Marking The following table provides the valid part numbers for the W25Q32JV SpiFlash Memory. Please contact Winbond for specific availability by density and package type. Winbond SpiFlash memories use a 12-digit Product Number for ordering. However, due to limited space, the Top Side Marking on all packages uses an abbreviated 10-digit number. W25Q32JV-IQ/JQ valid part",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 171
  },
  {
    "text": " the Top Side Marking on all packages uses an abbreviated 10-digit number. W25Q32JV-IQ/JQ valid part numbers: PACKAGE TYPE DENSITY PRODUCT NUMBER TOP SIDE MARKING SOIC-8 150mil SOIC-8 208-mil VSOP-8 208-mil SOIC-16 300-mil PDIP-8 300-mil 32M-bit 32M-bit 32M-bit SF SS SN ST(1) W25Q32JVSNIQ W25Q32JVSNJQ W25Q32JVSSIQ W25Q32JVSSJQ W25Q32JVSTIQ W25Q32JVSTJQ W25Q32JVSFIQ W25Q32JVSFJQ W25Q32JVDAIQ W25Q32JVDAJQ W25Q32JVZPIQ ZP(2) W25Q32JVZPJQ W25Q32JVZEIQ W25Q32JVZEJQ ZE(2) DA 32M-bit 32M-bit 32M-bit 32M-bit WSON-8 8x6mm WSON-8 6x5-mm XG 32M-bit XSON-8 4x4x0.45-mm TB(1) TFBGA-24 8x6-mm (5x5 Ball Array) 32M-bit TC(1) TFBGA-24 8x6-mm (6x4 Ball Array) 32M-bit W25Q32JVXGIQ W25Q32JVXGJQ W25Q32JVTBIQ W25Q32JVTBJQ W25Q32JVTCIQ W25Q32JVTCJQ 25Q32JVNIQ 25Q32JVNJQ 25Q32JVSIQ 25Q32JVSJQ 25Q32JVTIQ 25Q32JVTJQ",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 172
  },
  {
    "text": "32JVTBJQ W25Q32JVTCIQ W25Q32JVTCJQ 25Q32JVNIQ 25Q32JVNJQ 25Q32JVSIQ 25Q32JVSJQ 25Q32JVTIQ 25Q32JVTJQ 25Q32JVFIQ 25Q32JVFJQ 25Q32JVAIQ 25Q32JVAJQ 25Q32JVIQ 25Q32JVJQ 25Q32JVIQ 25Q32JVJQ Q32JVXGIQ Q32JVXGJQ 25Q32JVBIQ 25Q32JVBJQ 25Q32JVCIQ 25Q32JVCJQ Note: 1. These package types are special order, please contact Winbond for more information. 2. For WSON packages, the package type ZP and ZE is not used in the top side marking. - 77 - W25Q32JV W25Q32JV-IM/JM(2) valid part numbers: PACKAGE TYPE DENSITY PRODUCT NUMBER TOP SIDE MARKING SOIC-8 150mil SOIC-8 208-mil 32M-bit 32M-bit SS SN 25Q32JVNIM 25Q32JVNJM 25Q32JVSIM 25Q32JVSJM 25Q32JVIM ZP(2) 25Q32JVJM 25Q32JVFIM 25Q32JVFJM W25Q32JVSNIM W25Q32JVSNJM W25Q32JVSSIM W25Q32JVSSJM W25Q32JVZPIM W25Q32JVZPJM W25Q32JVSFIM W25Q32JVSFJM 32M-bit 32M-bit WS",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 173
  },
  {
    "text": "NJM W25Q32JVSSIM W25Q32JVSSJM W25Q32JVZPIM W25Q32JVZPJM W25Q32JVSFIM W25Q32JVSFJM 32M-bit 32M-bit WSON-8 6x5-mm SF SOIC-16 300-mil XG 32M-bit XSON-8 4x4x0.45-mm TB(1) TFBGA-24 8x6-mm (5x5 Ball Array) 32M-bit TC(1) TFBGA-24 8x6-mm (6x4 Ball Array) 32M-bit W25Q32JVXGIM W25Q32JVXGJM W25Q32JVTBIM W25Q32JVTBJM W25Q32JVTCIM W25Q32JVTCJM Q32JVXGIM Q32JVXGJM 25Q32JVBIM 25Q32JVBJM 25Q32JVCIM 25Q32JVCJM Note: 1. These package types are special order, please contact Winbond for more information. 2. For DTR, QPI supporting, please refer to W25Q32JV DTR datasheet. Publication Release Date: March 27, 2018 - 78 - Revision G W25Q32JV 12. REVISION HISTORY VERSION DATE PAGE DESCRIPTION A B C D E 2014/06/30 2016/03/21 2016/08/30 2016/11/03 2017/01/19 F 2017/05/11 G 2018/3/27 New Create Datasheet Removed “pre",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 174
  },
  {
    "text": "16/03/21 2016/08/30 2016/11/03 2017/01/19 F 2017/05/11 G 2018/3/27 New Create Datasheet Removed “preliminary” 4 71,73,74 Added data retention description Added TFBGA 5X5 Removed VSOP 208mil information 13 4-5,66,73-74 4-5,68,73-74 Updated Status Register-1 table Updated VSOP 208mil information Updated WSON 8X6 package information 13 21,76-77 5,91.98-99 13 61,63-64 4,76-78 Updated /WP information Updated SR-1 table Updated W25Q32JV-IM order information Updated SOIC8 150mil information Updated SR1 Figure Updated ICC3,tPP,tSLCH, tCHSL, tDVCH, tCHDX Added industrial plus information Trademarks Winbond and SpiFlash are trademarks of Winbond Electronics Corporation. All other marks are the property of their respective owner. Important Notice Winbond products are not designed, intended, authorize",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 175
  },
  {
    "text": "y of their respective owner. Important Notice Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages res",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 176
  },
  {
    "text": "n such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales. Information in this document is provided solely in connection with Winbond products. Winbond reserves the right to make changes, corrections, modifications or improvements to this document and the products and services described herein at any time, without notice. - 79 -",
    "source_file": "serial_flash_memory_quad_spi_W25Q32JVSSIQ_Winbond.pdf",
    "chunk_id": 177
  },
  {
    "text": "TACT SwitchTM 5.2mm Square Low-profile (Surface Mount Type) SKQG Series Available in two types - 0.8mm height without stem or 1.5mm height with stem. Detector Push Slide Rotary Encoders Power Dual-in-line Package Type TACT SwitchTM Custom- Products Sharp Feeling Soft Feeling Snap-in Type Surface Mount Type Radial Type 276 Product Line Product No. Operating force Operating direction SKQGAEE010 0.98N SKQGAAE010 1.57N SKQGACE010 2.55N SKQGAFE010 0.98N Vertical 0.25 SKQGABE010 1.57N SKQGADE010 2.55N SKQGAKE010 3.43N Travel （mm） Rating （max.） Rating （min.） Operating life （5mA 5V DC） Initial contact resistance Variety Minimum order unit （pcs.） Drawing No. 500,000cycles Without stem 5,000 1 50mA 12V DC 10BA 1V DC 50,000cycles 500,000cycles 100mΩ max. 100,000cycles With stem 4,000 2 Specification ",
    "source_file": "SKQGADE010_ALPS.pdf",
    "chunk_id": 0
  },
  {
    "text": "V DC 10BA 1V DC 50,000cycles 500,000cycles 100mΩ max. 100,000cycles With stem 4,000 2 Specification of Embossed Taping Package (Taping Packaging for Auto-insertion) Reel Size Plastic Reel Unit:mm (cid:0)(cid:1)(cid:2)(cid:3) (cid:4)(cid:1)(cid:5)(cid:6) Number of packages（pcs.） Series 1 reel 1 case /Japan 1 case /export packing SKQGAA SKQGAC SKQGAE SKQGAB SKQGAD SKQGAF SKQGAK 5,000 50,000 50,000 4,000 40,000 40,000 Tape width （mm） 12 Note 1. Please place purchase orders for taping products per minimum order unit (1 reel or a case). 2. For φ330mm diameter reel requirements, please contact us. Refer to P.306 for soldering conditions. TACT SwitchTM 5.2×5.2mm Low-profile (Surface Mount Type) SKQG Series Dimensions No. Photo Style Unit:mm PC board mounting hole dimensions （Viewed from switch mo",
    "source_file": "SKQGADE010_ALPS.pdf",
    "chunk_id": 1
  },
  {
    "text": "G Series Dimensions No. Photo Style Unit:mm PC board mounting hole dimensions （Viewed from switch mounting face） Without stem type 1 2 1 3 ø3 5.2 6.4 7 . 3 2 . 5 2 5 . 0 4 8 . 0 With stem type 1 2 ø2 5.2 6.4 3 5 . 0 7 . 3 2 . 5 4 Stem 2 . 1 5 . 1 8 . 0 Circuit Diagram 1 3 2 4 Prohibitted area of copper tracks 6 2 . 8 4 . Prohibitted area of copper tracks 6 . 2 8 . 4 2 4.4 8 2 4.4 8 Detector Push Slide Rotary Encoders Power Dual-in-line Package Type TACT SwitchTM Custom- Products Sharp Feeling Soft Feeling Snap-in Type Surface Mount Type Radial Type 277 TACT SwitchTM List of Varieties Sharp Feeling Type Series SKQU SKQB SKQE SKHC SKHK SKRW SKRM SKQR SKRB SKRR SKQG Photo Type Features d i r e c t i o n O p e r a t i n g Vertical Horizontal Dimensions （mm） Operation force coverage W D H 1N 5N",
    "source_file": "SKQGADE010_ALPS.pdf",
    "chunk_id": 2
  },
  {
    "text": "c t i o n O p e r a t i n g Vertical Horizontal Dimensions （mm） Operation force coverage W D H 1N 5N Ground terminal Operating temperature range p e r f o r m a n c e E l e c t r i c a l D u r a b i l i t y p e r f o r m a n c e E n v i r o n m e n t a l Insulation resistance Voltage proof Vibration Lifetime Cold Dry heat Damp heat 4–direction switch＋push switch Water–proof Horizontal type ● ― □10 ― ● 11.5 11.9 Snap–in Long Life ● ― ● Surface mount Long Stem Low–profile Low–profile and long life Low–profile ● ● ● ― ● ● ● ● □12 □3.7 □4.5 □4.8 7.5 7 □5.2 7.1 11.3 4.3 12 0.35 0.4 0.5 0.55 0.6 0.8 See the relevant pages for respective product descriptions ― ｰ30℃ to ＋85℃ 100MΩ min. 100V DC 250V AC for 1min. SKRW/RM/RB/RR : 100V AC for 1min. 10 to 55 to 10Hz/min., the amplitude is 1.5mm for all ",
    "source_file": "SKQGADE010_ALPS.pdf",
    "chunk_id": 3
  },
  {
    "text": "C for 1min. SKRW/RM/RB/RR : 100V AC for 1min. 10 to 55 to 10Hz/min., the amplitude is 1.5mm for all the frequencies, in the 3 direction of X, Y and Z for 2hours respectively Shall be in accordance with individual specifications. ｰ30±2℃ for 96h 80±2℃ for 96h 60±2℃, 90 to 95%RH for 96h Page 482 265 267 268 270 271 272 273 274 275 276 W：Width. The most outer dimension excluding terminal portion. D ：Depth. The most outer dimension excluding terminal portion. H ：Height. The minimum dimension if there are variances. ● TACT SwitchTM Soldering Conditions ………………………………………………………………………………………306 ● TACT SwitchTM Cautions ………………………………………………………………………………………………………307 ● Product Line of Knob for TACT SwitchTM……………………………………………………………………………………308 Note The automotive operating temperature range to be individually",
    "source_file": "SKQGADE010_ALPS.pdf",
    "chunk_id": 4
  },
  {
    "text": "………………………………………………………………………………308 Note The automotive operating temperature range to be individually discussed upon request. Detector Push Slide Rotary Encoders Power Dual-in-line Package Type TACT SwitchTM Custom- Products Sharp Feeling Soft Feeling Snap-in Type Surface Mount Type Radial Type 248 TACT SwitchTM Soldering Conditions Condition for Reflow Available for Surface Mount Type. 1. Heating method: Double heating method with infrared heater. 2. Temperature measurement: Thermocouple 0.1 to 0.2φ CA（K）or CC（T）at solder joints（copper foil surface）. A heat resistive tape 3. Temperature profile should be used to fix thermocouple. Temperature (˚C ) 180 150 260˚C max. 3 sec max. 230˚C Time 120 sec max.（ pre-heating ） 40s max. 3 to 4min. Time inside soldering equipment Note 1. The above tempe",
    "source_file": "SKQGADE010_ALPS.pdf",
    "chunk_id": 5
  },
  {
    "text": " sec max.（ pre-heating ） 40s max. 3 to 4min. Time inside soldering equipment Note 1. The above temperature shall be measured on the mounting surface of a PC board. There are cases where the PC board's temperature greatly differs from that of the switch, depending on the material, size, thickness of PC boards and others. The above-stated conditions shall also apply to switch surface temperatures. 2. Soldering conditions differ depending on reflow soldering machines. Prior verification of soldering condition is highly recommended. Conditions for Auto-dip Available for Snap-in Type and Radial Type （Except SKHJ, SKHL, SKQJ, SKQK, SKEG series） Items Condition Manual Soldering（Except SKRT Series） Items Soldering temperature Duration of soldering Condition 350℃max. 3s max. Flux built-up Mounting ",
    "source_file": "SKQGADE010_ALPS.pdf",
    "chunk_id": 6
  },
  {
    "text": "Items Soldering temperature Duration of soldering Condition 350℃max. 3s max. Flux built-up Mounting surface should not be exposed to fluk Capacity of soldering iron 60W max. Preheating temperature Ambient temperature of the soldered surface of PC board. 100℃ max. Preheating time Soldering temperature 60s max. 260℃ max. Duration of immersion 5s max. Number of soldering 2times max. Notes 1. Consult with us for availability of TACT SwitchTM washing. 2. Prevent flux penetration from the top side of the TACT SwitchTM. 3. Switch terminals and a PC board should not be coated with flux prior to soldering. 4. The second soldering should be done after the switch is stable with normal temperature. 5. Use the flux with a specific gravity of min 0.81. （EC-19S-8 by TAMURA Corporation, or equivalents.） D",
    "source_file": "SKQGADE010_ALPS.pdf",
    "chunk_id": 7
  },
  {
    "text": "se the flux with a specific gravity of min 0.81. （EC-19S-8 by TAMURA Corporation, or equivalents.） Detector Push Slide Rotary Encoders Power Dual-in-line Package Type TACT SwitchTM Custom- Products Sharp Feeling Soft Feeling Snap-in Type Surface Mount Type Radial Type 306 Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: ALPS: SKQGAFE010 SKQGAAE010 SKQGAEE010 SKQGADE010 SKQGABE010 SKQGACE010 SKQGAKE010",
    "source_file": "SKQGADE010_ALPS.pdf",
    "chunk_id": 8
  },
  {
    "text": "www.vishay.com Ambient Light Sensor TEMT6000X01 Vishay Semiconductors 18527 DESCRIPTION TEMT6000X01 ambient light sensor is a silicon NPN epitaxial planar phototransistor in a miniature transparent 1206 package for surface mounting. It is sensitive to visible light much like the human eye and has peak sensitivity at 570 nm. FEATURES • Package type: surface mount • Package form: 1206 • Dimensions (L x W x H in mm): 4 x 2 x 1.05 • AEC-Q101 qualified • High photo sensitivity • Adapted to human eye responsivity • Angle of half sensitivity:  = ± 60° • Floor life: 168 h, MSL 3, acc. J-STD-020 • Lead (Pb)-free reflow soldering • Compliant to RoHS Directive 2002/95/EC and in accordance to WEEE 2002/96/EC Note Please see document “Vishay Material Category Policy”: www.vishay.com/doc?99902 APPLICAT",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 0
  },
  {
    "text": "/96/EC Note Please see document “Vishay Material Category Policy”: www.vishay.com/doc?99902 APPLICATIONS Ambient light sensor for control of display backlight dimming in LCD displays and keypad backlighting of mobile devices and in industrial on/off-lighting operation. • Automotive sensors • Mobile phones • Notebook computers • PDA’s • Cameras • Dashboards PRODUCT SUMMARY COMPONENT TEMT6000X01 IPCE (μA) 50  (deg) ± 60 0.5 (nm) 440 to 800 Note • Test condition see table “Basic Characteristics” ORDERING INFORMATION ORDERING CODE TEMT6000X01 Note • MOQ: minimum order quantity PACKAGING Tape and reel REMARKS PACKAGE FORM MOQ: 3000 pcs, 3000 pcs/reel 1206 ABSOLUTE MAXIMUM RATINGS (Tamb = 25 °C, unless otherwise specified) PARAMETER TEST CONDITION SYMBOL VALUE UNIT Collector emitter voltage Em",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 1
  },
  {
    "text": " unless otherwise specified) PARAMETER TEST CONDITION SYMBOL VALUE UNIT Collector emitter voltage Emitter collector voltage Collector current Power dissipation VCEO VECO IC PV 6 1.5 20 100 V V mA mW Rev. 1.9, 23-Aug-11 1 For technical questions, contact: detectortechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Document Number: 81579 www.vishay.com TEMT6000X01 Vishay Semiconductors ABSOLUTE MAXIMUM RATINGS (Tamb = 25 °C, unless otherwise specified) PARAMETER TEST CONDITION SYMBOL Junction temperature Operating temperature range Storage temperature range Soldering temperature Acc. reflow solder profile fig. 8 Thermal resistance junction/ambient S",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 2
  },
  {
    "text": " range Soldering temperature Acc. reflow solder profile fig. 8 Thermal resistance junction/ambient Soldered on PCB with pad dimensions: 4 mm x 4 mm Tj Tamb Tstg Tsd RthJA 125 100 ) W m ( VALUE 100 - 40 to + 100 - 40 to + 100 260 450 UNIT °C °C °C °C K/W n o i t a p s s D i i r e w o P - V P 75 50 25 0 0 RthJA = 450 K/W 20 40 60 80 100 94 8308 Tamb - Ambient Temperature (°C) Fig. 1 - Power Dissipation Limit vs. Ambient Temperature BASIC CHARACTERISTICS (Tamb = 25 °C, unless otherwise specified) PARAMETER TEST CONDITION SYMBOL MIN. TYP. MAX. UNIT Collector emitter breakdown voltage Collector dark current Collector emitter capacitance Collector light current Temperature coefficient of IPCE Angle of half sensitivity Wavelength of peak sensitivity Range of spectral bandwidth IC = 0.1 mA VCE = 5",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 3
  },
  {
    "text": "e of half sensitivity Wavelength of peak sensitivity Range of spectral bandwidth IC = 0.1 mA VCE = 5 V, E = 0 VCE = 0 V, f = 1 MHz, E = 0 EV = 20 lx, CIE illuminant A, VCE = 5 V EV = 100 lx, CIE illuminant A, VCE = 5 V CIE illuminant A LED, white Collector emitter saturation voltage EV = 20 lx, CIE illuminant A, IPCE = 1.2 μA 6 3.5 VCEO ICEO CCEO IPCE IPCE TKIPCE TKIPCE  p 0.5 VCEsat 50 16 3 16 10 50 1.18 0.9 ± 60 570 440 to 800 0.1 V nA pF μA μA %/K %/K deg nm nm V Rev. 1.9, 23-Aug-11 2 For technical questions, contact: detectortechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Document Number: 81579 TEMT6000X01 Vishay Semiconductors f = 1 MH",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 4
  },
  {
    "text": " FORTH AT www.vishay.com/doc?91000 Document Number: 81579 TEMT6000X01 Vishay Semiconductors f = 1 MHz www.vishay.com BASIC CHARACTERISTICS (Tamb = 25 °C, unless otherwise specified) 10-6 -7 10 10-8 10-9 10-10 10-11 ) A ( t n e r r u C k r a D r o t c e l l o C - 10-12 O E C I 10-13 - 40 19758 VCE = 5 V 0 - 20 80 T - Ambient Temperature (°C) 40 60 20 amb ) F p ( e c n a t i c a p a C r e t t i m E r o t c e l l o C - 0 E C C 100 25 20 15 10 5 0 0.1 1.0 VCE - Collector Emitter Voltage (V) 10.0 19762 Fig. 1 - Collector Dark Current vs. Ambient Temperature Fig. 4 - Collector Emitter Capacitance vs. Collector Emitter Voltage t n e r r u C o o h P e v i t t l a e R - l e r E C P I 2.2 2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 - 40 19759 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 y t i v i t i s n e",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 5
  },
  {
    "text": "1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 - 40 19759 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 y t i v i t i s n e S l a r t c e p S e v i t a e R l - l e r ) λ ( S VCE = 5 V, white LED 0 - 20 80 Tamb - Ambient Temperature (°C) 20 60 40 100 0.0 300 400 500 600 700 800 900 1000 1100 λ - Wavelength (nm) 20019 Fig. 2 - Relative Photo Current vs. Ambient Temperature Fig. 5 - Relative Spectral Sensitivity vs. Wavelength 1000 100 10 ) A µ ( t n e r r u C o t o h P - E C P I y t i v i t i s n e S e v i t a e R l - l e r S 1.0 0.9 0.8 0.7 0° 10° 20° 30° 40° 50° 60° 70° 80° t n e m e c a p s D i l l r a u g n A - ϕ 1 10 19760 100 E v - Illuminance (Ix) 1000 0.6 0.4 0.2 0 94 8318 Fig. 3 - Photo Current vs. Illuminance Fig. 6 - Relative Radiant Sensitivity vs. Angular Displacement Rev. 1.9, 23-Aug-11 3 For technic",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 6
  },
  {
    "text": "nce Fig. 6 - Relative Radiant Sensitivity vs. Angular Displacement Rev. 1.9, 23-Aug-11 3 For technical questions, contact: detectortechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Document Number: 81579 www.vishay.com REFLOW SOLDER PROFILE 255 °C 240 °C 217 °C 300 250 200 150 100 ) C ° ( e r u t a r e p m e T max. 260 °C 245 °C max. 30 s max. 120 s max. 100 s 50 max. ramp up 3 °C/s max. ramp down 6 °C/s 0 0 50 100 150 200 250 300 19841 Time (s) Fig. 7 - Lead (Pb)-free Reflow Solder Profile acc. J-STD-020D PACKAGE DIMENSIONS in millimeters TEMT6000X01 Vishay Semiconductors DRYPACK Devices are packed in moisture barrier bags (MBB) to prevent the ",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 7
  },
  {
    "text": "0X01 Vishay Semiconductors DRYPACK Devices are packed in moisture barrier bags (MBB) to prevent the products from moisture absorption during transportation and storage. Each bag contains a desiccant. FLOOR LIFE Time between soldering and removing from MBB must not exceed the time indicated in J-STD-020: Moisture sensitivity: level 3 Floor life: 168 h Conditions: Tamb < 30 °C, RH < 60 % DRYING In case of moisture absorption devices should be baked before soldering. Conditions see J-STD-020 or label. Devices taped on reel dry using recommended conditions: 192 h at 40 °C (+ 5 °C), RH < 5 % or 96 h at 60 °C (+ 5 °C), RH < 5 %. 18464 Rev. 1.9, 23-Aug-11 4 For technical questions, contact: detectortechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HE",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 8
  },
  {
    "text": "rtechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Document Number: 81579 www.vishay.com BLISTER TAPE DIMENSIONS in millimeters TEMT6000X01 Vishay Semiconductors 20876 REEL DIMENSIONS in millimeters Volume: 3000 pcs/reel 20874 Rev. 1.9, 23-Aug-11 5 For technical questions, contact: detectortechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Document Number: 81579 www.vishay.com Disclaimer Legal Disclaimer Notice Vishay  ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE T",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 9
  },
  {
    "text": " Notice Vishay  ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE. Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product. Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, in",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 10
  },
  {
    "text": "d all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability. Statements regarding the suitability of products for certain types of applications are based on Vishay’s knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer’s responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular applicatio",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 11
  },
  {
    "text": "the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer’s technical experts. Product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed therein. Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers us",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 12
  },
  {
    "text": "on in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners. © 2017 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED Revision: 08-Feb-17 1 Document Number: 91000",
    "source_file": "TEMT6000X01_Vishay_Semiconductor.pdf",
    "chunk_id": 13
  },
  {
    "text": "1-2295018-2 C, 3.1 Gen 1, Receptacle, 1 Port, Mid Mount, Right Angle, Tape & Reel, Surface 1-2295018-2  ACTIVE Mount, Cable-to-Board, 10000, 24 Position, USB Connectors TE Internal : 1-2295018-2 C, 3.1 Gen 1, Receptacle, 1 Port, Mid Mount, Right Angle, Tape & Reel, Surface Mount, Cable-to-Board, 10000, 24 Position, USB Connectors View on TE.com > Connectors > Audio & Video Connectors > USB Connectors USB Adapter Type: C USB Version: 3.1 Gen 1 Connector & Housing Type: Receptacle Number of Ports: 1 PCB Mount Location: Mid Mount Features Industry Standards Industry Standard Body Features Shell Plating Material Offset Shell Plating Finish Contact Features Contact Underplating Material Contact Mating Area Plating Material IEC Nickel .65 mm Bright Nickel Gold Contact Mating Area Plating Materi",
    "source_file": "usb_c_adapter.pdf",
    "chunk_id": 0
  },
  {
    "text": "Mating Area Plating Material IEC Nickel .65 mm Bright Nickel Gold Contact Mating Area Plating Material Thickness .75 µm[30 µin] Contact Current Rating (Max) Packaging Features Packaging Quantity Packaging Method Housing Features Housing Material Housing Color Body Orientation Centerline (Pitch) 5 A 800 Tape & Reel High Temperature Thermoplastic Black Right Angle .5 mm[.019 in]  For support call+1 800 522 6752 12/19/2024 07:53PM | Page 1 1-2295018-2 C, 3.1 Gen 1, Receptacle, 1 Port, Mid Mount, Right Angle, Tape & Reel, Surface Mount, Cable-to-Board, 10000, 24 Position, USB Connectors Centerline (Pitch) Mechanical Attachment Locking Feature PCB Mount Location PCB Mount Retention Type Connector Mounting Type Configuration Features Panel Ground Location Number of Ports Number of Positions Pro",
    "source_file": "usb_c_adapter.pdf",
    "chunk_id": 1
  },
  {
    "text": "r Mounting Type Configuration Features Panel Ground Location Number of Ports Number of Positions Product Type Features Grounding Options Ground Feature Type Integral Locking Latch USB Adapter Type USB Version Connector & Housing Type Connector System Sealable Connector & Contact Terminates To USB Connector Type Termination Features .5 mm[.019 in] Without Mid Mount SMT + Through Hole Board Mount Right/Left 1 24 Panel Ground M2 Threaded Hole Without C 3.1 Gen 1 Receptacle Cable-to-Board No Printed Circuit Board USB 3.1 Type-C Termination Method to PCB Surface Mount Usage Conditions Soldering Temperature (Max) Mating Cycles (Max) 260 °C[500 °F] 10000 Operating Temperature Range -30 – 85 °C[-22 – 185 °F] Operation/Application Circuit Application Other EU RoHS Compliance EU ELV Compliance Signa",
    "source_file": "usb_c_adapter.pdf",
    "chunk_id": 2
  },
  {
    "text": "– 185 °F] Operation/Application Circuit Application Other EU RoHS Compliance EU ELV Compliance Signal Compliant Compliant For support call+1 800 522 6752 Product Compliance  12/19/2024 07:53PM | Page 2 1-2295018-2 C, 3.1 Gen 1, Receptacle, 1 Port, Mid Mount, Right Angle, Tape & Reel, Surface Mount, Cable-to-Board, 10000, 24 Position, USB Connectors Product Compliance For compliance documentation, visit the product page on TE.com> EU RoHS Directive 2011/65/EU EU ELV Directive 2000/53/EC Compliant Compliant China RoHS 2 Directive MIIT Order No 32, 2016 No Restricted Materials Above Threshold EU REACH Regulation (EC) No. 1907/2006 Current ECHA Candidate List: JUNE 2024 Halogen Content (241) Candidate List Declared Against: JUNE 2024 (241) Does not contain REACH SVHC Low Halogen - Br, Cl, F, ",
    "source_file": "usb_c_adapter.pdf",
    "chunk_id": 3
  },
  {
    "text": "ndidate List Declared Against: JUNE 2024 (241) Does not contain REACH SVHC Low Halogen - Br, Cl, F, I < 900 ppm per homogenous material. Also BFR/CFR/PVC Free Solder Process Capability Reflow solder capable to 260°C Product Compliance Disclaimer This information is provided based on reasonable inquiry of our suppliers and represents our current actual knowledge based on the information they provided. This information is subject to change. The part numbers that TE has identified as EU RoHS compliant have a maximum concentration of 0.1% by weight in homogenous materials for lead, hexavalent chromium, mercury, PBB, PBDE, DBP, BBP, DEHP, DIBP, and 0.01% for cadmium, or qualify for an exemption to these limits as defined in the Annexes of Directive 2011/65/EU (RoHS2). Finished electrical and el",
    "source_file": "usb_c_adapter.pdf",
    "chunk_id": 4
  },
  {
    "text": "o these limits as defined in the Annexes of Directive 2011/65/EU (RoHS2). Finished electrical and electronic equipment products will be CE marked as required by Directive 2011/65/EU. Components may not be CE marked. Additionally, the part numbers that TE has identified as EU ELV compliant have a maximum concentration of 0.1% by weight in homogenous materials for lead, hexavalent chromium, and mercury, and 0.01% for cadmium, or qualify for an exemption to these limits as defined in the Annexes of Directive 2000/53/EC (ELV). Regarding the REACH Regulation, the information TE provides on SVHC in articles for this part number is based on the latest European Chemicals Agency (ECHA) ‘Guidance on requirements for substances in articles’ posted at this URL: https://echa.europa.eu/guidance-document",
    "source_file": "usb_c_adapter.pdf",
    "chunk_id": 5
  },
  {
    "text": "equirements for substances in articles’ posted at this URL: https://echa.europa.eu/guidance-documents/guidance-on- reach Compatible Parts TE Part 1-2305018-2 TE Part 2480803-1 TE Part 2480843-1 TE Part 2480790-1 USB TYPE C, REC ON BOARD DUAL USB C Charge-only,6 Pin, Vertical, USB C Charge-only,6 Pin, Mid, 3u GF USB C Charge-only,6 Pin, Vertical, SMT Short Long  For support call+1 800 522 6752 12/19/2024 07:53PM | Page 3 1-2295018-2 C, 3.1 Gen 1, Receptacle, 1 Port, Mid Mount, Right Angle, Tape & Reel, Surface Mount, Cable-to-Board, 10000, 24 Position, USB Connectors TE Part 2479774-1 TE Part 2479774-2 TE Part 2480842-1 TE Part 2295018-2 USB C Charge-only,6 Pin, Top, 1u GF USB C Charge-only,6 Pin, Top, 3u GF USB C Charge-only,6 Pin, Vert, Long, SPLASH PROOF USB TYPE C REC, Lock DUAL SMT Cu",
    "source_file": "usb_c_adapter.pdf",
    "chunk_id": 6
  },
  {
    "text": "6 Pin, Top, 3u GF USB C Charge-only,6 Pin, Vert, Long, SPLASH PROOF USB TYPE C REC, Lock DUAL SMT Customers Also Bought TE Part 5747250-6 TE Part 5745781-6 TE Part 2-644488-6 TE Part 3-2176054-4 09 MSFL PLUG RA 318 (SL,FM) 09 MSFL RCPT RA 318 (SL,FM) 06P MTA100 SHRD HDR F/L R/A SN RLP73M 2A R033 5% 5K RL TE Part 796690-3 TE Part 3-1879215-9 TE Part 282837-7 TE Part L9000168-01 TERMI-BLOK PCB MOUNT 3P CPF 0402 10K5 0.1% 25PPM 1K RL TERMI-BLOK PCB MOUNT 7P Antenna 2.45/5.8GHz WRT Monopole SMA TE Part CONREVSMA008 TE Part 119975-E RP-SMA Jack 50 Ohm PCB Through IBRFHG VE 06 CSI 208 BAG J 3 119979 Hole IBRI Documents Product Drawings USB TYPE C, REC OFFSET 0.65MM DUAL SMT English CAD Files 3D PDF 3D Customer View Model ENG CVM CVM 1-2295018-2 B.2d dxf.zip For support call+1 800 522 6752 Englis",
    "source_file": "usb_c_adapter.pdf",
    "chunk_id": 7
  },
  {
    "text": "F 3D Customer View Model ENG CVM CVM 1-2295018-2 B.2d dxf.zip For support call+1 800 522 6752 English  12/19/2024 07:53PM | Page 4 1-2295018-2 C, 3.1 Gen 1, Receptacle, 1 Port, Mid Mount, Right Angle, Tape & Reel, Surface Mount, Cable-to-Board, 10000, 24 Position, USB Connectors English Customer View Model ENG CVM CVM 1-2295018-2 B.3d igs.zip English Customer View Model ENG CVM CVM 1-2295018-2 B.3d stp.zip English By downloading the CAD file I accept and agree to the Terms and Conditions of use. Datasheets & Catalog Pages USB Type-C English USB Type-C CN Product Specifications Product Specification English  For support call+1 800 522 6752 12/19/2024 07:53PM | Page 5",
    "source_file": "usb_c_adapter.pdf",
    "chunk_id": 8
  }
]