 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LBP
Version: O-2018.06
Date   : Mon Feb 20 10:19:46 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: gray_data[1]
              (input port clocked by clk)
  Endpoint: lbp_data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LBP                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  gray_data[1] (in)                        0.04       5.54 f
  U157/Y (OAI2BB1X1)                       0.22       5.75 f
  U170/Y (OAI22X1)                         0.38       6.13 r
  U251/Y (OAI22XL)                         0.29       6.42 f
  U252/Y (OAI22XL)                         0.72       7.14 r
  U296/Y (AOI222XL)                        0.47       7.61 f
  U155/Y (AO21X2)                          0.39       8.00 f
  U154/Y (NAND2X2)                         0.10       8.10 r
  U153/CO (ACHCINX2)                       0.16       8.26 f
  U297/Y (OAI2BB1X1)                       0.26       8.53 f
  U298/Y (OAI211X4)                        0.38       8.91 r
  U158/Y (NAND2X1)                         0.27       9.18 f
  U299/Y (OAI21XL)                         0.35       9.53 r
  U150/Y (NAND2XL)                         0.24       9.76 f
  U300/Y (OAI31XL)                         0.30      10.06 r
  lbp_data_reg[0]/D (DFFRX1)               0.00      10.06 r
  data arrival time                                  10.06

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  lbp_data_reg[0]/CK (DFFRX1)              0.00      10.40 r
  library setup time                      -0.30      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                 -10.06
  -----------------------------------------------------------
  slack (MET)                                         0.04


1
