// Seed: 3020044147
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    output tri0 id_6
);
  logic id_7;
  logic id_8;
  assign id_4 = id_7;
  type_18(
      id_6[1], ~id_5
  );
  logic id_9;
  logic id_10;
  assign id_1 = id_8;
endmodule
