============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:41:39 am
  Module:                 UART_RX
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin                   Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock CLK)                 launch                                     0 R 
U0_edge_bit_counter
  edge_count_reg[1]/CK                                 100    +0       0 R 
  edge_count_reg[1]/QN      DFFRX1HVT          5  1.5   88  +518     518 F 
  g1327__5115/B                                               +0     518   
  g1327__5115/Y             NAND2X1HVT         1  0.3   40   +76     594 R 
  g1319__2802/B0                                              +0     594   
  g1319__2802/Y             OAI211X1HVT        1  0.2  185  +211     805 F 
  g1314__8428/B                                               +0     805   
  g1314__8428/Y             NAND2XLHVT         1  0.3   58  +151     956 R 
  g1303__9945/B0                                              +0     956   
  g1303__9945/Y             OAI211X1HVT        1  0.3  200  +231    1187 F 
  g1299__7482/D                                               +0    1187   
  g1299__7482/Y             NOR4X1HVT          2  0.5  173  +212    1399 R 
  g1297__1881/B                                               +0    1399   
  g1297__1881/Y             NAND2X1HVT         5  1.1  174  +219    1619 F 
  g1296/A                                                     +0    1619   
  g1296/Y                   INVXLHVT           1  0.2   46  +138    1757 R 
  g1288__1617/A0N                                             +0    1757   
  g1288__1617/Y             OAI2BB1X1HVT       2  0.6   84  +226    1982 R 
  g1278__4319/A                                               +0    1982   
  g1278__4319/Y             NAND2X1HVT         1  0.3   90  +138    2120 F 
  g1275__6260/B0                                              +0    2120   
  g1275__6260/Y             OAI31X1HVT         1  0.2   98   +76    2196 R 
  bit_count_reg[2]/D   <<<  DFFRX1HVT                         +0    2196   
  bit_count_reg[2]/CK       setup                      100  +214    2410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                 capture                                10000 R 
                            uncertainty                      -10    9990 R 
---------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    7580ps 
Start-point  : U0_edge_bit_counter/edge_count_reg[1]/CK
End-point    : U0_edge_bit_counter/bit_count_reg[2]/D

