<stg><name>radix2_bfly</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:0 %w_imag_val_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %w_imag_val

]]></Node>
<StgValue><ssdm name="w_imag_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1 %w_real_val_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %w_real_val

]]></Node>
<StgValue><ssdm name="w_real_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %b_imag_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_imag_read

]]></Node>
<StgValue><ssdm name="b_imag_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %b_real_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_real_read

]]></Node>
<StgValue><ssdm name="b_real_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="28" op_0_bw="16">
<![CDATA[
entry:6 %sext_ln10 = sext i16 %b_real_read_1

]]></Node>
<StgValue><ssdm name="sext_ln10"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="28" op_0_bw="14">
<![CDATA[
entry:7 %sext_ln10_1 = sext i14 %w_real_val_read

]]></Node>
<StgValue><ssdm name="sext_ln10_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="28" op_0_bw="16">
<![CDATA[
entry:8 %sext_ln10_2 = sext i16 %b_imag_read_1

]]></Node>
<StgValue><ssdm name="sext_ln10_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="28" op_0_bw="14">
<![CDATA[
entry:9 %sext_ln10_3 = sext i14 %w_imag_val_read

]]></Node>
<StgValue><ssdm name="sext_ln10_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:10 %mul_ln10 = mul i28 %sext_ln10, i28 %sext_ln10_1

]]></Node>
<StgValue><ssdm name="mul_ln10"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:11 %mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln10_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %a_imag_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_imag_read

]]></Node>
<StgValue><ssdm name="a_imag_read_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %a_real_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_real_read

]]></Node>
<StgValue><ssdm name="a_real_read_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:11 %mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln10_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:14 %mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:15 %mul_ln11_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_1

]]></Node>
<StgValue><ssdm name="mul_ln11_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:11 %mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln10_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:12 %sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_1

]]></Node>
<StgValue><ssdm name="sub_ln10"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:14 %mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:12 %sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_1

]]></Node>
<StgValue><ssdm name="sub_ln10"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %r_real = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="r_real"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:14 %mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:16 %add_ln11 = add i28 %mul_ln11_1, i28 %mul_ln11

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:16 %add_ln11 = add i28 %mul_ln11_1, i28 %mul_ln11

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %r_imag = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="r_imag"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:18 %add_ln45 = add i16 %r_real, i16 %a_real_read_1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:19 %add_ln46 = add i16 %r_imag, i16 %a_imag_read_1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20 %sub_ln47 = sub i16 %a_real_read_1, i16 %r_real

]]></Node>
<StgValue><ssdm name="sub_ln47"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %sub_ln48 = sub i16 %a_imag_read_1, i16 %r_imag

]]></Node>
<StgValue><ssdm name="sub_ln48"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
entry:22 %mrv = insertvalue i64 <undef>, i16 %add_ln45

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
entry:23 %mrv_1 = insertvalue i64 %mrv, i16 %add_ln46

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
entry:24 %mrv_2 = insertvalue i64 %mrv_1, i16 %sub_ln47

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
entry:25 %mrv_3 = insertvalue i64 %mrv_2, i16 %sub_ln48

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64">
<![CDATA[
entry:26 %ret_ln49 = ret i64 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
