

================================================================
== Vitis HLS Report for 'conv_fprop3_Pipeline_1'
================================================================
* Date:           Fri Mar 14 16:55:17 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop3_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.002 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        2|        ?|  6.600 ns|         ?|    1|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        0|        ?|         1|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       59|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       27|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       13|       86|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |empty_17_fu_69_p2  |         +|   0|  0|  18|          11|           1|
    |ap_condition_55    |       and|   0|  0|   2|           1|           1|
    |exitcond_fu_79_p2  |      icmp|   0|  0|  39|          32|          32|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  59|          44|          34|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|   11|         22|
    |empty_fu_32              |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |empty_fu_32  |  11|   0|   11|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  13|   0|   13|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|     conv_fprop3_Pipeline_1|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|     conv_fprop3_Pipeline_1|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|     conv_fprop3_Pipeline_1|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|     conv_fprop3_Pipeline_1|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|     conv_fprop3_Pipeline_1|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|     conv_fprop3_Pipeline_1|  return value|
|ap_ce                               |   in|    1|  ap_ctrl_hs|     conv_fprop3_Pipeline_1|  return value|
|c5_conv_layer2_map_common_address0  |  out|   10|   ap_memory|  c5_conv_layer2_map_common|         array|
|c5_conv_layer2_map_common_ce0       |  out|    1|   ap_memory|  c5_conv_layer2_map_common|         array|
|c5_conv_layer2_map_common_we0       |  out|    1|   ap_memory|  c5_conv_layer2_map_common|         array|
|c5_conv_layer2_map_common_d0        |  out|   64|   ap_memory|  c5_conv_layer2_map_common|         array|
|size                                |   in|   32|     ap_none|                       size|        scalar|
+------------------------------------+-----+-----+------------+---------------------------+--------------+

