\hypertarget{liftoff-assembler-riscv32-inl_8h}{}\doxysection{/mnt/\+V8\+Source\+Code/src/wasm/baseline/riscv/liftoff-\/assembler-\/riscv32-\/inl.h File Reference}
\label{liftoff-assembler-riscv32-inl_8h}\index{/mnt/V8SourceCode/src/wasm/baseline/riscv/liftoff-\/assembler-\/riscv32-\/inl.h@{/mnt/V8SourceCode/src/wasm/baseline/riscv/liftoff-\/assembler-\/riscv32-\/inl.h}}
{\ttfamily \#include \char`\"{}src/heap/mutable-\/page-\/metadata.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/liftoff-\/assembler.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/riscv/liftoff-\/assembler-\/riscv-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/wasm-\/objects.\+h\char`\"{}}\newline
Include dependency graph for liftoff-\/assembler-\/riscv32-\/inl.h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{liftoff-assembler-riscv32-inl_8h__incl}
\end{center}
\end{figure}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacev8}{v8}}
\begin{DoxyCompactList}\small\item\em This file provides additional API on top of the default one for making API calls, which come from embedder C++ functions. \end{DoxyCompactList}\item 
 \mbox{\hyperlink{namespacev8_1_1internal}{v8\+::internal}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm}{v8\+::internal\+::wasm}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff}{v8\+::internal\+::wasm\+::liftoff}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}}~lasm-\/$>$
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_ab81899758b78855c4e1d526e10887bc8}{I32\+\_\+\+BINOP}}(\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_ac46128e54af34f703385602cad4b58ef}{I32\+\_\+\+BINOP\+\_\+I}}(\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_af3413e2587fb14a3d29f1d4bfe7115a5}{I32\+\_\+\+SHIFTOP}}(\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_a49e7753456607be6ec0c335139987e79}{I32\+\_\+\+SHIFTOP\+\_\+I}}(\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv32-inl_8h_afc0efb241b31c8e71ea02c52b32f5448}{FP\+\_\+\+UNOP\+\_\+\+RETURN\+\_\+\+FALSE}}(\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}})
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{v8\+::internal\+::wasm\+::liftoff\+::\+Binop}} \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a494f106511f1c015b2f49e99fccea835}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Half\+Stack\+Slot}} (\mbox{\hyperlink{classint}{int}} offset, Reg\+Pair\+Half half)
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af2f6bfd23a52453d2ed8b621cd3ea66f}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Mem\+Op}} (Liftoff\+Assembler $\ast$assm, Register addr, Register offset, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, unsigned shift\+\_\+amount=0)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aff73ea33dca7e6455c75446bc081153d}{v8\+::internal\+::wasm\+::liftoff\+::\+Load}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Register base, int32\+\_\+t offset, Value\+Kind kind)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5b4ec0e2d6878faae66b90a7177d5f1d}{v8\+::internal\+::wasm\+::liftoff\+::\+Store}} (Liftoff\+Assembler $\ast$assm, Register base, int32\+\_\+t offset, Liftoff\+Register src, Value\+Kind kind)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_afcc56f7c6198a2afabbe0d866a9fffa4}{v8\+::internal\+::wasm\+::liftoff\+::push}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register reg, Value\+Kind kind)
\item 
Register \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_addca56c0e4ac70449d241cc5858f7cf9}{v8\+::internal\+::wasm\+::liftoff\+::\+Ensure\+No\+Alias}} (Assembler $\ast$assm, Register reg, Liftoff\+Register must\+\_\+not\+\_\+alias, Use\+Scratch\+Register\+Scope $\ast$temps)
\item 
Register \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a56aabd324d6a12a83c87baf8fe6b70db}{v8\+::internal\+::wasm\+::liftoff\+::\+Calculate\+Actual\+Address}} (Liftoff\+Assembler $\ast$lasm, Use\+Scratch\+Register\+Scope \&temps, Register addr\+\_\+reg, Register offset\+\_\+reg, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, Register result\+\_\+reg=no\+\_\+reg)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9e70ae654bfbc7bee5e847e829d17c72}{v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Binop64}} (Liftoff\+Assembler $\ast$lasm, Register dst\+\_\+addr, Register offset\+\_\+reg, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, Liftoff\+Register value, Liftoff\+Register result, Store\+Type type, Binop op)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1749754b32e6d79b2ebac63e7cac94c7}{v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Binop}} (Liftoff\+Assembler $\ast$lasm, Register dst\+\_\+addr, Register offset\+\_\+reg, \mbox{\hyperlink{classuintptr__t}{uintptr\+\_\+t}} offset\+\_\+imm, Liftoff\+Register value, Liftoff\+Register result, Store\+Type type, Binop op)
\item 
bool \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa621be2eae8cd60bbd47bdeb61683a5c}{v8\+::internal\+::wasm\+::liftoff\+::\+Is\+Reg\+In\+Reg\+Pair}} (Liftoff\+Register pair, Register reg)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a62cf99ca8db0e0ded65e3f740e6b8112}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit64\+Bit\+Shift\+Operation}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register src, Register amount, void(Macro\+Assembler\+::$\ast$emit\+\_\+shift)(Register, Register, Register, Register, Register, Register, Register))
\item 
Condition \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae129820b32e5fa64e0d428c2a994dae2}{v8\+::internal\+::wasm\+::liftoff\+::cond\+\_\+make\+\_\+unsigned}} (Condition cond)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
constexpr int32\+\_\+t \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4e2c88a1b277edff4d5512cea33585d7}{v8\+::internal\+::wasm\+::liftoff\+::k\+Low\+Word\+Offset}} = 0
\item 
constexpr int32\+\_\+t \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a199a8905e6ad71cd77470c2dfdce9039}{v8\+::internal\+::wasm\+::liftoff\+::k\+High\+Word\+Offset}} = 4
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}\label{liftoff-assembler-riscv32-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}} 
\index{liftoff-\/assembler-\/riscv32-\/inl.h@{liftoff-\/assembler-\/riscv32-\/inl.h}!\_\_@{\_\_}}
\index{\_\_@{\_\_}!liftoff-\/assembler-\/riscv32-\/inl.h@{liftoff-\/assembler-\/riscv32-\/inl.h}}
\doxysubsubsection{\texorpdfstring{\_\_}{\_\_}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+~lasm-\/$>$}



Definition at line 479 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.

\mbox{\Hypertarget{liftoff-assembler-riscv32-inl_8h_afc0efb241b31c8e71ea02c52b32f5448}\label{liftoff-assembler-riscv32-inl_8h_afc0efb241b31c8e71ea02c52b32f5448}} 
\index{liftoff-\/assembler-\/riscv32-\/inl.h@{liftoff-\/assembler-\/riscv32-\/inl.h}!FP\_UNOP\_RETURN\_FALSE@{FP\_UNOP\_RETURN\_FALSE}}
\index{FP\_UNOP\_RETURN\_FALSE@{FP\_UNOP\_RETURN\_FALSE}!liftoff-\/assembler-\/riscv32-\/inl.h@{liftoff-\/assembler-\/riscv32-\/inl.h}}
\doxysubsubsection{\texorpdfstring{FP\_UNOP\_RETURN\_FALSE}{FP\_UNOP\_RETURN\_FALSE}}
{\footnotesize\ttfamily \#define FP\+\_\+\+UNOP\+\_\+\+RETURN\+\_\+\+FALSE(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{bool} LiftoffAssembler::emit\_\#\#\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}}(\mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} dst, \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} src) \{ \(\backslash\)}
\DoxyCodeLine{    return \textcolor{keyword}{false};                                                              \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}


Definition at line 1653 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.

\mbox{\Hypertarget{liftoff-assembler-riscv32-inl_8h_ab81899758b78855c4e1d526e10887bc8}\label{liftoff-assembler-riscv32-inl_8h_ab81899758b78855c4e1d526e10887bc8}} 
\index{liftoff-\/assembler-\/riscv32-\/inl.h@{liftoff-\/assembler-\/riscv32-\/inl.h}!I32\_BINOP@{I32\_BINOP}}
\index{I32\_BINOP@{I32\_BINOP}!liftoff-\/assembler-\/riscv32-\/inl.h@{liftoff-\/assembler-\/riscv32-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I32\_BINOP}{I32\_BINOP}}
{\footnotesize\ttfamily \#define I32\+\_\+\+BINOP(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i32\_\#\#\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} lhs, \(\backslash\)}
\DoxyCodeLine{                                         \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rhs) \{             \(\backslash\)}
\DoxyCodeLine{    instruction(dst, lhs, rhs);                                      \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}


Definition at line 1412 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.

\mbox{\Hypertarget{liftoff-assembler-riscv32-inl_8h_ac46128e54af34f703385602cad4b58ef}\label{liftoff-assembler-riscv32-inl_8h_ac46128e54af34f703385602cad4b58ef}} 
\index{liftoff-\/assembler-\/riscv32-\/inl.h@{liftoff-\/assembler-\/riscv32-\/inl.h}!I32\_BINOP\_I@{I32\_BINOP\_I}}
\index{I32\_BINOP\_I@{I32\_BINOP\_I}!liftoff-\/assembler-\/riscv32-\/inl.h@{liftoff-\/assembler-\/riscv32-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I32\_BINOP\_I}{I32\_BINOP\_I}}
{\footnotesize\ttfamily \#define I32\+\_\+\+BINOP\+\_\+I(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i32\_\#\#\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}}\#\#\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} lhs, \(\backslash\)}
\DoxyCodeLine{                                            \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} imm) \{              \(\backslash\)}
\DoxyCodeLine{    instruction(dst, lhs, Operand(imm));                                \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}


Definition at line 1428 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.

\mbox{\Hypertarget{liftoff-assembler-riscv32-inl_8h_af3413e2587fb14a3d29f1d4bfe7115a5}\label{liftoff-assembler-riscv32-inl_8h_af3413e2587fb14a3d29f1d4bfe7115a5}} 
\index{liftoff-\/assembler-\/riscv32-\/inl.h@{liftoff-\/assembler-\/riscv32-\/inl.h}!I32\_SHIFTOP@{I32\_SHIFTOP}}
\index{I32\_SHIFTOP@{I32\_SHIFTOP}!liftoff-\/assembler-\/riscv32-\/inl.h@{liftoff-\/assembler-\/riscv32-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I32\_SHIFTOP}{I32\_SHIFTOP}}
{\footnotesize\ttfamily \#define I32\+\_\+\+SHIFTOP(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i32\_\#\#\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} src, \(\backslash\)}
\DoxyCodeLine{                                         \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} amount) \{          \(\backslash\)}
\DoxyCodeLine{    instruction(dst, src, amount);                                   \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}


Definition at line 1457 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.

\mbox{\Hypertarget{liftoff-assembler-riscv32-inl_8h_a49e7753456607be6ec0c335139987e79}\label{liftoff-assembler-riscv32-inl_8h_a49e7753456607be6ec0c335139987e79}} 
\index{liftoff-\/assembler-\/riscv32-\/inl.h@{liftoff-\/assembler-\/riscv32-\/inl.h}!I32\_SHIFTOP\_I@{I32\_SHIFTOP\_I}}
\index{I32\_SHIFTOP\_I@{I32\_SHIFTOP\_I}!liftoff-\/assembler-\/riscv32-\/inl.h@{liftoff-\/assembler-\/riscv32-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I32\_SHIFTOP\_I}{I32\_SHIFTOP\_I}}
{\footnotesize\ttfamily \#define I32\+\_\+\+SHIFTOP\+\_\+I(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i32\_\#\#\mbox{\hyperlink{flag-definitions_8h_a3ced3697c19e78b3fb4994a89f46945e}{name}}\#\#\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} src, \(\backslash\)}
\DoxyCodeLine{                                            \textcolor{keywordtype}{int} amount) \{               \(\backslash\)}
\DoxyCodeLine{    instruction(dst, src, amount \& 31);                                 \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}


Definition at line 1462 of file liftoff-\/assembler-\/riscv32-\/inl.\+h.

