<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4236" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4236{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4236{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4236{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4236{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_4236{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4236{left:69px;bottom:1060px;letter-spacing:-0.16px;word-spacing:-0.63px;}
#t7_4236{left:69px;bottom:1043px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_4236{left:69px;bottom:1017px;}
#t9_4236{left:95px;bottom:1020px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#ta_4236{left:203px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tb_4236{left:95px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_4236{left:95px;bottom:987px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_4236{left:69px;bottom:960px;}
#te_4236{left:95px;bottom:964px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tf_4236{left:390px;bottom:964px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tg_4236{left:95px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#th_4236{left:95px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#ti_4236{left:95px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.2px;}
#tj_4236{left:69px;bottom:887px;}
#tk_4236{left:95px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_4236{left:188px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_4236{left:69px;bottom:864px;}
#tn_4236{left:95px;bottom:868px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#to_4236{left:191px;bottom:868px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tp_4236{left:69px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_4236{left:69px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_4236{left:69px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_4236{left:69px;bottom:343px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_4236{left:69px;bottom:326px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_4236{left:69px;bottom:309px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_4236{left:69px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_4236{left:69px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tx_4236{left:69px;bottom:211px;letter-spacing:0.13px;}
#ty_4236{left:151px;bottom:211px;letter-spacing:0.15px;word-spacing:-0.01px;}
#tz_4236{left:69px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t10_4236{left:69px;bottom:172px;letter-spacing:-0.16px;word-spacing:-1.13px;}
#t11_4236{left:69px;bottom:155px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t12_4236{left:69px;bottom:132px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#t13_4236{left:69px;bottom:115px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#t14_4236{left:282px;bottom:777px;letter-spacing:0.13px;}
#t15_4236{left:87px;bottom:755px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t16_4236{left:104px;bottom:738px;letter-spacing:-0.13px;}
#t17_4236{left:217px;bottom:755px;letter-spacing:-0.08px;}
#t18_4236{left:197px;bottom:738px;letter-spacing:-0.13px;}
#t19_4236{left:248px;bottom:745px;}
#t1a_4236{left:71px;bottom:397px;letter-spacing:-0.15px;}
#t1b_4236{left:69px;bottom:375px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1c_4236{left:274px;bottom:755px;letter-spacing:-0.14px;}
#t1d_4236{left:557px;bottom:755px;letter-spacing:-0.14px;}
#t1e_4236{left:75px;bottom:713px;letter-spacing:-0.12px;}
#t1f_4236{left:75px;bottom:697px;letter-spacing:-0.12px;}
#t1g_4236{left:75px;bottom:680px;letter-spacing:-0.13px;}
#t1h_4236{left:75px;bottom:663px;letter-spacing:-0.12px;}
#t1i_4236{left:190px;bottom:713px;letter-spacing:-0.13px;}
#t1j_4236{left:274px;bottom:713px;}
#t1k_4236{left:321px;bottom:713px;letter-spacing:-0.11px;}
#t1l_4236{left:321px;bottom:692px;letter-spacing:-0.11px;}
#t1m_4236{left:321px;bottom:675px;letter-spacing:-0.11px;}
#t1n_4236{left:274px;bottom:651px;}
#t1o_4236{left:321px;bottom:651px;letter-spacing:-0.11px;}
#t1p_4236{left:321px;bottom:629px;letter-spacing:-0.12px;}
#t1q_4236{left:75px;bottom:605px;letter-spacing:-0.12px;}
#t1r_4236{left:191px;bottom:605px;letter-spacing:-0.12px;}
#t1s_4236{left:274px;bottom:605px;}
#t1t_4236{left:322px;bottom:605px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1u_4236{left:321px;bottom:588px;letter-spacing:-0.11px;}
#t1v_4236{left:321px;bottom:567px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_4236{left:274px;bottom:542px;}
#t1x_4236{left:321px;bottom:542px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#t1y_4236{left:321px;bottom:525px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t1z_4236{left:75px;bottom:501px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_4236{left:190px;bottom:501px;letter-spacing:-0.12px;}
#t21_4236{left:274px;bottom:501px;}
#t22_4236{left:321px;bottom:501px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t23_4236{left:321px;bottom:484px;letter-spacing:-0.11px;}
#t24_4236{left:321px;bottom:463px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t25_4236{left:274px;bottom:438px;}
#t26_4236{left:321px;bottom:438px;letter-spacing:-0.12px;}
#t27_4236{left:321px;bottom:422px;letter-spacing:-0.12px;word-spacing:-0.01px;}

.s1_4236{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4236{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4236{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4236{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4236{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4236{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_4236{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4236{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_4236{font-size:11px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_4236{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4236" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4236Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4236" style="-webkit-user-select: none;"><object width="935" height="1210" data="4236/4236.svg" type="image/svg+xml" id="pdf4236" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4236" class="t s1_4236">33-74 </span><span id="t2_4236" class="t s1_4236">Vol. 3C </span>
<span id="t3_4236" class="t s2_4236">INTEL® PROCESSOR TRACE </span>
<span id="t4_4236" class="t s3_4236">33.5.1 </span><span id="t5_4236" class="t s3_4236">VMX-Specific Packets and VMCS Controls </span>
<span id="t6_4236" class="t s4_4236">In all of the usages of VMX and Intel PT, a decoder in the host or VMM context can identify the occurrences of VMX </span>
<span id="t7_4236" class="t s4_4236">transitions with the aid of VMX-specific packets. There are four kinds of packets relevant to VMX: </span>
<span id="t8_4236" class="t s5_4236">• </span><span id="t9_4236" class="t s6_4236">VMCS packet. </span><span id="ta_4236" class="t s4_4236">The VMX transitions of individual VMs can be distinguished by a decoder using the VMCS- </span>
<span id="tb_4236" class="t s4_4236">pointer field in a VMCS packet. A VMCS packet is sent on a successful execution of VMPTRLD, and its VMCS- </span>
<span id="tc_4236" class="t s4_4236">pointer field stores the VMCS pointer loaded by that execution. See Section 33.4.2.15 for details. </span>
<span id="td_4236" class="t s5_4236">• </span><span id="te_4236" class="t s6_4236">The NR (non-root) bit in a PIP packet. </span><span id="tf_4236" class="t s4_4236">Normally, the NR bit is set in any PIP packet generated in VMX non- </span>
<span id="tg_4236" class="t s4_4236">root operation. In addition, PIP packets are generated with each VM entry and VM exit. Thus a transition of the </span>
<span id="th_4236" class="t s4_4236">NR bit from 0 to 1 indicates the occurrence of a VM entry, and a transition of 1 to 0 indicates the occurrence of </span>
<span id="ti_4236" class="t s4_4236">a VM exit. </span>
<span id="tj_4236" class="t s5_4236">• </span><span id="tk_4236" class="t s6_4236">CFE packet. </span><span id="tl_4236" class="t s4_4236">Identifies VM exit and VM entry operations. </span>
<span id="tm_4236" class="t s5_4236">• </span><span id="tn_4236" class="t s6_4236">EVD packet. </span><span id="to_4236" class="t s4_4236">Provides the exit reason and exit qualification for VM exits. </span>
<span id="tp_4236" class="t s4_4236">There are VMX controls that a VMM can set to conceal some of this VMX-specific information (by suppressing its </span>
<span id="tq_4236" class="t s4_4236">recording) and thereby prevent it from leaking across virtualization boundaries. There is one of these controls </span>
<span id="tr_4236" class="t s4_4236">(each of which is called “conceal VMX from PT”) of each type of VMX control. </span>
<span id="ts_4236" class="t s4_4236">The 0-settings of these VMX controls enable all VMX-specific packet information. The scenarios that would use </span>
<span id="tt_4236" class="t s4_4236">these default settings also do not require the VMM to use VMX MSR-load areas to enable and disable trace-packet </span>
<span id="tu_4236" class="t s4_4236">generation across VMX transitions. </span>
<span id="tv_4236" class="t s4_4236">If IA32_VMX_MISC[bit 14] reports 0, the 1-settings of the VMX controls in Table 33-52 are not supported, and </span>
<span id="tw_4236" class="t s4_4236">VM entry will fail on any attempt to set them. </span>
<span id="tx_4236" class="t s3_4236">33.5.2 </span><span id="ty_4236" class="t s3_4236">Managing Trace Packet Generation Across VMX Transitions </span>
<span id="tz_4236" class="t s4_4236">In tracing scenarios that collect packets for both VMX root operation and VMX non-root operation, a host executive </span>
<span id="t10_4236" class="t s4_4236">can manage the MSRs associated with trace packet generation directly. The states of these MSRs need not be modi- </span>
<span id="t11_4236" class="t s4_4236">fied across VMX transitions. </span>
<span id="t12_4236" class="t s4_4236">For tracing scenarios that collect packets only within VMX root operation or only within VMX non-root operation, the </span>
<span id="t13_4236" class="t s4_4236">VMM can toggle IA32_RTIT_CTL.TraceEn on VMX transitions. </span>
<span id="t14_4236" class="t s7_4236">Table 33-52. VMX Controls For Intel Processor Trace </span>
<span id="t15_4236" class="t s8_4236">Type of VMX </span>
<span id="t16_4236" class="t s8_4236">Control </span>
<span id="t17_4236" class="t s8_4236">Bit </span>
<span id="t18_4236" class="t s8_4236">Position </span>
<span id="t19_4236" class="t s9_4236">1 </span>
<span id="t1a_4236" class="t s2_4236">NOTES: </span>
<span id="t1b_4236" class="t s4_4236">1. These are the positions of the control bits in the relevant VMX control fields. </span>
<span id="t1c_4236" class="t s8_4236">Value </span><span id="t1d_4236" class="t s8_4236">Behavior </span>
<span id="t1e_4236" class="t sa_4236">Secondary </span>
<span id="t1f_4236" class="t sa_4236">processor-based </span>
<span id="t1g_4236" class="t sa_4236">VM-execution </span>
<span id="t1h_4236" class="t sa_4236">control </span>
<span id="t1i_4236" class="t sa_4236">19 </span><span id="t1j_4236" class="t sa_4236">0 </span><span id="t1k_4236" class="t sa_4236">Each PIP generated in VM non-root operation will set the NR bit. </span>
<span id="t1l_4236" class="t sa_4236">PSB+ in VMX non-root operation will include the VMCS packet, to ensure that the decoder </span>
<span id="t1m_4236" class="t sa_4236">knows which guest is currently in use. </span>
<span id="t1n_4236" class="t sa_4236">1 </span><span id="t1o_4236" class="t sa_4236">Each PIP generated in VMX non-root operation will clear the NR bit. </span>
<span id="t1p_4236" class="t sa_4236">PSB+ in VMX non-root operation will not include the VMCS packet. </span>
<span id="t1q_4236" class="t sa_4236">VM-exit control </span><span id="t1r_4236" class="t sa_4236">24 </span><span id="t1s_4236" class="t sa_4236">0 </span><span id="t1t_4236" class="t sa_4236">Each VM exit generates a PIP in which the NR bit is clear, and a CFE/EVD if Event Trace is </span>
<span id="t1u_4236" class="t sa_4236">enabled. </span>
<span id="t1v_4236" class="t sa_4236">In addition, SMM VM exits generate VMCS packets. </span>
<span id="t1w_4236" class="t sa_4236">1 </span><span id="t1x_4236" class="t sa_4236">VM exits do not generate PIPs, CFEs, or EVDs, and no VMCS packets are generated on SMM </span>
<span id="t1y_4236" class="t sa_4236">VM exits. </span>
<span id="t1z_4236" class="t sa_4236">VM-entry control </span><span id="t20_4236" class="t sa_4236">17 </span><span id="t21_4236" class="t sa_4236">0 </span><span id="t22_4236" class="t sa_4236">Each VM entry generates a PIP in which the NR bit is set (except VM entries that return </span>
<span id="t23_4236" class="t sa_4236">from SMM to VMX root operation), and a CFE if Event Trace is enabled. </span>
<span id="t24_4236" class="t sa_4236">In addition, VM entries that return from SMM generate VMCS packets. </span>
<span id="t25_4236" class="t sa_4236">1 </span><span id="t26_4236" class="t sa_4236">VM entries do not generate PIPs or CFEs, and no VMCS packets are generated on </span>
<span id="t27_4236" class="t sa_4236">VM entries that return from SMM. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
