
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -171.96

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -1.28

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -1.28

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.w[1][14]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][14]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.w[1][14]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.10    0.21    0.44    0.44 ^ u0.w[1][14]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         u0.w[1][14] (net)
                  0.21    0.00    0.44 ^ _16669_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.06    0.05    0.49 v _16669_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00326_ (net)
                  0.06    0.00    0.49 v u0.w[1][14]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][14]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.08    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa11_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa10_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa11_sr[7]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     4    0.10    0.37    0.54    0.54 ^ sa11_sr[7]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         sa11_sr[7] (net)
                  0.37    0.00    0.54 ^ _20082_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.07    0.10    0.21    0.75 ^ _20082_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _11168_ (net)
                  0.10    0.00    0.75 ^ _20083_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.07    0.81 v _20083_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _11169_ (net)
                  0.12    0.00    0.81 v _20084_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.18    0.13    0.95 ^ _20084_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _11170_ (net)
                  0.18    0.00    0.95 ^ _23292_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.15    0.09    1.04 v _23292_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14322_ (net)
                  0.15    0.00    1.04 v _23293_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.07    0.19    1.23 v _23293_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _14323_ (net)
                  0.07    0.00    1.23 v _23294_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.16    0.13    1.35 ^ _23294_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14324_ (net)
                  0.16    0.00    1.35 ^ _23304_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     3    0.11    0.28    0.20    1.56 v _23304_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _14334_ (net)
                  0.28    0.00    1.56 v _23306_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.20    0.20    1.75 ^ _23306_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14336_ (net)
                  0.20    0.00    1.75 ^ _23419_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.05    0.22    0.15    1.91 v _23419_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14444_ (net)
                  0.22    0.00    1.91 v _23421_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     8    0.13    0.32    0.26    2.17 ^ _23421_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15834_ (net)
                  0.32    0.00    2.17 ^ _31991_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.07    0.20    0.42    2.59 v _31991_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15836_ (net)
                  0.20    0.00    2.59 v _23361_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     2    0.04    0.14    0.13    2.72 ^ _23361_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _14386_ (net)
                  0.14    0.00    2.72 ^ _23413_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     8    0.15    0.39    0.25    2.97 v _23413_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _14438_ (net)
                  0.39    0.00    2.97 v _23444_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     4    0.06    0.32    0.31    3.28 ^ _23444_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14468_ (net)
                  0.32    0.00    3.28 ^ _23445_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     6    0.10    0.23    0.20    3.48 v _23445_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _14469_ (net)
                  0.23    0.00    3.48 v _23629_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.16    0.12    3.60 ^ _23629_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14652_ (net)
                  0.16    0.00    3.60 ^ _23632_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.09    3.69 v _23632_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _14655_ (net)
                  0.13    0.00    3.69 v _23637_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.17    0.11    3.80 ^ _23637_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _14660_ (net)
                  0.17    0.00    3.80 ^ _23638_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.10    0.08    3.88 v _23638_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14661_ (net)
                  0.10    0.00    3.88 v _23640_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.09    3.97 ^ _23640_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14663_ (net)
                  0.13    0.00    3.97 ^ _23641_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.07    4.04 v _23641_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14664_ (net)
                  0.10    0.00    4.04 v _23642_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.13    0.09    4.13 ^ _23642_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14665_ (net)
                  0.13    0.00    4.13 ^ _23680_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.07    0.05    4.18 v _23680_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00073_ (net)
                  0.07    0.00    4.18 v sa10_sr[1]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  4.18   data arrival time

                  0.00    3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ sa10_sr[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                         -0.10    2.90   library setup time
                                  2.90   data required time
-----------------------------------------------------------------------------
                                  2.90   data required time
                                 -4.18   data arrival time
-----------------------------------------------------------------------------
                                 -1.28   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa11_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa10_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa11_sr[7]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     4    0.10    0.37    0.54    0.54 ^ sa11_sr[7]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         sa11_sr[7] (net)
                  0.37    0.00    0.54 ^ _20082_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.07    0.10    0.21    0.75 ^ _20082_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _11168_ (net)
                  0.10    0.00    0.75 ^ _20083_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.07    0.81 v _20083_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _11169_ (net)
                  0.12    0.00    0.81 v _20084_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.18    0.13    0.95 ^ _20084_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _11170_ (net)
                  0.18    0.00    0.95 ^ _23292_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.15    0.09    1.04 v _23292_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14322_ (net)
                  0.15    0.00    1.04 v _23293_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.07    0.19    1.23 v _23293_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _14323_ (net)
                  0.07    0.00    1.23 v _23294_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.16    0.13    1.35 ^ _23294_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14324_ (net)
                  0.16    0.00    1.35 ^ _23304_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     3    0.11    0.28    0.20    1.56 v _23304_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _14334_ (net)
                  0.28    0.00    1.56 v _23306_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.20    0.20    1.75 ^ _23306_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14336_ (net)
                  0.20    0.00    1.75 ^ _23419_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.05    0.22    0.15    1.91 v _23419_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14444_ (net)
                  0.22    0.00    1.91 v _23421_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     8    0.13    0.32    0.26    2.17 ^ _23421_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15834_ (net)
                  0.32    0.00    2.17 ^ _31991_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.07    0.20    0.42    2.59 v _31991_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15836_ (net)
                  0.20    0.00    2.59 v _23361_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     2    0.04    0.14    0.13    2.72 ^ _23361_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _14386_ (net)
                  0.14    0.00    2.72 ^ _23413_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     8    0.15    0.39    0.25    2.97 v _23413_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _14438_ (net)
                  0.39    0.00    2.97 v _23444_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     4    0.06    0.32    0.31    3.28 ^ _23444_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14468_ (net)
                  0.32    0.00    3.28 ^ _23445_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     6    0.10    0.23    0.20    3.48 v _23445_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _14469_ (net)
                  0.23    0.00    3.48 v _23629_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.16    0.12    3.60 ^ _23629_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14652_ (net)
                  0.16    0.00    3.60 ^ _23632_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.09    3.69 v _23632_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _14655_ (net)
                  0.13    0.00    3.69 v _23637_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.17    0.11    3.80 ^ _23637_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _14660_ (net)
                  0.17    0.00    3.80 ^ _23638_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.10    0.08    3.88 v _23638_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14661_ (net)
                  0.10    0.00    3.88 v _23640_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.09    3.97 ^ _23640_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14663_ (net)
                  0.13    0.00    3.97 ^ _23641_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.07    4.04 v _23641_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14664_ (net)
                  0.10    0.00    4.04 v _23642_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.13    0.09    4.13 ^ _23642_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14665_ (net)
                  0.13    0.00    4.13 ^ _23680_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.07    0.05    4.18 v _23680_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00073_ (net)
                  0.07    0.00    4.18 v sa10_sr[1]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  4.18   data arrival time

                  0.00    3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ sa10_sr[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                         -0.10    2.90   library setup time
                                  2.90   data required time
-----------------------------------------------------------------------------
                                  2.90   data required time
                                 -4.18   data arrival time
-----------------------------------------------------------------------------
                                 -1.28   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.0230627059936523

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7225

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.24391992390155792

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9047

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa11_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa10_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sa11_sr[7]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.54    0.54 ^ sa11_sr[7]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.21    0.75 ^ _20082_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.07    0.81 v _20083_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.13    0.95 ^ _20084_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.09    1.04 v _23292_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.19    1.23 v _23293_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.13    1.35 ^ _23294_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.20    1.56 v _23304_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
   0.20    1.75 ^ _23306_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.15    1.91 v _23419_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.26    2.17 ^ _23421_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.42    2.59 v _31991_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.13    2.72 ^ _23361_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
   0.25    2.97 v _23413_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
   0.31    3.28 ^ _23444_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.20    3.48 v _23445_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
   0.12    3.60 ^ _23629_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.09    3.69 v _23632_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.11    3.80 ^ _23637_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.08    3.88 v _23638_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.09    3.97 ^ _23640_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.07    4.04 v _23641_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.09    4.13 ^ _23642_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.05    4.18 v _23680_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.00    4.18 v sa10_sr[1]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           4.18   data arrival time

   3.00    3.00   clock clk (rise edge)
   0.00    3.00   clock network delay (ideal)
   0.00    3.00   clock reconvergence pessimism
           3.00 ^ sa10_sr[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
  -0.10    2.90   library setup time
           2.90   data required time
---------------------------------------------------------
           2.90   data required time
          -4.18   data arrival time
---------------------------------------------------------
          -1.28   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[1][14]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][14]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.w[1][14]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.44    0.44 ^ u0.w[1][14]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.05    0.49 v _16669_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.49 v u0.w[1][14]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           0.49   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][14]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.08    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
4.1801

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-1.2771

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-30.551901

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.48e-01   1.66e-01   3.39e-07   5.14e-01   4.4%
Combinational          5.43e+00   5.61e+00   3.52e-06   1.10e+01  95.6%
Clock                  0.00e+00   0.00e+00   1.20e-07   1.20e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.77e+00   5.78e+00   3.98e-06   1.15e+01 100.0%
                          50.0%      50.0%       0.0%
