read -sv run_verilog_mult_mid/multiplier_32b_7c11769bd924b7831c8c1a8d9f9c27aa.v
synth -top main
flatten
opt
abc -fast -liberty NangateOpenCellLibrary_typical.lib -constr abc_constr -D 500
write_verilog run_yosys_mult_mid/multiplier_32b_7c11769bd924b7831c8c1a8d9f9c27aa_wo_flatten_yosys.v
