(S (NP (NP (NN Training)) (PP (IN of) (NP (NP (NP (JJ convolutional) (JJ neural) (NNS networks)) (-LRB- -LRB-) (NP (NNS CNNs)) (-RRB- -RRB-)) (PP (IN on) (NP (VBN embedded) (NNS platforms) (S (VP (TO to) (VP (VB support) (PP (IN on) (HYPH -) (NP (NN device) (NN learning))))))))))) (VP (VBZ is) (VP (VBG earning) (NP (JJ vital) (NN importance)) (PP (IN in) (NP (JJ recent) (NNS days))))) (. .))
(S (NP (NP (NNP Designing) (JJ flexible) (NN training)) (ADJP (RB hard) (HYPH -) (NP (NN ware)))) (VP (VBZ is) (ADJP (ADVP (RB much) (JJR more)) (JJ challenging) (PP (IN than) (NP (NN inference) (NN hardware)))) (, ,) (PP (IN due) (PP (IN to) (NP (NP (NN design) (NN complexity)) (CC and) (NP (JJ large) (NML (NN computation) (HYPH /) (NN memory)) (NN requirement)))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (DT an) (ADJP (NP (JJ automatic) (NN compiler)) (HYPH -) (VBN based)) (NNP FPGA) (NN accelerator)) (PP (IN with) (NP (NP (NML (CD 16) (HYPH -) (NN bit)) (NML (JJ fixed) (HYPH -) (NN point)) (NN precision)) (PP (IN for) (NP (JJ complete) (NN CNNtraining))) (, ,) (PP (VBG including) (NP (NP (NNP Forward) (NNP Pass) (PRN (-LRB- -LRB-) (NP (NN FP)) (-RRB- -RRB-))) (, ,) (NP (NNP Backward) (NNP Pass) (PRN (-LRB- -LRB-) (NP (NNP BP)) (-RRB- -RRB-))) (CC and) (NP (NN Weight) (NN Update) (PRN (-LRB- -LRB-) (NP (NN WU)) (-RRB- -RRB-))))))))) (. .))
(S (NP (PRP We)) (VP (VP (VBD implemented) (S (NP (DT an) (VBN optimized) (NNP RTL) (NN library)) (VP (TO to) (VP (VB perform) (NP (ADJP (NP (NN training)) (HYPH -) (JJ specific)) (NNS tasks)))))) (CC and) (VP (VBD developed) (NP (DT an) (NNP RTL) (NN compiler)) (S (VP (TO to) (ADVP (RB automatically)) (VP (VB generate) (NP (ADJP (NP (NN FPGA)) (HYPH -) (JJ synthesizable)) (NNP RTL)) (PP (VBN based) (PP (IN on) (NP (ADJP (NN user) (HYPH -) (VBN defined)) (NNS constraints))))))))) (. .))
(S (NP (PRP We)) (VP (VBP present) (SBAR (S (NP (NP (DT a) (JJ new) (NML (JJ cyclic) (NN weight)) (NML (NN storage) (HYPH /) (NN access)) (NN scheme)) (PP (IN for) (NP (NML (IN on) (HYPH -) (NN chip)) (NML (UCP (NP (NNP BRAM)) (CC and) (ADVP (IN off))) (HYPH -) (NN chip)) (NNP DRAMto)))) (ADVP (RB efficiently)) (VP (VP (VB implement) (NP (NN non-transpose))) (CC and) (VP (VB transpose) (NP (NNS operations)) (PP (IN during) (NP (NML (NN FP) (CC and) (NN BP)) (NNS phases))) (, ,) (ADVP (RB respectively))))))) (. .))
(S (NP (NP (NNP Representative) (NNPS CNNs)) (PP (IN for) (NP (NML (NNP CIFAR) (HYPH -) (CD 10)) (NN dataset)))) (VP (VBP are) (VP (VBN implemented) (CC and) (VBN trained) (PP (IN on) (NP (NP (NNP Intel) (NNP Stratix) (NML (CD 10) (HYPH -) (NNP GX)) (NNP FPGA)) (VP (VBG using) (NP (VBN proposed) (NN hardware) (NN architecture))))) (, ,) (S (VP (VBG demonstrating) (PRT (RP up)) (PP (IN to) (NP (CD 479) (NN GOPS) (NN performance))))))) (. .))
