Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun 10 12:04:28 2022
| Host         : YR-20220410PGVK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.013        0.000                      0                  295        0.122        0.000                      0                  295        2.845        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 12.500}       25.000          40.000          
  clk_out2_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       20.013        0.000                      0                  295        0.122        0.000                      0                  295       12.000        0.000                       0                   181  
  clk_out2_clk_wiz_0                                                                                                                                                    2.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.013ns  (required time - arrival time)
  Source:                 u4/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u4/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.294ns (29.081%)  route 3.156ns (70.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 23.715 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.736    -0.636    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.180 f  u4/v_cnt_reg[7]/Q
                         net (fo=3, routed)           1.258     1.078    u4/v_cnt[7]
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.152     1.230 f  u4/vs_reg_i_3/O
                         net (fo=2, routed)           0.840     2.070    u4/vs_reg_i_3_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.360     2.430 f  u4/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.457     2.886    u4/v_cnt[11]_i_4_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326     3.212 r  u4/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.602     3.814    u4/v_cnt[11]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N18                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    20.465 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.064    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.155 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.560    23.715    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[5]/C
                         clock pessimism              0.649    24.364    
                         clock uncertainty           -0.108    24.256    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.429    23.827    u4/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         23.827    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                 20.013    

Slack (MET) :             20.013ns  (required time - arrival time)
  Source:                 u4/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u4/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.294ns (29.081%)  route 3.156ns (70.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 23.715 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.736    -0.636    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.180 f  u4/v_cnt_reg[7]/Q
                         net (fo=3, routed)           1.258     1.078    u4/v_cnt[7]
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.152     1.230 f  u4/vs_reg_i_3/O
                         net (fo=2, routed)           0.840     2.070    u4/vs_reg_i_3_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.360     2.430 f  u4/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.457     2.886    u4/v_cnt[11]_i_4_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326     3.212 r  u4/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.602     3.814    u4/v_cnt[11]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N18                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    20.465 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.064    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.155 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.560    23.715    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[6]/C
                         clock pessimism              0.649    24.364    
                         clock uncertainty           -0.108    24.256    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.429    23.827    u4/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.827    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                 20.013    

Slack (MET) :             20.013ns  (required time - arrival time)
  Source:                 u4/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u4/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.294ns (29.081%)  route 3.156ns (70.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 23.715 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.736    -0.636    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.180 f  u4/v_cnt_reg[7]/Q
                         net (fo=3, routed)           1.258     1.078    u4/v_cnt[7]
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.152     1.230 f  u4/vs_reg_i_3/O
                         net (fo=2, routed)           0.840     2.070    u4/vs_reg_i_3_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.360     2.430 f  u4/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.457     2.886    u4/v_cnt[11]_i_4_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326     3.212 r  u4/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.602     3.814    u4/v_cnt[11]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N18                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    20.465 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.064    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.155 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.560    23.715    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[7]/C
                         clock pessimism              0.649    24.364    
                         clock uncertainty           -0.108    24.256    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.429    23.827    u4/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         23.827    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                 20.013    

Slack (MET) :             20.013ns  (required time - arrival time)
  Source:                 u4/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u4/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.294ns (29.081%)  route 3.156ns (70.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 23.715 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.736    -0.636    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.180 f  u4/v_cnt_reg[7]/Q
                         net (fo=3, routed)           1.258     1.078    u4/v_cnt[7]
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.152     1.230 f  u4/vs_reg_i_3/O
                         net (fo=2, routed)           0.840     2.070    u4/vs_reg_i_3_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.360     2.430 f  u4/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.457     2.886    u4/v_cnt[11]_i_4_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326     3.212 r  u4/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.602     3.814    u4/v_cnt[11]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N18                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    20.465 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.064    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.155 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.560    23.715    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[8]/C
                         clock pessimism              0.649    24.364    
                         clock uncertainty           -0.108    24.256    
    SLICE_X37Y86         FDRE (Setup_fdre_C_R)       -0.429    23.827    u4/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         23.827    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                 20.013    

Slack (MET) :             20.085ns  (required time - arrival time)
  Source:                 u4/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u4/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.294ns (29.731%)  route 3.058ns (70.269%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 23.715 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.736    -0.636    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.180 f  u4/v_cnt_reg[7]/Q
                         net (fo=3, routed)           1.258     1.078    u4/v_cnt[7]
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.152     1.230 f  u4/vs_reg_i_3/O
                         net (fo=2, routed)           0.840     2.070    u4/vs_reg_i_3_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.360     2.430 f  u4/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.457     2.886    u4/v_cnt[11]_i_4_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326     3.212 r  u4/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.504     3.716    u4/v_cnt[11]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  u4/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N18                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    20.465 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.064    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.155 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.560    23.715    u4/clk_out1
    SLICE_X37Y85         FDRE                                         r  u4/v_cnt_reg[1]/C
                         clock pessimism              0.624    24.339    
                         clock uncertainty           -0.108    24.231    
    SLICE_X37Y85         FDRE (Setup_fdre_C_R)       -0.429    23.802    u4/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                 20.085    

Slack (MET) :             20.085ns  (required time - arrival time)
  Source:                 u4/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u4/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.294ns (29.731%)  route 3.058ns (70.269%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 23.715 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.736    -0.636    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.180 f  u4/v_cnt_reg[7]/Q
                         net (fo=3, routed)           1.258     1.078    u4/v_cnt[7]
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.152     1.230 f  u4/vs_reg_i_3/O
                         net (fo=2, routed)           0.840     2.070    u4/vs_reg_i_3_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.360     2.430 f  u4/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.457     2.886    u4/v_cnt[11]_i_4_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326     3.212 r  u4/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.504     3.716    u4/v_cnt[11]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  u4/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N18                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    20.465 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.064    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.155 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.560    23.715    u4/clk_out1
    SLICE_X37Y85         FDRE                                         r  u4/v_cnt_reg[2]/C
                         clock pessimism              0.624    24.339    
                         clock uncertainty           -0.108    24.231    
    SLICE_X37Y85         FDRE (Setup_fdre_C_R)       -0.429    23.802    u4/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                 20.085    

Slack (MET) :             20.085ns  (required time - arrival time)
  Source:                 u4/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u4/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.294ns (29.731%)  route 3.058ns (70.269%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 23.715 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.736    -0.636    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.180 f  u4/v_cnt_reg[7]/Q
                         net (fo=3, routed)           1.258     1.078    u4/v_cnt[7]
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.152     1.230 f  u4/vs_reg_i_3/O
                         net (fo=2, routed)           0.840     2.070    u4/vs_reg_i_3_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.360     2.430 f  u4/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.457     2.886    u4/v_cnt[11]_i_4_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326     3.212 r  u4/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.504     3.716    u4/v_cnt[11]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  u4/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N18                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    20.465 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.064    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.155 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.560    23.715    u4/clk_out1
    SLICE_X37Y85         FDRE                                         r  u4/v_cnt_reg[3]/C
                         clock pessimism              0.624    24.339    
                         clock uncertainty           -0.108    24.231    
    SLICE_X37Y85         FDRE (Setup_fdre_C_R)       -0.429    23.802    u4/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                 20.085    

Slack (MET) :             20.085ns  (required time - arrival time)
  Source:                 u4/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u4/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.294ns (29.731%)  route 3.058ns (70.269%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 23.715 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.736    -0.636    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.180 f  u4/v_cnt_reg[7]/Q
                         net (fo=3, routed)           1.258     1.078    u4/v_cnt[7]
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.152     1.230 f  u4/vs_reg_i_3/O
                         net (fo=2, routed)           0.840     2.070    u4/vs_reg_i_3_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.360     2.430 f  u4/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.457     2.886    u4/v_cnt[11]_i_4_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326     3.212 r  u4/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.504     3.716    u4/v_cnt[11]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  u4/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N18                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    20.465 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.064    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.155 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.560    23.715    u4/clk_out1
    SLICE_X37Y85         FDRE                                         r  u4/v_cnt_reg[4]/C
                         clock pessimism              0.624    24.339    
                         clock uncertainty           -0.108    24.231    
    SLICE_X37Y85         FDRE (Setup_fdre_C_R)       -0.429    23.802    u4/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                 20.085    

Slack (MET) :             20.228ns  (required time - arrival time)
  Source:                 u4/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u4/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.294ns (30.727%)  route 2.917ns (69.273%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 23.716 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.736    -0.636    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.180 f  u4/v_cnt_reg[7]/Q
                         net (fo=3, routed)           1.258     1.078    u4/v_cnt[7]
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.152     1.230 f  u4/vs_reg_i_3/O
                         net (fo=2, routed)           0.840     2.070    u4/vs_reg_i_3_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.360     2.430 f  u4/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.457     2.886    u4/v_cnt[11]_i_4_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326     3.212 r  u4/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.363     3.575    u4/v_cnt[11]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  u4/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N18                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    20.465 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.064    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.155 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.561    23.716    u4/clk_out1
    SLICE_X37Y87         FDRE                                         r  u4/v_cnt_reg[10]/C
                         clock pessimism              0.624    24.340    
                         clock uncertainty           -0.108    24.232    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.429    23.803    u4/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         23.803    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 20.228    

Slack (MET) :             20.228ns  (required time - arrival time)
  Source:                 u4/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u4/v_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.294ns (30.727%)  route 2.917ns (69.273%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 23.716 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.736    -0.636    u4/clk_out1
    SLICE_X37Y86         FDRE                                         r  u4/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.180 f  u4/v_cnt_reg[7]/Q
                         net (fo=3, routed)           1.258     1.078    u4/v_cnt[7]
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.152     1.230 f  u4/vs_reg_i_3/O
                         net (fo=2, routed)           0.840     2.070    u4/vs_reg_i_3_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.360     2.430 f  u4/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.457     2.886    u4/v_cnt[11]_i_4_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326     3.212 r  u4/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.363     3.575    u4/v_cnt[11]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  u4/v_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    N18                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    20.465 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.064    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.155 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         1.561    23.716    u4/clk_out1
    SLICE_X37Y87         FDRE                                         r  u4/v_cnt_reg[11]/C
                         clock pessimism              0.624    24.340    
                         clock uncertainty           -0.108    24.232    
    SLICE_X37Y87         FDRE (Setup_fdre_C_R)       -0.429    23.803    u4/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         23.803    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 20.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.580    -0.484    u1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  u1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 r  u1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.287    u1/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y72         FDPE                                         r  u1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.847    -0.718    u1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  u1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.484    
    SLICE_X43Y72         FDPE (Hold_fdpe_C_D)         0.075    -0.409    u1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u4/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u4/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.871%)  route 0.070ns (33.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.585    -0.479    u4/clk_out1
    SLICE_X36Y87         FDRE                                         r  u4/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  u4/vs_reg_reg/Q
                         net (fo=2, routed)           0.070    -0.268    u4/vs_reg
    SLICE_X36Y87         FDRE                                         r  u4/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.854    -0.711    u4/clk_out1
    SLICE_X36Y87         FDRE                                         r  u4/vs_reg_d0_reg/C
                         clock pessimism              0.232    -0.479    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.076    -0.403    u4/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.591    -0.473    u1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y98         FDRE                                         r  u1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  u1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.091    -0.241    u1/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y98         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  u1/U0/DataEncoders[1].DataEncoder/pDataOutRaw[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    u1/U0/DataEncoders[1].DataEncoder/pDataOutRaw[3]_i_1_n_0
    SLICE_X42Y98         FDRE                                         r  u1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.861    -0.704    u1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  u1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.244    -0.460    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.121    -0.339    u1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.591    -0.473    u1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y98         FDRE                                         r  u1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  u1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.210    u1/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X42Y98         LUT2 (Prop_lut2_I0_O)        0.045    -0.165 r  u1/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.165    u1/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X42Y98         FDSE                                         r  u1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.861    -0.704    u1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  u1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.244    -0.460    
    SLICE_X42Y98         FDSE (Hold_fdse_C_D)         0.121    -0.339    u1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u1/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.589    -0.475    u1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDRE                                         r  u1/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u1/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.201    u1/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X42Y92         LUT5 (Prop_lut5_I3_O)        0.045    -0.156 r  u1/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    u1/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X42Y92         FDSE                                         r  u1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.859    -0.706    u1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y92         FDSE                                         r  u1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.247    -0.459    
    SLICE_X42Y92         FDSE (Hold_fdse_C_D)         0.121    -0.338    u1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.128ns (17.594%)  route 0.600ns (82.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.580    -0.484    u1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  u1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  u1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.600     0.244    u1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  u1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.853    -0.712    u1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  u1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.267    -0.445    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     0.060    u1/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u1/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u1/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.082%)  route 0.134ns (41.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.589    -0.475    u1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDRE                                         r  u1/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  u1/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=5, routed)           0.134    -0.200    u1/U0/DataEncoders[0].DataEncoder/p_0_in8_in_0
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.155 r  u1/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.155    u1/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X42Y91         FDRE                                         r  u1/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.859    -0.706    u1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDRE                                         r  u1/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.244    -0.462    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.121    -0.341    u1/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u4/hs_reg_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u1/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.587    -0.477    u4/clk_out1
    SLICE_X39Y90         FDRE                                         r  u4/hs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  u4/hs_reg_d0_reg/Q
                         net (fo=1, routed)           0.116    -0.220    u1/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X39Y90         FDRE                                         r  u1/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.857    -0.708    u1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y90         FDRE                                         r  u1/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.231    -0.477    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.070    -0.407    u1/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u4/video_active_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u1/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.588    -0.476    u4/clk_out1
    SLICE_X41Y89         FDRE                                         r  u4/video_active_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  u4/video_active_d0_reg/Q
                         net (fo=1, routed)           0.116    -0.219    u1/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X41Y89         FDRE                                         r  u1/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.858    -0.707    u1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y89         FDRE                                         r  u1/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.231    -0.476    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.070    -0.406    u1/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u4/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u1/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.760%)  route 0.142ns (50.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.588    -0.476    u4/clk_out1
    SLICE_X40Y89         FDRE                                         r  u4/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  u4/rgb_g_reg_reg[7]/Q
                         net (fo=10, routed)          0.142    -0.193    u1/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X43Y90         FDRE                                         r  u1/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u2/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  u2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    u2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  u2/inst/clkout1_buf/O
                         net (fo=179, routed)         0.859    -0.706    u1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y90         FDRE                                         r  u1/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.247    -0.459    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.076    -0.383    u1/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u2/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X0Y70     u1/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X0Y69     u1/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X0Y92     u1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X0Y98     u1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X0Y96     u1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X0Y91     u1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X0Y97     u1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X0Y95     u1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y89     u1/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y88     u1/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y88     u1/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y88     u1/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y88     u1/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y90     u1/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y90     u1/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y90     u1/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y90     u1/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y92     u1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y93     u1/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y93     u1/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y93     u1/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y94     u1/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y94     u1/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y94     u1/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y96     u1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y96     u1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X42Y96     u1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y96     u1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    u2/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y70     u1/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y69     u1/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y92     u1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y98     u1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y96     u1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y91     u1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y97     u1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y95     u1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    u2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u2/inst/mmcm_adv_inst/CLKFBOUT



