{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613604516157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613604516158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 17 15:28:36 2021 " "Processing started: Wed Feb 17 15:28:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613604516158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613604516158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab22 -c Lab22 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab22 -c Lab22" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613604516158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613604516456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613604516456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab22.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab22.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab22 " "Found entity 1: Lab22" {  } { { "Lab22.bdf" "" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/Lab22.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613604523023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613604523023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "decoder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613604523448 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "decoder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613604523448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613604523448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_addsub-a " "Found design unit 1: bcd_addsub-a" {  } { { "adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613604523450 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_addsub " "Found entity 1: bcd_addsub" {  } { { "adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613604523450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613604523450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab22 " "Elaborating entity \"Lab22\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613604523473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_addsub bcd_addsub:inst3 " "Elaborating entity \"bcd_addsub\" for hierarchy \"bcd_addsub:inst3\"" {  } { { "Lab22.bdf" "inst3" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/Lab22.bdf" { { 320 896 1072 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613604523607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374b 74374b:inst4 " "Elaborating entity \"74374b\" for hierarchy \"74374b:inst4\"" {  } { { "Lab22.bdf" "inst4" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/Lab22.bdf" { { 24 424 560 104 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613604523872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374b:inst4 " "Elaborated megafunction instantiation \"74374b:inst4\"" {  } { { "Lab22.bdf" "" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/Lab22.bdf" { { 24 424 560 104 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613604523912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:inst7 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:inst7\"" {  } { { "Lab22.bdf" "inst7" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/Lab22.bdf" { { 456 888 1096 536 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613604523913 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|49 " "Converted tri-state buffer \"74374b:inst5\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|48 " "Converted tri-state buffer \"74374b:inst5\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|47 " "Converted tri-state buffer \"74374b:inst5\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|46 " "Converted tri-state buffer \"74374b:inst5\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|45 " "Converted tri-state buffer \"74374b:inst5\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|44 " "Converted tri-state buffer \"74374b:inst5\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|43 " "Converted tri-state buffer \"74374b:inst5\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|41 " "Converted tri-state buffer \"74374b:inst5\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|49 " "Converted tri-state buffer \"74374b:inst4\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|48 " "Converted tri-state buffer \"74374b:inst4\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|47 " "Converted tri-state buffer \"74374b:inst4\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|46 " "Converted tri-state buffer \"74374b:inst4\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|45 " "Converted tri-state buffer \"74374b:inst4\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|44 " "Converted tri-state buffer \"74374b:inst4\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|43 " "Converted tri-state buffer \"74374b:inst4\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst4\|41 " "Converted tri-state buffer \"74374b:inst4\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613604524855 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1613604524855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613604525332 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613604526281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613604526281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613604526855 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613604526855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613604526855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613604526855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613604526887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 17 15:28:46 2021 " "Processing ended: Wed Feb 17 15:28:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613604526887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613604526887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613604526887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613604526887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1613604529168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613604529169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 17 15:28:47 2021 " "Processing started: Wed Feb 17 15:28:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613604529169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1613604529169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab22 -c Lab22 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab22 -c Lab22" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1613604529169 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1613604530885 ""}
{ "Info" "0" "" "Project  = Lab22" {  } {  } 0 0 "Project  = Lab22" 0 0 "Fitter" 0 0 1613604530898 ""}
{ "Info" "0" "" "Revision = Lab22" {  } {  } 0 0 "Revision = Lab22" 0 0 "Fitter" 0 0 1613604530901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1613604531106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1613604531107 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab22 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Lab22\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1613604531137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613604531267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1613604531267 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1613604531925 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1613604532303 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1613604533039 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 54 " "No exact pin location assignment(s) for 1 pins of 54 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1613604533287 ""}
{ "Error" "EFIOMGR_IOBANK_DOESNT_SUPPORT_OCT" "HEX5\[4\] Series 50 Ohm without Calibration B1L " "I/O pin HEX5\[4\] with Termination logic option setting Series 50 Ohm without Calibration cannot be placed inside I/O Bank B1L because the I/O bank does not support the requested Termination setting" {  } { { "s:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "s:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "Lab22.bdf" "" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/Lab22.bdf" { { -64 1344 1520 -48 "HEX5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169033 "I/O pin %1!s! with Termination logic option setting %2!s! cannot be placed inside I/O Bank %3!s! because the I/O bank does not support the requested Termination setting" 0 0 "Fitter" 0 -1 1613604533318 ""}
{ "Error" "EFIOMGR_IOBANK_DOESNT_SUPPORT_OCT" "HEX5\[5\] Series 50 Ohm without Calibration B1L " "I/O pin HEX5\[5\] with Termination logic option setting Series 50 Ohm without Calibration cannot be placed inside I/O Bank B1L because the I/O bank does not support the requested Termination setting" {  } { { "s:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "s:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "Lab22.bdf" "" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/Lab22.bdf" { { -64 1344 1520 -48 "HEX5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2.2/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169033 "I/O pin %1!s! with Termination logic option setting %2!s! cannot be placed inside I/O Bank %3!s! because the I/O bank does not support the requested Termination setting" 0 0 "Fitter" 0 -1 1613604533319 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1613604533320 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1613604533451 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5104 " "Peak virtual memory: 5104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613604533739 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 17 15:28:53 2021 " "Processing ended: Wed Feb 17 15:28:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613604533739 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613604533739 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613604533739 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1613604533739 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1613604534592 ""}
