{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725379992049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725379992050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  3 19:13:11 2024 " "Processing started: Tue Sep  3 19:13:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725379992050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725379992050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU -c MCU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU -c MCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725379992050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725379992433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725379992433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/top/mcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/top/mcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcu_top-dataflow " "Found design unit 1: mcu_top-dataflow" {  } { { "../DUT/TOP/MCU.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001753 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcu_top " "Found entity 1: mcu_top" {  } { { "../DUT/TOP/MCU.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-dataflow " "Found design unit 1: shifter-dataflow" {  } { { "../DUT/AUX_FOLDER/Shifter.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001754 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../DUT/AUX_FOLDER/Shifter.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/Shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/bidirpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/bidirpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BidirPin-comb " "Found design unit 1: BidirPin-comb" {  } { { "../DUT/AUX_FOLDER/BidirPin.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/BidirPin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001756 ""} { "Info" "ISGN_ENTITY_NAME" "1 BidirPin " "Found entity 1: BidirPin" {  } { { "../DUT/AUX_FOLDER/BidirPin.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/BidirPin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "../DUT/AUX_FOLDER/aux_package.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/aux_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/divenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/divenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_env-dataflow " "Found design unit 1: div_env-dataflow" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001766 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_env " "Found entity 1: div_env" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV-dataflow " "Found design unit 1: DIV-dataflow" {  } { { "../DUT/DIVIDER/div.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/div.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001768 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "../DUT/DIVIDER/div.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/div.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/sw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/sw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_port-dataflow " "Found design unit 1: sw_port-dataflow" {  } { { "../DUT/GPIO/SW.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/SW.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001770 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_port " "Found entity 1: sw_port" {  } { { "../DUT/GPIO/SW.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/SW.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/ioaddrdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/ioaddrdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_decoder-dataflow " "Found design unit 1: addr_decoder-dataflow" {  } { { "../DUT/GPIO/IOaddrDecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/IOaddrDecode.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001771 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../DUT/GPIO/IOaddrDecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/IOaddrDecode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/hex_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/hex_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexled-dataflow " "Found design unit 1: hexled-dataflow" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001773 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexled " "Found entity 1: hexled" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/gpioenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/gpioenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPIO-dataflow " "Found design unit 1: GPIO-dataflow" {  } { { "../DUT/GPIO/GPIOenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001774 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../DUT/GPIO/GPIOenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdecode-dataflow " "Found design unit 1: hexdecode-dataflow" {  } { { "../DUT/GPIO/decode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/decode.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001776 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdecode " "Found entity 1: hexdecode" {  } { { "../DUT/GPIO/decode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrseveralregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrseveralregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_reg_several-dataflow " "Found design unit 1: interrupt_reg_several-dataflow" {  } { { "../DUT/INTERRUPT/INTRseveralregs.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001777 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_reg_several " "Found entity 1: interrupt_reg_several" {  } { { "../DUT/INTERRUPT/INTRseveralregs.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_reg-dataflow " "Found design unit 1: interrupt_reg-dataflow" {  } { { "../DUT/INTERRUPT/INTRreg.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRreg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001779 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_reg " "Found entity 1: interrupt_reg" {  } { { "../DUT/INTERRUPT/INTRreg.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRreg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_env-dataflow " "Found design unit 1: interrupt_env-dataflow" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001780 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_env " "Found entity 1: interrupt_env" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_core-dataflow " "Found design unit 1: interrupt_core-dataflow" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001782 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_core " "Found entity 1: interrupt_core" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-dataflow " "Found design unit 1: pwm-dataflow" {  } { { "../DUT/TIMER/PWM.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/PWM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001783 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../DUT/TIMER/PWM.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimerenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimerenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BTimer_env-dataflow " "Found design unit 1: BTimer_env-dataflow" {  } { { "../DUT/TIMER/BTimerEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001785 ""} { "Info" "ISGN_ENTITY_NAME" "1 BTimer_env " "Found entity 1: BTimer_env" {  } { { "../DUT/TIMER/BTimerEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BTimer-dataflow " "Found design unit 1: BTimer-dataflow" {  } { { "../DUT/TIMER/BTimer.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001787 ""} { "Info" "ISGN_ENTITY_NAME" "1 BTimer " "Found entity 1: BTimer" {  } { { "../DUT/TIMER/BTimer.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsintr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsintr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_intr-dataflow " "Found design unit 1: mips_intr-dataflow" {  } { { "../DUT/MIPS/MIPSintr.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSintr.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001789 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_intr " "Found entity 1: mips_intr" {  } { { "../DUT/MIPS/MIPSintr.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSintr.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsfetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsfetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ifetch-behavior " "Found design unit 1: Ifetch-behavior" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001790 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Found entity 1: Ifetch" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsexe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsexe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavior " "Found design unit 1: Execute-behavior" {  } { { "../DUT/MIPS/MIPSexe.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001791 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "../DUT/MIPS/MIPSexe.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSenv-structure " "Found design unit 1: MIPSenv-structure" {  } { { "../DUT/MIPS/MIPSenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001793 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSenv " "Found entity 1: MIPSenv" {  } { { "../DUT/MIPS/MIPSenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-behavior " "Found design unit 1: dmemory-behavior" {  } { { "../DUT/MIPS/MIPSdmem.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001794 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../DUT/MIPS/MIPSdmem.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Idecode-behavior " "Found design unit 1: Idecode-behavior" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Idecode " "Found entity 1: Idecode" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipscontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipscontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-dataflow " "Found design unit 1: control-dataflow" {  } { { "../DUT/MIPS/MIPScontrol.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPScontrol.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001797 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../DUT/MIPS/MIPScontrol.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPScontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001807 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380001807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380001807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU_top " "Elaborating entity \"MCU_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725380001901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst1\"" {  } { { "../DUT/TOP/MCU.vhd" "PLL_inst1" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380001915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:PLL_inst1\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:PLL_inst1\|PLL_0002:pll_inst\"" {  } { { "PLL.vhd" "pll_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380001923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380001961 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1725380001975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380001986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380001986 ""}  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725380001986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSenv MIPSenv:MIPS " "Elaborating entity \"MIPSenv\" for hierarchy \"MIPSenv:MIPS\"" {  } { { "../DUT/TOP/MCU.vhd" "MIPS" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380001989 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_data2_from_bus MIPSenv.vhd(42) " "Verilog HDL or VHDL warning at MIPSenv.vhd(42): object \"r_data2_from_bus\" assigned a value but never read" {  } { { "../DUT/MIPS/MIPSenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725380001990 "|MCU_top|MIPSenv:MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch MIPSenv:MIPS\|Ifetch:IFE " "Elaborating entity \"Ifetch\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "IFE" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory " "Elaborating entity \"altsyncram\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "inst_memory" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory " "Elaborated megafunction instantiation \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory " "Instantiated megafunction \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\elado\\Desktop\\vhdl_lab\\CPUArchitecture-VHDL\\Project\\test_files\\INTR_TEST4\\ITCM.hex " "Parameter \"init_file\" = \"C:\\Users\\elado\\Desktop\\vhdl_lab\\CPUArchitecture-VHDL\\Project\\test_files\\INTR_TEST4\\ITCM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002083 ""}  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725380002083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8fa4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8fa4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8fa4 " "Found entity 1: altsyncram_8fa4" {  } { { "db/altsyncram_8fa4.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380002126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8fa4 MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated " "Elaborating entity \"altsyncram_8fa4\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cp83.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cp83.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cp83 " "Found entity 1: altsyncram_cp83" {  } { { "db/altsyncram_cp83.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cp83.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380002179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cp83 MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|altsyncram_cp83:altsyncram1 " "Elaborating entity \"altsyncram_cp83\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|altsyncram_cp83:altsyncram1\"" {  } { { "db/altsyncram_8fa4.tdf" "altsyncram1" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002179 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "ITCM.hex " "Byte addressed memory initialization file \"ITCM.hex\" was read in the word-addressed format" {  } { { "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/ITCM.hex" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/ITCM.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1725380002183 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 233 C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/ITCM.hex " "Memory depth (2048) in the design file differs from memory depth (233) in the Memory Initialization File \"C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/ITCM.hex\" -- setting initial value for remaining addresses to 0" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 46 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1725380002183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8fa4.tdf" "mgl_prim2" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8fa4.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1230259021 " "Parameter \"NODE_NAME\" = \"1230259021\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380002349 ""}  } { { "db/altsyncram_8fa4.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_8fa4.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725380002349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_8fa4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Idecode MIPSenv:MIPS\|Idecode:ID " "Elaborating entity \"Idecode\" for hierarchy \"MIPSenv:MIPS\|Idecode:ID\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "ID" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002818 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[0\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[0\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002872 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[1\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[1\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002872 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[2\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[2\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002872 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[3\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[3\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002872 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[4\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[4\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002872 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[5\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[5\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002872 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[6\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[6\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002872 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[7\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[7\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002872 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[8\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[8\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002872 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[9\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[9\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002872 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[10\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[10\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002872 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[11\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[11\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002872 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[12\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[12\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002872 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[13\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[13\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[14\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[14\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[15\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[15\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[16\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[16\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[17\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[17\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[18\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[18\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[19\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[19\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[20\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[20\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[21\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[21\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[22\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[22\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[23\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[23\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[24\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[24\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[25\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[25\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[26\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[26\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[27\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[27\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[28\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[28\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002873 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[29\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[29\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002874 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[30\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[30\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002874 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[31\] MIPSdecode.vhd(61) " "Inferred latch for \"write_data\[31\]\" at MIPSdecode.vhd(61)" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380002874 "|MCU_top|MIPSenv:MIPS|Idecode:ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control MIPSenv:MIPS\|control:CTL " "Elaborating entity \"control\" for hierarchy \"MIPSenv:MIPS\|control:CTL\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "CTL" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute MIPSenv:MIPS\|Execute:EXE " "Elaborating entity \"Execute\" for hierarchy \"MIPSenv:MIPS\|Execute:EXE\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "EXE" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter MIPSenv:MIPS\|Execute:EXE\|shifter:shift_inst " "Elaborating entity \"shifter\" for hierarchy \"MIPSenv:MIPS\|Execute:EXE\|shifter:shift_inst\"" {  } { { "../DUT/MIPS/MIPSexe.vhd" "shift_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380002995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory MIPSenv:MIPS\|dmemory:MEM " "Elaborating entity \"dmemory\" for hierarchy \"MIPSenv:MIPS\|dmemory:MEM\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "MEM" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory " "Elaborating entity \"altsyncram\" for hierarchy \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\"" {  } { { "../DUT/MIPS/MIPSdmem.vhd" "data_memory" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory " "Elaborated megafunction instantiation \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\"" {  } { { "../DUT/MIPS/MIPSdmem.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 34 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory " "Instantiated megafunction \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\elado\\Desktop\\vhdl_lab\\CPUArchitecture-VHDL\\Project\\test_files\\INTR_TEST4\\DTCM.hex " "Parameter \"init_file\" = \"C:\\Users\\elado\\Desktop\\vhdl_lab\\CPUArchitecture-VHDL\\Project\\test_files\\INTR_TEST4\\DTCM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003046 ""}  } { { "../DUT/MIPS/MIPSdmem.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 34 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725380003046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cic4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cic4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cic4 " "Found entity 1: altsyncram_cic4" {  } { { "db/altsyncram_cic4.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380003090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380003090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cic4 MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_cic4:auto_generated " "Elaborating entity \"altsyncram_cic4\" for hierarchy \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_cic4:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1a3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t1a3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1a3 " "Found entity 1: altsyncram_t1a3" {  } { { "db/altsyncram_t1a3.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_t1a3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380003142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380003142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t1a3 MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_cic4:auto_generated\|altsyncram_t1a3:altsyncram1 " "Elaborating entity \"altsyncram_t1a3\" for hierarchy \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_cic4:auto_generated\|altsyncram_t1a3:altsyncram1\"" {  } { { "db/altsyncram_cic4.tdf" "altsyncram1" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003142 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "DTCM.hex " "Byte addressed memory initialization file \"DTCM.hex\" was read in the word-addressed format" {  } { { "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/DTCM.hex" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/DTCM.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1725380003147 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "2048 4093 C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/DTCM.hex " "Memory depth (2048) in the design file differs from memory depth (4093) in the Memory Initialization File \"C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/INTR_TEST4/DTCM.hex\" -- truncated remaining initial content value to fit RAM" {  } { { "../DUT/MIPS/MIPSdmem.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 34 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1725380003151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_cic4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_cic4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cic4.tdf" "mgl_prim2" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_cic4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_cic4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cic4.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_cic4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MIPSenv:MIPS\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_cic4:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1146372941 " "Parameter \"NODE_NAME\" = \"1146372941\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725380003218 ""}  } { { "db/altsyncram_cic4.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_cic4.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725380003218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_intr MIPSenv:MIPS\|mips_intr:INTR_HANDLER " "Elaborating entity \"mips_intr\" for hierarchy \"MIPSenv:MIPS\|mips_intr:INTR_HANDLER\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "INTR_HANDLER" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BidirPin MIPSenv:MIPS\|BidirPin:dmem_BdirPin " "Elaborating entity \"BidirPin\" for hierarchy \"MIPSenv:MIPS\|BidirPin:dmem_BdirPin\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "dmem_BdirPin" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_env div_env:DIVIDER " "Elaborating entity \"div_env\" for hierarchy \"div_env:DIVIDER\"" {  } { { "../DUT/TOP/MCU.vhd" "DIVIDER" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003246 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_dividend_o divEnv.vhd(17) " "Verilog HDL or VHDL warning at divEnv.vhd(17): object \"int_dividend_o\" assigned a value but never read" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725380003247 "|MCU_top|div_env:DIVIDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_divisor divEnv.vhd(37) " "VHDL Process Statement warning at divEnv.vhd(37): signal \"set_divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725380003249 "|MCU_top|div_env:DIVIDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_dividend divEnv.vhd(37) " "VHDL Process Statement warning at divEnv.vhd(37): signal \"set_dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725380003250 "|MCU_top|div_env:DIVIDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_ifg divEnv.vhd(39) " "VHDL Process Statement warning at divEnv.vhd(39): signal \"int_ifg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725380003250 "|MCU_top|div_env:DIVIDER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "int_enable_div divEnv.vhd(35) " "VHDL Process Statement warning at divEnv.vhd(35): inferring latch(es) for signal or variable \"int_enable_div\", which holds its previous value in one or more paths through the process" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1725380003250 "|MCU_top|div_env:DIVIDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_enable_div divEnv.vhd(35) " "Inferred latch for \"int_enable_div\" at divEnv.vhd(35)" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380003253 "|MCU_top|div_env:DIVIDER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div_env:DIVIDER\|div:div_inst " "Elaborating entity \"div\" for hierarchy \"div_env:DIVIDER\|div:div_inst\"" {  } { { "../DUT/DIVIDER/divEnv.vhd" "div_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_env interrupt_env:INTR_CTRL " "Elaborating entity \"interrupt_env\" for hierarchy \"interrupt_env:INTR_CTRL\"" {  } { { "../DUT/TOP/MCU.vhd" "INTR_CTRL" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_core interrupt_env:INTR_CTRL\|interrupt_core:core_inst " "Elaborating entity \"interrupt_core\" for hierarchy \"interrupt_env:INTR_CTRL\|interrupt_core:core_inst\"" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "core_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003300 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[0\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[0\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380003303 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[1\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[1\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380003303 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[2\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[2\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380003303 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[3\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[3\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380003304 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[4\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[4\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380003304 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[5\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[5\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380003304 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[6\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[6\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380003304 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_type\[7\] INTRcore.vhd(39) " "Inferred latch for \"o_type\[7\]\" at INTRcore.vhd(39)" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380003304 "|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_reg_several interrupt_env:INTR_CTRL\|interrupt_core:core_inst\|interrupt_reg_several:several_inst " "Elaborating entity \"interrupt_reg_several\" for hierarchy \"interrupt_env:INTR_CTRL\|interrupt_core:core_inst\|interrupt_reg_several:several_inst\"" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "several_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_reg interrupt_env:INTR_CTRL\|interrupt_core:core_inst\|interrupt_reg_several:several_inst\|interrupt_reg:IFG0_inst " "Elaborating entity \"interrupt_reg\" for hierarchy \"interrupt_env:INTR_CTRL\|interrupt_core:core_inst\|interrupt_reg_several:several_inst\|interrupt_reg:IFG0_inst\"" {  } { { "../DUT/INTERRUPT/INTRseveralregs.vhd" "IFG0_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:GPIO_inst " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:GPIO_inst\"" {  } { { "../DUT/TOP/MCU.vhd" "GPIO_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexled GPIO:GPIO_inst\|hexled:HEX0_inst " "Elaborating entity \"hexled\" for hierarchy \"GPIO:GPIO_inst\|hexled:HEX0_inst\"" {  } { { "../DUT/GPIO/GPIOenv.vhd" "HEX0_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003361 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst HEX_LED.vhd(32) " "VHDL Process Statement warning at HEX_LED.vhd(32): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725380003362 "|MCU_top|GPIO:GPIO_inst|hexled:HEX0_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder GPIO:GPIO_inst\|addr_decoder:GPIO_addr_decode_inst " "Elaborating entity \"addr_decoder\" for hierarchy \"GPIO:GPIO_inst\|addr_decoder:GPIO_addr_decode_inst\"" {  } { { "../DUT/GPIO/GPIOenv.vhd" "GPIO_addr_decode_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_port GPIO:GPIO_inst\|sw_port:SW_inst " "Elaborating entity \"sw_port\" for hierarchy \"GPIO:GPIO_inst\|sw_port:SW_inst\"" {  } { { "../DUT/GPIO/GPIOenv.vhd" "SW_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecode GPIO:GPIO_inst\|hexdecode:hexdecode0_inst " "Elaborating entity \"hexdecode\" for hierarchy \"GPIO:GPIO_inst\|hexdecode:hexdecode0_inst\"" {  } { { "../DUT/GPIO/GPIOenv.vhd" "hexdecode0_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTimer_env BTimer_env:TIMER " "Elaborating entity \"BTimer_env\" for hierarchy \"BTimer_env:TIMER\"" {  } { { "../DUT/TOP/MCU.vhd" "TIMER" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003419 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst BTimerEnv.vhd(40) " "VHDL Process Statement warning at BTimerEnv.vhd(40): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DUT/TIMER/BTimerEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725380003421 "|MCU_top|BTimer_env:TIMER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTimer BTimer_env:TIMER\|BTimer:BTimer_inst " "Elaborating entity \"BTimer\" for hierarchy \"BTimer_env:TIMER\|BTimer:BTimer_inst\"" {  } { { "../DUT/TIMER/BTimerEnv.vhd" "BTimer_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm BTimer_env:TIMER\|BTimer:BTimer_inst\|pwm:pwm_inst " "Elaborating entity \"pwm\" for hierarchy \"BTimer_env:TIMER\|BTimer:BTimer_inst\|pwm:pwm_inst\"" {  } { { "../DUT/TIMER/BTimer.vhd" "pwm_inst" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380003457 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1725380003772 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.09.03.19:13:27 Progress: Loading sldbd6043e6/alt_sld_fab_wrapper_hw.tcl " "2024.09.03.19:13:27 Progress: Loading sldbd6043e6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380007576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380010596 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380010744 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380016590 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380016687 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380016789 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380016914 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380016922 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380016923 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1725380017613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbd6043e6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbd6043e6/alt_sld_fab.v" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380017839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380017839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380017937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380017937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380017940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380017940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380018002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380018002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380018091 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380018091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380018091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/ip/sldbd6043e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725380018154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380018154 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[31\]\" " "Converted tri-state node \"t_data_bus\[31\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[30\]\" " "Converted tri-state node \"t_data_bus\[30\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[29\]\" " "Converted tri-state node \"t_data_bus\[29\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[28\]\" " "Converted tri-state node \"t_data_bus\[28\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[27\]\" " "Converted tri-state node \"t_data_bus\[27\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[26\]\" " "Converted tri-state node \"t_data_bus\[26\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[25\]\" " "Converted tri-state node \"t_data_bus\[25\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[24\]\" " "Converted tri-state node \"t_data_bus\[24\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[23\]\" " "Converted tri-state node \"t_data_bus\[23\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[22\]\" " "Converted tri-state node \"t_data_bus\[22\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[21\]\" " "Converted tri-state node \"t_data_bus\[21\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[20\]\" " "Converted tri-state node \"t_data_bus\[20\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[19\]\" " "Converted tri-state node \"t_data_bus\[19\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[18\]\" " "Converted tri-state node \"t_data_bus\[18\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[17\]\" " "Converted tri-state node \"t_data_bus\[17\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[16\]\" " "Converted tri-state node \"t_data_bus\[16\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[15\]\" " "Converted tri-state node \"t_data_bus\[15\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[14\]\" " "Converted tri-state node \"t_data_bus\[14\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[13\]\" " "Converted tri-state node \"t_data_bus\[13\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[12\]\" " "Converted tri-state node \"t_data_bus\[12\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[11\]\" " "Converted tri-state node \"t_data_bus\[11\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[10\]\" " "Converted tri-state node \"t_data_bus\[10\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[9\]\" " "Converted tri-state node \"t_data_bus\[9\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[8\]\" " "Converted tri-state node \"t_data_bus\[8\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[7\]\" " "Converted tri-state node \"t_data_bus\[7\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[6\]\" " "Converted tri-state node \"t_data_bus\[6\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[5\]\" " "Converted tri-state node \"t_data_bus\[5\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[4\]\" " "Converted tri-state node \"t_data_bus\[4\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[3\]\" " "Converted tri-state node \"t_data_bus\[3\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[2\]\" " "Converted tri-state node \"t_data_bus\[2\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[1\]\" " "Converted tri-state node \"t_data_bus\[1\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"t_data_bus\[0\]\" " "Converted tri-state node \"t_data_bus\[0\]\" into a selector" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 32 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725380019745 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1725380019745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[0\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[0\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[11\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[11\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[31\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[31\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[30\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[30\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[29\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[29\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[28\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[28\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[27\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[27\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[26\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[26\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[25\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[25\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[24\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[24\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[23\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[23\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[22\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[22\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[21\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[21\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[20\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[20\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[19\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[19\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[18\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[18\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[17\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[17\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[16\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[16\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[15\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[15\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[14\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[14\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[13\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[13\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[12\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[12\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[10\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[10\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[9\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[9\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[8\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[8\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[7\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[7\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[6\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[6\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[5\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[5\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[4\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[4\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[3\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[3\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[2\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[2\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIPSenv:MIPS\|Idecode:ID\|write_data\[1\] " "LATCH primitive \"MIPSenv:MIPS\|Idecode:ID\|write_data\[1\]\" is permanently enabled" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725380020399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380025138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380037487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725380038873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725380038873 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1725380039059 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1725380039059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4065 " "Implemented 4065 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725380039224 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725380039224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3927 " "Implemented 3927 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725380039224 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1725380039224 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1725380039224 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1725380039224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725380039224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725380039275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  3 19:13:59 2024 " "Processing ended: Tue Sep  3 19:13:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725380039275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725380039275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725380039275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725380039275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1725380040473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725380040474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  3 19:14:00 2024 " "Processing started: Tue Sep  3 19:14:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725380040474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1725380040474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MCU -c MCU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MCU -c MCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1725380040474 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1725380040558 ""}
{ "Info" "0" "" "Project  = MCU" {  } {  } 0 0 "Project  = MCU" 0 0 "Fitter" 0 0 1725380040559 ""}
{ "Info" "0" "" "Revision = MCU" {  } {  } 0 0 "Revision = MCU" 0 0 "Fitter" 0 0 1725380040559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1725380040750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1725380040751 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MCU 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"MCU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1725380040782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725380040825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725380040825 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1725380040908 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1725380040908 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1725380040921 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1725380041302 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1725380041321 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1725380041530 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1725380041653 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 66 " "No exact pin location assignment(s) for 2 pins of 66 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1725380041914 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1725380051320 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1667 global CLKCTRL_G0 " "PLL:PLL_inst1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1667 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1725380051568 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1725380051568 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_reset~inputCLKENA0 465 global CLKCTRL_G5 " "i_reset~inputCLKENA0 with 465 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1725380051568 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1725380051568 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1725380051568 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver i_reset~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver i_reset~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad i_reset PIN_AJ4 " "Refclk input I/O pad i_reset is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1725380051568 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1725380051568 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1725380051568 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725380051569 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1725380052715 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725380052718 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725380052718 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725380052718 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1725380052718 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1725380052718 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1_final.sdc " "Reading SDC File: 'SDC1_final.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1725380052725 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1725380052727 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1725380052727 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1725380052727 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380052749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380052749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380052749 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1725380052749 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1725380052780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1725380052780 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1725380052782 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1725380052782 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1725380052782 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1725380052782 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      i_clock " "  20.000      i_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1725380052782 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1725380052782 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  50.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1725380052782 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1725380052782 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1725380052883 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725380052889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725380052905 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1725380052916 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1725380052916 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1725380052921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1725380052938 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1725380052944 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1725380052944 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725380053101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1725380059848 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1725380060582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725380079563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1725380094787 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1725380102069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725380102069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1725380104081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1725380116446 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1725380116446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1725380126224 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1725380126224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725380126229 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.53 " "Total time spent on timing analysis during the Fitter is 11.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1725380133303 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725380133367 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725380136125 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725380136126 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725380138695 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725380147582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/output_files/MCU.fit.smsg " "Generated suppressed messages file C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/output_files/MCU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1725380148312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6596 " "Peak virtual memory: 6596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725380150032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  3 19:15:50 2024 " "Processing ended: Tue Sep  3 19:15:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725380150032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725380150032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:06 " "Total CPU time (on all processors): 00:03:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725380150032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1725380150032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1725380151223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725380151224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  3 19:15:51 2024 " "Processing started: Tue Sep  3 19:15:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725380151224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1725380151224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MCU -c MCU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MCU -c MCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1725380151224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1725380152225 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1725380158790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725380159320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  3 19:15:59 2024 " "Processing ended: Tue Sep  3 19:15:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725380159320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725380159320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725380159320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1725380159320 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1725380160000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1725380160609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725380160609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  3 19:16:00 2024 " "Processing started: Tue Sep  3 19:16:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725380160609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1725380160609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MCU -c MCU " "Command: quartus_sta MCU -c MCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1725380160609 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1725380160698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1725380161483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1725380161483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380161524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380161524 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1725380162095 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725380162208 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725380162208 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725380162208 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1725380162208 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1725380162208 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1_final.sdc " "Reading SDC File: 'SDC1_final.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1725380162216 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1725380162218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1725380162218 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725380162218 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380162239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380162239 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380162239 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1725380162239 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1725380162253 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725380162478 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1725380162479 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1725380162492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.506 " "Worst-case setup slack is 4.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380162951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380162951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.506               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.506               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380162951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.452               0.000 altera_reserved_tck  " "   11.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380162951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380162951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.312               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 altera_reserved_tck  " "    0.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380163071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.164 " "Worst-case recovery slack is 30.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.164               0.000 altera_reserved_tck  " "   30.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380163079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.711 " "Worst-case removal slack is 0.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.711               0.000 altera_reserved_tck  " "    0.711               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380163087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 i_clock  " "    9.900               0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.280               0.000 altera_reserved_tck  " "   15.280               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.770               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   23.770               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380163092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380163092 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725380163249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1725380163288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1725380166719 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380166972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380166972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380166972 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1725380166972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725380167173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.678 " "Worst-case setup slack is 4.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.678               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.678               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.525               0.000 altera_reserved_tck  " "   11.525               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380167430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.291               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 altera_reserved_tck  " "    0.439               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380167517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.268 " "Worst-case recovery slack is 30.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.268               0.000 altera_reserved_tck  " "   30.268               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380167525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.668 " "Worst-case removal slack is 0.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.668               0.000 altera_reserved_tck  " "    0.668               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380167534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 i_clock  " "    9.926               0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.245               0.000 altera_reserved_tck  " "   15.245               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.750               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   23.750               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380167539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380167539 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1725380167650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1725380167843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1725380171216 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380171470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380171470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380171470 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1725380171470 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725380171701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.399 " "Worst-case setup slack is 12.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.399               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.399               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.602               0.000 altera_reserved_tck  " "   13.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380171793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 altera_reserved_tck  " "    0.167               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.179               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380171905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.298 " "Worst-case recovery slack is 31.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.298               0.000 altera_reserved_tck  " "   31.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380171914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.349 " "Worst-case removal slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 altera_reserved_tck  " "    0.349               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380171923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 i_clock  " "    9.643               0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.970               0.000 altera_reserved_tck  " "   14.970               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.883               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   23.883               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380171930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380171930 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725380172049 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380172346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380172346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725380172346 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1725380172346 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725380172572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.492 " "Worst-case setup slack is 13.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.492               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.492               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.941               0.000 altera_reserved_tck  " "   13.941               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380172670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 altera_reserved_tck  " "    0.153               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.168               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380172773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.469 " "Worst-case recovery slack is 31.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.469               0.000 altera_reserved_tck  " "   31.469               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380172781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.315 " "Worst-case removal slack is 0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 altera_reserved_tck  " "    0.315               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380172789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 i_clock  " "    9.632               0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.979               0.000 altera_reserved_tck  " "   14.979               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.885               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   23.885               0.000 PLL_inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725380172794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725380172794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725380174489 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725380174495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5278 " "Peak virtual memory: 5278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725380174613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  3 19:16:14 2024 " "Processing ended: Tue Sep  3 19:16:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725380174613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725380174613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725380174613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1725380174613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1725380175691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725380175692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  3 19:16:15 2024 " "Processing started: Tue Sep  3 19:16:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725380175692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725380175692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MCU -c MCU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MCU -c MCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725380175692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1725380176775 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MCU.vho C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/simulation/modelsim/ simulation " "Generated file MCU.vho in folder \"C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725380177968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725380178712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  3 19:16:18 2024 " "Processing ended: Tue Sep  3 19:16:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725380178712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725380178712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725380178712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725380178712 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 92 s " "Quartus Prime Full Compilation was successful. 0 errors, 92 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725380179392 ""}
