// Seed: 3680816859
module module_0;
  always @(posedge 1'b0)
  fork
    begin : LABEL_0
      @(posedge 1) id_1 = -1 > -1'b0;
    end
    forever id_2 <= "";
  join_none
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input wor id_2,
    input wire id_3,
    output wand id_4,
    input uwire id_5,
    output wand id_6,
    output supply1 id_7,
    input wire id_8,
    input wire id_9,
    output wand id_10,
    output supply0 id_11
);
  assign id_7 = 1;
  supply1 id_13;
  assign id_11 = -1;
  initial begin : LABEL_0
    if (1) id_7 = 'b0 - 1 == id_13 | id_9;
    id_1 <= 1'd0;
    id_6 = 1'b0;
  end
  parameter id_14 = -1 >> $display(-1);
  tri0 id_15, id_16, id_17;
  module_0 modCall_1 ();
  wire id_18;
  id_19(
      id_3
  );
  assign id_7  = id_5;
  assign id_15 = -1;
endmodule
