INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_14 2bit down/project_14 2bit down.srcs/sources_1/new/down_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_14 2bit down/project_14 2bit down.srcs/sim_1/new/down_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_14 2bit down/project_14 2bit down.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
