<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Adam Soliev</title>
  <link href="https://fonts.googleapis.com/css2?family=David+Libre:wght@400;500;700&display=swap" rel="stylesheet">
  <link href="../style.css" rel="stylesheet">
  <script src="https://cdn.jsdelivr.net/gh/google/code-prettify@master/loader/run_prettify.js?lang=css&amp;skin=sons-of-obsidian"></script>
</head>
<body class="david-libre-regular">

<h1>Computer Architecture</h1>

<h3>Hardware Organization</h3>
<ul>
  <li>Architecture</li>
  <li>Instruction Set Architecture (ISA)</li>
  <ul>
    <li>Interface between hardware and software</li>
    <li>Types
      <ul>
        <li>CISC</li>
        <li>RISC</li>
      </ul>
    </li>
    <li>Includes instruction formats, addressing modes, registers</li>
  </ul>
  <li>Memory Hierarchy</li>
  <ul>
    <li>Multiple levels of memory
      <ul>
        <li>Registers (fastest, smallest, most expensive)</li>
        <li>Cache (L1, L2, L3)</li>
        <li>Main memory (RAM)</li>
        <li>Disk (HDD, SSD)</li>
        <li>Distributed file systems</li>
      </ul>
    </li>
    <li>Cache coherence and memory management</li>
    <li>Virtual memory</li>
  </ul>
  <li>Pipelining</li>
  <ul>
      <li>Pipeline Stages
        <ul>
          <li>Fetch - Get instruction from memory</li>
          <li>Decode - Determine instruction type and operands</li>
          <li>Execute - Perform ALU operation</li>
          <li>Memory Access - Load/store data if needed</li>
          <li>Write Back - Store results in registers</li>
        </ul>
      </li>
      <li>Hazards
        <ul>
          <li>Structural - Hardware resource conflicts</li>
          <li>Data - Instruction depends on result of prior instruction</li>
          <li>Control - Delays from branches and jumps</li>
        </ul>
      </li>
      <li>Instruction-level parallelism</li>
    </ul>
  </li>
  <li>Parallel processing
    <ul>
      <li>Multiple processors working simultaneously</li>
      <li>Types
        <ul>
          <li>SIMD (Single Instruction Multiple Data)</li>
          <li>MIMD (Multiple Instruction Multiple Data)</li>
          <li>Multicore processors</li>
        </ul>
      </li>
      <li>Thread-level parallelism</li>
    </ul>
  </li>
  <li>I/O devices</li>
  <li>Performance optimization</li>
  <li>Power and energy management</li>
  <li>System integration</li>
  <li>Security</li>
  <li>Reliability and Fault Tolerance</li>
</ul>

<img src="../assets/hardware_org.png" alt="Hardware Organization" style="width: 70%;">
<img src="../assets/memory_hierarchy.png" alt="Memory Hierarchy" style="width: 70%;">

<h2>Contact</h2>
<ul>
  <li><a href="https://x.com/adamsoliev" target="_blank">@adamsoliev</a> on Twitter/X</li>
  <li><a href="https://github.com/adamsoliev" target="_blank">@adamsoliev</a> on Github</li>
  <li><a href="mailto:adamsoliev.se@gmail.com" target="_blank">adamsoliev.se@gmail.com</a> via email</li>
</ul>

</body>
</html>
