INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/frank/OneDrive/Documents/GitHub/DDSLab/Assignment5/assignment_5.srcs/sources_1/new/mega_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mega_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/frank/OneDrive/Documents/GitHub/DDSLab/Assignment5/assignment_5.srcs/sim_1/new/mega_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mega_adder_tb'
