
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /users/cad/xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/users/cad/xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jhchen22' on host 'ic71' (Linux_x86_64 version 3.10.0-1160.41.1.el7.x86_64) on Tue Sep 12 11:13:17 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_irmb_stage0_kernel 
INFO: [HLS 200-10] Opening and resetting project '/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel'.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files kernel_iRMB_stage0.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_iRMB_stage0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_mspatch.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_mspatch.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_DW_conv.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_DW_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_se.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_se.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_proj.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_proj.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb kernel_iRMB_stage0_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'kernel_iRMB_stage0_test.cpp' to the project
INFO: [HLS 200-1510] Running: set_top kernel_irmb_stage0 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 25 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../kernel_iRMB_stage0_test.cpp in debug mode
   Compiling ../../../../kernel_proj.cpp in debug mode
   Compiling ../../../../kernel_se.cpp in debug mode
   Compiling ../../../../kernel_DW_conv.cpp in debug mode
   Compiling ../../../../kernel_mspatch.cpp in debug mode
   Compiling ../../../../kernel_iRMB_stage0.cpp in debug mode
   Generating csim.exe
384
96
768
-0.548868 -0.477122 -0.477122 -0.476995
-0.261679 -0.0464557 -0.0464557 -0.0470676
0.0274776 0.386579 0.386579 0.383383
0.313624 0.815666 0.815666 0.812858
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 20.2 seconds. CPU system time: 1.85 seconds. Elapsed time: 22.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel_proj.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_se.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_DW_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_mspatch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_iRMB_stage0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 90.29 seconds. CPU system time: 7.11 seconds. Elapsed time: 98.57 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_185_4' (kernel_mspatch.cpp:185:20) in function 'compute_batchnorm' completely with a factor of 24 (kernel_mspatch.cpp:175:0)
INFO: [HLS 214-186] Unrolling loop 'output_channel' (kernel_mspatch.cpp:156:25) in function 'compute_conv' completely with a factor of 24 (kernel_mspatch.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'input_channel' (kernel_mspatch.cpp:160:29) in function 'compute_conv' completely with a factor of 3 (kernel_mspatch.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_6' (kernel_mspatch.cpp:127:20) in function 'compute_conv' completely with a factor of 24 (kernel_mspatch.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_4' (kernel_mspatch.cpp:74:19) in function 'padding_input' completely with a factor of 3 (kernel_mspatch.cpp:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (kernel_mspatch.cpp:52:22) in function 'load_norm' completely with a factor of 24 (kernel_mspatch.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernel_mspatch.cpp:39:19) in function 'load_input' completely with a factor of 3 (kernel_mspatch.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'load_input(float*, float (*) [24][4][4]) (.1)' into 'kernel_DW_conv' (kernel_DW_conv.cpp:434:0)
INFO: [HLS 214-178] Inlining function 'compute_padding(float (*) [24][4][4], float (*) [24][6][6])' into 'kernel_DW_conv' (kernel_DW_conv.cpp:434:0)
INFO: [HLS 214-178] Inlining function 'compute_conv(float (*) [24][6][6], float (*) [24][4][4])' into 'kernel_DW_conv' (kernel_DW_conv.cpp:434:0)
INFO: [HLS 214-178] Inlining function 'compute_norm(float (*) [24][4][4], float (*) [24][4][4])' into 'kernel_DW_conv' (kernel_DW_conv.cpp:434:0)
INFO: [HLS 214-178] Inlining function 'compute_act(float (*) [24][4][4], float (*) [24][4][4])' into 'kernel_DW_conv' (kernel_DW_conv.cpp:434:0)
INFO: [HLS 214-178] Inlining function 'compute_skip(float (*) [24][4][4], float (*) [24][4][4], float*)' into 'kernel_DW_conv' (kernel_DW_conv.cpp:434:0)
INFO: [HLS 214-178] Inlining function 'load_input_mean(float*, float (*) [24][4][4], float*)' into 'kernel_se' (kernel_se.cpp:299:0)
INFO: [HLS 214-178] Inlining function 'compute_conv_reduce(float*, float*, float*)' into 'kernel_se' (kernel_se.cpp:299:0)
INFO: [HLS 214-178] Inlining function 'compute_conv_expand(float*, float*)' into 'kernel_se' (kernel_se.cpp:299:0)
INFO: [HLS 214-178] Inlining function 'compute_sigmoid(float*, float*)' into 'kernel_se' (kernel_se.cpp:299:0)
INFO: [HLS 214-178] Inlining function 'compute_mul(float (*) [24][4][4], float*, float*)' into 'kernel_se' (kernel_se.cpp:299:0)
INFO: [HLS 214-178] Inlining function 'init_out(float*, float*, float*)' into 'kernel_irmb_stage0' (kernel_iRMB_stage0.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'kernel.6': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZZL12compute_normPA24_A4_A4_fS2_E4bias': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:222:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL12compute_normPA24_A4_A4_fS2_E6weight': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:220:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL12compute_normPA24_A4_A4_fS2_E11RUNNING_VAR': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:218:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL12compute_normPA24_A4_A4_fS2_E12RUNNING_MEAN': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:216:0)
INFO: [HLS 214-248] Applying array_partition to 'kernel.4': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'image': Complete partitioning on dimension 1. (kernel_mspatch.cpp:204:8)
INFO: [HLS 214-248] Applying array_partition to 'in_pad': Complete partitioning on dimension 1. (kernel_mspatch.cpp:206:8)
INFO: [HLS 214-248] Applying array_partition to 'conv_result': Complete partitioning on dimension 1. (kernel_mspatch.cpp:208:8)
INFO: [HLS 214-248] Applying array_partition to 'in': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:442:8)
INFO: [HLS 214-248] Applying array_partition to 'in_pad': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:444:8)
INFO: [HLS 214-248] Applying array_partition to 'afterConv': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:446:8)
INFO: [HLS 214-248] Applying array_partition to 'afterNorm': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:448:8)
INFO: [HLS 214-248] Applying array_partition to 'afterAct': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:450:8)
INFO: [HLS 214-248] Applying array_partition to 'in': Complete partitioning on dimension 1. (kernel_se.cpp:303:8)
INFO: [HLS 214-248] Applying array_partition to 'mean': Complete partitioning on dimension 1. (kernel_se.cpp:305:8)
INFO: [HLS 214-248] Applying array_partition to 'reduce_conv': Complete partitioning on dimension 1. (kernel_se.cpp:307:8)
INFO: [HLS 214-248] Applying array_partition to 'reduce_conv_silu': Complete partitioning on dimension 1. (kernel_se.cpp:309:8)
INFO: [HLS 214-248] Applying array_partition to 'expand_conv': Complete partitioning on dimension 1. (kernel_se.cpp:311:8)
INFO: [HLS 214-248] Applying array_partition to 'sigmoid': Complete partitioning on dimension 1. (kernel_se.cpp:313:8)
INFO: [HLS 214-248] Applying array_partition to 'msp_out': Complete partitioning on dimension 1. (kernel_iRMB_stage0.cpp:57:8)
INFO: [HLS 214-248] Applying array_partition to 'dw_conv_out': Complete partitioning on dimension 1. (kernel_iRMB_stage0.cpp:59:8)
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_23': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_22': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_21': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_20': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_19': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_18': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_17': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_16': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_15': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_14': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_13': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_12': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_11': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_10': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_9': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_8': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_7': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_6': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_5': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_4': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_3': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_23': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_22': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_21': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_20': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_19': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_18': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_17': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_16': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_15': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_14': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_13': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_12': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_11': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_10': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_9': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_8': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_7': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_6': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_5': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_4': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_3': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_23': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_22': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_21': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_20': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_19': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_18': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_17': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_16': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_15': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_14': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_13': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_12': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_11': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_10': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_9': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_8': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_7': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_6': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_5': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_4': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_3': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_0': Complete partitioning on dimension 1.
INFO: [HLS 214-115] Multiple burst reads of length 96 and bit width 32 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_mspatch.cpp:55:12)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'VITIS_LOOP_279_1'(kernel_se.cpp:279:23) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_se.cpp:279:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1962.69 seconds. CPU system time: 3.37 seconds. Elapsed time: 1967.55 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 91.53 seconds. CPU system time: 0.18 seconds. Elapsed time: 92.14 seconds; current allocated memory: 928.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 13.42 seconds. CPU system time: 0.08 seconds. Elapsed time: 13.75 seconds; current allocated memory: 1.094 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_3' (kernel_mspatch.cpp:71) in function 'padding_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_2' (kernel_mspatch.cpp:36) in function 'load_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_5' (kernel_mspatch.cpp:124) in function 'compute_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'column' (kernel_mspatch.cpp:147) in function 'compute_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_3' (kernel_mspatch.cpp:182) in function 'compute_batchnorm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (kernel_se.cpp:31) in function 'kernel_se.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_4' (kernel_se.cpp:45) in function 'kernel_se.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_5' (kernel_se.cpp:56) in function 'kernel_se.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_9' (kernel_se.cpp:305) in function 'kernel_se.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_1' (kernel_se.cpp:309) in function 'kernel_se.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (kernel_se.cpp:307) in function 'kernel_se.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_5' (kernel_se.cpp:309) in function 'kernel_se.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_1' (kernel_se.cpp:311) in function 'kernel_se.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (kernel_se.cpp:311) in function 'kernel_se.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_2' (kernel_se.cpp:313) in function 'kernel_se.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_2' (kernel_se.cpp:281) in function 'kernel_se.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (kernel_DW_conv.cpp:59) in function 'kernel_DW_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_3' (kernel_DW_conv.cpp:81) in function 'kernel_DW_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_6' (kernel_DW_conv.cpp:133) in function 'kernel_DW_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (kernel_DW_conv.cpp:161) in function 'kernel_DW_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_3' (kernel_DW_conv.cpp:204) in function 'kernel_DW_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_4' (kernel_DW_conv.cpp:229) in function 'kernel_DW_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_356_8' (kernel_DW_conv.cpp:356) in function 'kernel_DW_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_406_3' (kernel_DW_conv.cpp:406) in function 'kernel_DW_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_3' (kernel_iRMB_stage0.cpp:36) in function 'kernel_irmb_stage0' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_56_5' (kernel_se.cpp:56) in function 'kernel_se.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_Channel' (kernel_se.cpp:307) in function 'kernel_se.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_Channel' (kernel_se.cpp:311) in function 'kernel_se.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_2' (kernel_se.cpp:281) in function 'kernel_se.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_Channel' (kernel_DW_conv.cpp:161) in function 'kernel_DW_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_229_4' (kernel_DW_conv.cpp:229) in function 'kernel_DW_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'column' (kernel_mspatch.cpp:147) in function 'compute_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_6' (kernel_se.cpp:58) in function 'kernel_se.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_7' (kernel_se.cpp:60) in function 'kernel_se.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'In_Channel' (kernel_se.cpp:138) in function 'kernel_se.1' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'In_Channel' (kernel_se.cpp:235) in function 'kernel_se.1' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_284_3' (kernel_se.cpp:284) in function 'kernel_se.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_286_4' (kernel_se.cpp:286) in function 'kernel_se.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Kernel_Row' (kernel_DW_conv.cpp:167) in function 'kernel_DW_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Kernel_Col' (kernel_DW_conv.cpp:171) in function 'kernel_DW_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_232_5' (kernel_DW_conv.cpp:232) in function 'kernel_DW_conv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_235_6' (kernel_DW_conv.cpp:235) in function 'kernel_DW_conv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'kernel_row' (kernel_mspatch.cpp:150) in function 'compute_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'kernel_column' (kernel_mspatch.cpp:153) in function 'compute_conv' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'mean' (kernel_mspatch.cpp:211) automatically.
INFO: [XFORM 203-102] Partitioning array 'var' (kernel_mspatch.cpp:212) automatically.
INFO: [XFORM 203-102] Partitioning array 'gamma' (kernel_mspatch.cpp:213) automatically.
INFO: [XFORM 203-102] Partitioning array 'beta' (kernel_mspatch.cpp:214) automatically.
INFO: [XFORM 203-102] Partitioning array 'image' (kernel_mspatch.cpp:204) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'image.1' (kernel_mspatch.cpp:204) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_pad' (kernel_mspatch.cpp:206) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_pad.1' (kernel_mspatch.cpp:206) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_result' (kernel_mspatch.cpp:208) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_result.1' (kernel_mspatch.cpp:208) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_mspatch.1' (kernel_mspatch.cpp:203:5), detected/extracted 5 process function(s): 
	 'load_input'
	 'load_norm'
	 'padding_input'
	 'compute_conv'
	 'compute_batchnorm'.
INFO: [XFORM 203-11] Balancing expressions in function 'padding_input' (kernel_mspatch.cpp:65:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_DW_conv' (kernel_DW_conv.cpp:50:134)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 170.06 seconds. CPU system time: 0.37 seconds. Elapsed time: 171.3 seconds; current allocated memory: 1.469 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_2' (kernel_mspatch.cpp:68:28) in function 'padding_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_1' (kernel_mspatch.cpp:65:31) in function 'padding_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (kernel_mspatch.cpp:33:28) in function 'load_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_in' (kernel_mspatch.cpp:30:14) in function 'load_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_sum' (kernel_se.cpp:29:14) in function 'kernel_se.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_3' (kernel_se.cpp:43:28) in function 'kernel_se.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (kernel_se.cpp:41:28) in function 'kernel_se.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'load_data' (kernel_se.cpp:39:14) in function 'kernel_se.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'compute_mean' (kernel_se.cpp:54:15) in function 'kernel_se.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_8' (kernel_se.cpp:305:8) in function 'kernel_se.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_out' (kernel_se.cpp:309:8) in function 'kernel_se.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_se.cpp:307:8) in function 'kernel_se.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'silu' (kernel_se.cpp:309:8) in function 'kernel_se.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_out' (kernel_se.cpp:311:8) in function 'kernel_se.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_se.cpp:311:8) in function 'kernel_se.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_266_1' (kernel_se.cpp:313:8) in function 'kernel_se.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_279_1' (kernel_se.cpp:279:32) in function 'kernel_se.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (kernel_iRMB_stage0.cpp:33:28) in function 'kernel_irmb_stage0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (kernel_iRMB_stage0.cpp:30:28) in function 'kernel_irmb_stage0'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_output' (kernel_iRMB_stage0.cpp:27:14) in function 'kernel_irmb_stage0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_2' (kernel_DW_conv.cpp:56:28) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (kernel_DW_conv.cpp:53:28) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_in' (kernel_DW_conv.cpp:50:14) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_2' (kernel_DW_conv.cpp:78:28) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (kernel_DW_conv.cpp:75:28) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Padding' (kernel_DW_conv.cpp:72:14) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_130_5' (kernel_DW_conv.cpp:130:29) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_4' (kernel_DW_conv.cpp:127:29) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_output' (kernel_DW_conv.cpp:124:14) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (kernel_DW_conv.cpp:156:6) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (kernel_DW_conv.cpp:148:18) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_DW_conv.cpp:144:14) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_201_2' (kernel_DW_conv.cpp:201:29) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_1' (kernel_DW_conv.cpp:198:29) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_output' (kernel_DW_conv.cpp:195:14) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch_norm' (kernel_DW_conv.cpp:226:18) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_353_7' (kernel_DW_conv.cpp:353:29) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_350_6' (kernel_DW_conv.cpp:350:29) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_5' (kernel_DW_conv.cpp:347:36) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_403_2' (kernel_DW_conv.cpp:403:29) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_400_1' (kernel_DW_conv.cpp:400:29) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Skip' (kernel_DW_conv.cpp:397:14) in function 'kernel_DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_4' (kernel_mspatch.cpp:121:29) in function 'compute_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_out' (kernel_mspatch.cpp:118:14) in function 'compute_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (kernel_mspatch.cpp:144:18) in function 'compute_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'batch' (kernel_mspatch.cpp:140:14) in function 'compute_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_2' (kernel_mspatch.cpp:179:29) in function 'compute_batchnorm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_1' (kernel_mspatch.cpp:176:32) in function 'compute_batchnorm'.
INFO: [HLS 200-472] Inferring partial write operation for 'image_pad_0.0' (kernel_mspatch.cpp:80:47)
INFO: [HLS 200-472] Inferring partial write operation for 'image_pad_0.0' (kernel_mspatch.cpp:78:47)
INFO: [HLS 200-472] Inferring partial write operation for 'in_0.0' (kernel_mspatch.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (kernel_se.cpp:33:24)
INFO: [HLS 200-472] Inferring partial write operation for 'in' (kernel_se.cpp:47:17)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (kernel_se.cpp:62:24)
INFO: [HLS 200-472] Inferring partial write operation for 'in' (kernel_DW_conv.cpp:62:17)
INFO: [HLS 200-472] Inferring partial write operation for 'in_pad' (kernel_DW_conv.cpp:85:44)
INFO: [HLS 200-472] Inferring partial write operation for 'in_pad' (kernel_DW_conv.cpp:87:44)
INFO: [HLS 200-472] Inferring partial write operation for 'afterConv' (kernel_DW_conv.cpp:136:24)
INFO: [HLS 200-472] Inferring partial write operation for 'afterConv' (kernel_DW_conv.cpp:174:37)
INFO: [HLS 200-472] Inferring partial write operation for 'afterNorm' (kernel_DW_conv.cpp:207:24)
INFO: [HLS 200-472] Inferring partial write operation for 'afterNorm' (kernel_DW_conv.cpp:238:24)
INFO: [HLS 200-472] Inferring partial write operation for 'afterAct' (kernel_DW_conv.cpp:359:23)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0.0' (kernel_mspatch.cpp:132:41)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0.0' (kernel_mspatch.cpp:163:24)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 327.82 seconds. CPU system time: 0.75 seconds. Elapsed time: 329.12 seconds; current allocated memory: 2.594 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_irmb_stage0' ...
WARNING: [SYN 201-103] Legalizing function name 'kernel_mspatch.1' to 'kernel_mspatch_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_se.1_Pipeline_init_sum_VITIS_LOOP_31_1' to 'kernel_se_1_Pipeline_init_sum_VITIS_LOOP_31_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_se.1_Pipeline_load_data_VITIS_LOOP_43_3_VITIS_LOOP_45_4' to 'kernel_se_1_Pipeline_load_data_VITIS_LOOP_43_3_VITIS_LOOP_45_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_se.1_Pipeline_compute_mean_VITIS_LOOP_56_5' to 'kernel_se_1_Pipeline_compute_mean_VITIS_LOOP_56_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_se.1_Pipeline_VITIS_LOOP_68_8_VITIS_LOOP_70_9' to 'kernel_se_1_Pipeline_VITIS_LOOP_68_8_VITIS_LOOP_70_9'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_se.1_Pipeline_init_out_VITIS_LOOP_92_1' to 'kernel_se_1_Pipeline_init_out_VITIS_LOOP_92_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_se.1_Pipeline_Batch_Output_Channel' to 'kernel_se_1_Pipeline_Batch_Output_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_se.1_Pipeline_silu_VITIS_LOOP_170_5' to 'kernel_se_1_Pipeline_silu_VITIS_LOOP_170_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_se.1_Pipeline_init_out_VITIS_LOOP_189_1' to 'kernel_se_1_Pipeline_init_out_VITIS_LOOP_189_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_se.1_Pipeline_Batch_Output_Channel6' to 'kernel_se_1_Pipeline_Batch_Output_Channel6'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_se.1_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_268_2' to 'kernel_se_1_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_268_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_se.1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2' to 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_se.1' to 'kernel_se_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2'.
WARNING: [HLS 200-885] The II Violation in module 'load_input' (loop 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2'): Unable to schedule bus request operation ('gmem0_load_1_req', kernel_mspatch.cpp:42) on port 'gmem0' (kernel_mspatch.cpp:42) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input' (loop 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2'): Unable to schedule bus request operation ('gmem0_load_2_req', kernel_mspatch.cpp:42) on port 'gmem0' (kernel_mspatch.cpp:42) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 12, loop 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 332.29 seconds. CPU system time: 0.5 seconds. Elapsed time: 333.13 seconds; current allocated memory: 2.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1_VITIS_LOOP_68_2_VITIS_LOOP_71_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_65_1_VITIS_LOOP_68_2_VITIS_LOOP_71_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_Pipeline_init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_Pipeline_batch_row_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_row_column'.
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_Pipeline_batch_row_column' (loop 'batch_row_column'): Unable to enforce a carried dependence constraint (II = 1, distance = 16, offset = 1) between 'store' operation ('out_0_0_addr_write_ln163', kernel_mspatch.cpp:163) of variable 'add137_24_2_2', kernel_mspatch.cpp:163 on array 'out_0_0' and 'load' operation ('out_0_0_load', kernel_mspatch.cpp:163) on array 'out_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_Pipeline_batch_row_column' (loop 'batch_row_column'): Unable to schedule 'load' operation ('in_0_0_load_3', kernel_mspatch.cpp:163) on array 'in_0_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_Pipeline_batch_row_column' (loop 'batch_row_column'): Unable to schedule 'load' operation ('in_0_0_load_5', kernel_mspatch.cpp:163) on array 'in_0_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_Pipeline_batch_row_column' (loop 'batch_row_column'): Unable to schedule 'load' operation ('in_0_0_load_7', kernel_mspatch.cpp:163) on array 'in_0_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 33, loop 'batch_row_column'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.68 seconds; current allocated memory: 2.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.77 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 2.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 2 seconds; current allocated memory: 2.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_batchnorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_176_1_VITIS_LOOP_179_2_VITIS_LOOP_182_3': control-flow is too complicated to be pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 605.93 seconds. CPU system time: 1.44 seconds. Elapsed time: 607.43 seconds; current allocated memory: 3.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 241.63 seconds. CPU system time: 0.64 seconds. Elapsed time: 242.98 seconds; current allocated memory: 3.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mspatch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_0 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_1 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_2 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_3 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_4 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_5 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_6 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_7 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_8 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_9 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_10 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_11 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_12 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_13 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_14 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_15 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_16 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_17 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_18 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_19 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_20 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_21 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_22 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_23 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_0 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_1 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_2 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_3 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_4 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_5 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_6 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_7 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_8 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_9 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_10 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_11 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_12 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_13 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_14 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_15 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_16 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_17 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_18 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_19 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_20 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_21 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_22 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_23 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_0 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_1 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_2 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_3 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_4 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_5 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_6 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_7 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_8 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_9 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_10 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_11 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_12 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_13 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_14 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_15 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_16 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_17 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_18 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_19 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_20 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_21 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_22 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_23 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_0 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_1 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_2 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_3 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_4 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_5 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_6 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_7 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_8 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_9 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_10 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_11 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_12 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_13 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_14 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_15 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_16 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_17 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_18 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_19 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_20 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_21 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_22 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_23 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 239.61 seconds. CPU system time: 0.62 seconds. Elapsed time: 241.89 seconds; current allocated memory: 3.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 3.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_DW_conv_Pipeline_init_in_VITIS_LOOP_56_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_in_VITIS_LOOP_56_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'init_in_VITIS_LOOP_56_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.81 seconds; current allocated memory: 3.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_DW_conv_Pipeline_Padding_VITIS_LOOP_78_2_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Padding_VITIS_LOOP_78_2_VITIS_LOOP_81_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Padding_VITIS_LOOP_78_2_VITIS_LOOP_81_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_DW_conv_Pipeline_init_output_VITIS_LOOP_130_5_VITIS_LOOP_133_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'afterConv_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'afterConv'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'init_output_VITIS_LOOP_130_5_VITIS_LOOP_133_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'init_output_VITIS_LOOP_130_5_VITIS_LOOP_133_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_DW_conv_Pipeline_Batch_Out_Column_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'afterConv_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'afterConv'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Batch_Out_Column_Output_Channel'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_DW_conv_Pipeline_Batch_Out_Column_Output_Channel' (loop 'Batch_Out_Column_Output_Channel'): Unable to schedule 'load' operation ('in_pad_load_1', kernel_DW_conv.cpp:174) on array 'in_pad' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_pad'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_DW_conv_Pipeline_Batch_Out_Column_Output_Channel' (loop 'Batch_Out_Column_Output_Channel'): Unable to schedule 'load' operation ('in_pad_load_3', kernel_DW_conv.cpp:174) on array 'in_pad' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_pad'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_DW_conv_Pipeline_Batch_Out_Column_Output_Channel' (loop 'Batch_Out_Column_Output_Channel'): Unable to schedule 'load' operation ('in_pad_load_5', kernel_DW_conv.cpp:174) on array 'in_pad' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_pad'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_DW_conv_Pipeline_Batch_Out_Column_Output_Channel' (loop 'Batch_Out_Column_Output_Channel'): Unable to schedule 'load' operation ('in_pad_load_7', kernel_DW_conv.cpp:174) on array 'in_pad' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_pad'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 13, loop 'Batch_Out_Column_Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_DW_conv_Pipeline_init_output_VITIS_LOOP_201_2_VITIS_LOOP_204_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_output_VITIS_LOOP_201_2_VITIS_LOOP_204_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'init_output_VITIS_LOOP_201_2_VITIS_LOOP_204_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 3.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_DW_conv_Pipeline_Batch_norm_VITIS_LOOP_229_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'afterConv_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'afterConv'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Batch_norm_VITIS_LOOP_229_4'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_DW_conv_Pipeline_Batch_norm_VITIS_LOOP_229_4' (loop 'Batch_norm_VITIS_LOOP_229_4'): Unable to schedule 'store' operation ('afterNorm_addr_1_write_ln238', kernel_DW_conv.cpp:238) of variable 'conv68_i_0_1', kernel_DW_conv.cpp:238 on array 'afterNorm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'afterNorm'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_DW_conv_Pipeline_Batch_norm_VITIS_LOOP_229_4' (loop 'Batch_norm_VITIS_LOOP_229_4'): Unable to schedule 'store' operation ('afterNorm_addr_3_write_ln238', kernel_DW_conv.cpp:238) of variable 'conv68_i_0_3', kernel_DW_conv.cpp:238 on array 'afterNorm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'afterNorm'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_DW_conv_Pipeline_Batch_norm_VITIS_LOOP_229_4' (loop 'Batch_norm_VITIS_LOOP_229_4'): Unable to schedule 'store' operation ('afterNorm_addr_4_write_ln238', kernel_DW_conv.cpp:238) of variable 'conv68_i_1_1', kernel_DW_conv.cpp:238 on array 'afterNorm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'afterNorm'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_DW_conv_Pipeline_Batch_norm_VITIS_LOOP_229_4' (loop 'Batch_norm_VITIS_LOOP_229_4'): Unable to schedule 'store' operation ('afterNorm_addr_7_write_ln238', kernel_DW_conv.cpp:238) of variable 'conv68_i_1_3', kernel_DW_conv.cpp:238 on array 'afterNorm' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'afterNorm'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_DW_conv_Pipeline_Batch_norm_VITIS_LOOP_229_4' (loop 'Batch_norm_VITIS_LOOP_229_4'): Unable to schedule 'store' operation ('afterNorm_addr_12_write_ln238', kernel_DW_conv.cpp:238) of variable 'conv68_i_3_1', kernel_DW_conv.cpp:238 on array 'afterNorm' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'afterNorm'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 24, loop 'Batch_norm_VITIS_LOOP_229_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.88 seconds; current allocated memory: 3.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_DW_conv_Pipeline_VITIS_LOOP_347_5_VITIS_LOOP_353_7_VITIS_LOOP_356_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_5_VITIS_LOOP_353_7_VITIS_LOOP_356_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'VITIS_LOOP_347_5_VITIS_LOOP_353_7_VITIS_LOOP_356_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_DW_conv_Pipeline_Skip_VITIS_LOOP_403_2_VITIS_LOOP_406_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Skip_VITIS_LOOP_403_2_VITIS_LOOP_406_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Skip_VITIS_LOOP_403_2_VITIS_LOOP_406_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.07 seconds; current allocated memory: 3.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.02 seconds; current allocated memory: 3.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.63 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.81 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_se_1_Pipeline_init_sum_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sum_VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_sum_VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.03 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_se_1_Pipeline_load_data_VITIS_LOOP_43_3_VITIS_LOOP_45_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'load_data_VITIS_LOOP_43_3_VITIS_LOOP_45_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'load_data_VITIS_LOOP_43_3_VITIS_LOOP_45_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.72 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_se_1_Pipeline_compute_mean_VITIS_LOOP_56_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'compute_mean_VITIS_LOOP_56_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'compute_mean_VITIS_LOOP_56_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_se_1_Pipeline_VITIS_LOOP_68_8_VITIS_LOOP_70_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_8_VITIS_LOOP_70_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_8_VITIS_LOOP_70_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_se_1_Pipeline_init_out_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_out_VITIS_LOOP_92_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_out_VITIS_LOOP_92_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_se_1_Pipeline_Batch_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Batch_Output_Channel'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('reduce_conv_write_ln155', kernel_se.cpp:155) of variable 'reduce_conv_52_22', kernel_se.cpp:155 on local variable 'reduce_conv' and 'load' operation ('reduce_conv_load_1', kernel_se.cpp:155) on local variable 'reduce_conv'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('reduce_conv_write_ln155', kernel_se.cpp:155) of variable 'reduce_conv_52_22', kernel_se.cpp:155 on local variable 'reduce_conv' and 'load' operation ('reduce_conv_load_1', kernel_se.cpp:155) on local variable 'reduce_conv'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('reduce_conv_write_ln155', kernel_se.cpp:155) of variable 'reduce_conv_52_22', kernel_se.cpp:155 on local variable 'reduce_conv' and 'load' operation ('reduce_conv_load_1', kernel_se.cpp:155) on local variable 'reduce_conv'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('reduce_conv_write_ln155', kernel_se.cpp:155) of variable 'reduce_conv_52_22', kernel_se.cpp:155 on local variable 'reduce_conv' and 'load' operation ('reduce_conv_load_1', kernel_se.cpp:155) on local variable 'reduce_conv'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('reduce_conv_write_ln155', kernel_se.cpp:155) of variable 'reduce_conv_52_22', kernel_se.cpp:155 on local variable 'reduce_conv' and 'load' operation ('reduce_conv_load_1', kernel_se.cpp:155) on local variable 'reduce_conv'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 0) between 'store' operation ('reduce_conv_write_ln155', kernel_se.cpp:155) of variable 'reduce_conv_52_22', kernel_se.cpp:155 on local variable 'reduce_conv' and 'load' operation ('reduce_conv_load_1', kernel_se.cpp:155) on local variable 'reduce_conv'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'Batch_Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_se_1_Pipeline_silu_VITIS_LOOP_170_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'silu_VITIS_LOOP_170_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'silu_VITIS_LOOP_170_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_se_1_Pipeline_init_out_VITIS_LOOP_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_out_VITIS_LOOP_189_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_out_VITIS_LOOP_189_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_se_1_Pipeline_Batch_Output_Channel6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Batch_Output_Channel'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_Batch_Output_Channel6' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('expand_conv_write_ln252', kernel_se.cpp:252) of variable 'expand_conv_130_22', kernel_se.cpp:252 on local variable 'expand_conv' and 'load' operation ('expand_conv_load_1', kernel_se.cpp:252) on local variable 'expand_conv'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_Batch_Output_Channel6' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('expand_conv_write_ln252', kernel_se.cpp:252) of variable 'expand_conv_130_22', kernel_se.cpp:252 on local variable 'expand_conv' and 'load' operation ('expand_conv_load_1', kernel_se.cpp:252) on local variable 'expand_conv'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_Batch_Output_Channel6' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('expand_conv_write_ln252', kernel_se.cpp:252) of variable 'expand_conv_130_22', kernel_se.cpp:252 on local variable 'expand_conv' and 'load' operation ('expand_conv_load_1', kernel_se.cpp:252) on local variable 'expand_conv'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_Batch_Output_Channel6' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('expand_conv_write_ln252', kernel_se.cpp:252) of variable 'expand_conv_130_22', kernel_se.cpp:252 on local variable 'expand_conv' and 'load' operation ('expand_conv_load_1', kernel_se.cpp:252) on local variable 'expand_conv'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_Batch_Output_Channel6' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('expand_conv_write_ln252', kernel_se.cpp:252) of variable 'expand_conv_130_22', kernel_se.cpp:252 on local variable 'expand_conv' and 'load' operation ('expand_conv_load_1', kernel_se.cpp:252) on local variable 'expand_conv'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_Batch_Output_Channel6' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 0) between 'store' operation ('expand_conv_write_ln252', kernel_se.cpp:252) of variable 'expand_conv_130_22', kernel_se.cpp:252 on local variable 'expand_conv' and 'load' operation ('expand_conv_load_1', kernel_se.cpp:252) on local variable 'expand_conv'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'Batch_Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_se_1_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_266_1_VITIS_LOOP_268_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'VITIS_LOOP_266_1_VITIS_LOOP_268_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_279_1_VITIS_LOOP_281_2'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2' (loop 'VITIS_LOOP_279_1_VITIS_LOOP_281_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln291', kernel_se.cpp:291) on port 'gmem0' (kernel_se.cpp:291) and bus write operation ('gmem0_addr_write_ln291', kernel_se.cpp:291) on port 'gmem0' (kernel_se.cpp:291).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2' (loop 'VITIS_LOOP_279_1_VITIS_LOOP_281_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln291', kernel_se.cpp:291) on port 'gmem0' (kernel_se.cpp:291) and bus write operation ('gmem0_addr_write_ln291', kernel_se.cpp:291) on port 'gmem0' (kernel_se.cpp:291).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2' (loop 'VITIS_LOOP_279_1_VITIS_LOOP_281_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln291', kernel_se.cpp:291) on port 'gmem0' (kernel_se.cpp:291) and bus write operation ('gmem0_addr_write_ln291', kernel_se.cpp:291) on port 'gmem0' (kernel_se.cpp:291).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2' (loop 'VITIS_LOOP_279_1_VITIS_LOOP_281_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln291', kernel_se.cpp:291) on port 'gmem0' (kernel_se.cpp:291) and bus write operation ('gmem0_addr_write_ln291', kernel_se.cpp:291) on port 'gmem0' (kernel_se.cpp:291).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2' (loop 'VITIS_LOOP_279_1_VITIS_LOOP_281_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln291', kernel_se.cpp:291) on port 'gmem0' (kernel_se.cpp:291) and bus write operation ('gmem0_addr_write_ln291', kernel_se.cpp:291) on port 'gmem0' (kernel_se.cpp:291).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2' (loop 'VITIS_LOOP_279_1_VITIS_LOOP_281_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln291', kernel_se.cpp:291) on port 'gmem0' (kernel_se.cpp:291) and bus write operation ('gmem0_addr_write_ln291', kernel_se.cpp:291) on port 'gmem0' (kernel_se.cpp:291).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 19, loop 'VITIS_LOOP_279_1_VITIS_LOOP_281_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_se_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 3.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_irmb_stage0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_output_VITIS_LOOP_33_2_VITIS_LOOP_36_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_output_VITIS_LOOP_33_2_VITIS_LOOP_36_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.7 seconds; current allocated memory: 3.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.75 seconds; current allocated memory: 3.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input' pipeline 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.52 seconds; current allocated memory: 3.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_norm' is 6147 from HDL expression: ((1'b1 == ap_CS_fsm_state103) & (m_axi_gmem1_RVALID == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'padding_input' pipeline 'VITIS_LOOP_65_1_VITIS_LOOP_68_2_VITIS_LOOP_71_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_Pipeline_init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_Pipeline_init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_Pipeline_batch_row_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_conv_Pipeline_batch_row_column' pipeline 'batch_row_column' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 130 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_Pipeline_batch_row_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.56 seconds; current allocated memory: 3.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_batchnorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_batchnorm' is 24850 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_6_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_batchnorm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 152.3 seconds. CPU system time: 0.46 seconds. Elapsed time: 152.96 seconds; current allocated memory: 3.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mspatch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mspatch_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 245.26 seconds. CPU system time: 1.16 seconds. Elapsed time: 248.91 seconds; current allocated memory: 4.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_DW_conv_Pipeline_init_in_VITIS_LOOP_56_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_DW_conv_Pipeline_init_in_VITIS_LOOP_56_2_VITIS_LOOP_59_3' pipeline 'init_in_VITIS_LOOP_56_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_76864_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_DW_conv_Pipeline_init_in_VITIS_LOOP_56_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.75 seconds; current allocated memory: 4.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_DW_conv_Pipeline_Padding_VITIS_LOOP_78_2_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_DW_conv_Pipeline_Padding_VITIS_LOOP_78_2_VITIS_LOOP_81_3' pipeline 'Padding_VITIS_LOOP_78_2_VITIS_LOOP_81_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_DW_conv_Pipeline_Padding_VITIS_LOOP_78_2_VITIS_LOOP_81_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_DW_conv_Pipeline_init_output_VITIS_LOOP_130_5_VITIS_LOOP_133_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_DW_conv_Pipeline_init_output_VITIS_LOOP_130_5_VITIS_LOOP_133_6' pipeline 'init_output_VITIS_LOOP_130_5_VITIS_LOOP_133_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_DW_conv_Pipeline_init_output_VITIS_LOOP_130_5_VITIS_LOOP_133_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_DW_conv_Pipeline_Batch_Out_Column_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_DW_conv_Pipeline_Batch_Out_Column_Output_Channel' pipeline 'Batch_Out_Column_Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_DW_conv_Pipeline_Batch_Out_Column_Output_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_DW_conv_Pipeline_init_output_VITIS_LOOP_201_2_VITIS_LOOP_204_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_DW_conv_Pipeline_init_output_VITIS_LOOP_201_2_VITIS_LOOP_204_3' pipeline 'init_output_VITIS_LOOP_201_2_VITIS_LOOP_204_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_DW_conv_Pipeline_init_output_VITIS_LOOP_201_2_VITIS_LOOP_204_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_DW_conv_Pipeline_Batch_norm_VITIS_LOOP_229_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_DW_conv_Pipeline_Batch_norm_VITIS_LOOP_229_4' pipeline 'Batch_norm_VITIS_LOOP_229_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_DW_conv_Pipeline_Batch_norm_VITIS_LOOP_229_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_DW_conv_Pipeline_VITIS_LOOP_347_5_VITIS_LOOP_353_7_VITIS_LOOP_356_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_DW_conv_Pipeline_VITIS_LOOP_347_5_VITIS_LOOP_353_7_VITIS_LOOP_356_8' pipeline 'VITIS_LOOP_347_5_VITIS_LOOP_353_7_VITIS_LOOP_356_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_DW_conv_Pipeline_VITIS_LOOP_347_5_VITIS_LOOP_353_7_VITIS_LOOP_356_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 4.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_DW_conv_Pipeline_Skip_VITIS_LOOP_403_2_VITIS_LOOP_406_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_DW_conv_Pipeline_Skip_VITIS_LOOP_403_2_VITIS_LOOP_406_3' pipeline 'Skip_VITIS_LOOP_403_2_VITIS_LOOP_406_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_DW_conv_Pipeline_Skip_VITIS_LOOP_403_2_VITIS_LOOP_406_3' is 25344 from HDL expression: ((icmp_ln397_reg_49908 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001))
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_DW_conv_Pipeline_Skip_VITIS_LOOP_403_2_VITIS_LOOP_406_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.91 seconds; current allocated memory: 4.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_DW_conv/grp_fu_60654_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_DW_conv' is 49153 from HDL expression: (1'b1 == ap_CS_fsm_state13)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_DW_conv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 36.6 seconds. CPU system time: 0.77 seconds. Elapsed time: 38.1 seconds; current allocated memory: 6.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_se_1_Pipeline_init_sum_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_se_1_Pipeline_init_sum_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.83 seconds. CPU system time: 0.12 seconds. Elapsed time: 7.51 seconds; current allocated memory: 6.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_se_1_Pipeline_load_data_VITIS_LOOP_43_3_VITIS_LOOP_45_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_se_1_Pipeline_load_data_VITIS_LOOP_43_3_VITIS_LOOP_45_4' pipeline 'load_data_VITIS_LOOP_43_3_VITIS_LOOP_45_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_76864_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_se_1_Pipeline_load_data_VITIS_LOOP_43_3_VITIS_LOOP_45_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 6.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_se_1_Pipeline_compute_mean_VITIS_LOOP_56_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_se_1_Pipeline_compute_mean_VITIS_LOOP_56_5' pipeline 'compute_mean_VITIS_LOOP_56_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_se_1_Pipeline_compute_mean_VITIS_LOOP_56_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 6.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_se_1_Pipeline_VITIS_LOOP_68_8_VITIS_LOOP_70_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_se_1_Pipeline_VITIS_LOOP_68_8_VITIS_LOOP_70_9' pipeline 'VITIS_LOOP_68_8_VITIS_LOOP_70_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_se_1_Pipeline_VITIS_LOOP_68_8_VITIS_LOOP_70_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_se_1_Pipeline_init_out_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_se_1_Pipeline_init_out_VITIS_LOOP_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 6.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_se_1_Pipeline_Batch_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_se_1_Pipeline_Batch_Output_Channel' pipeline 'Batch_Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_197_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_207_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_217_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_227_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_237_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_247_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_257_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_265_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_267_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4864_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_se_1_Pipeline_Batch_Output_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 6.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_se_1_Pipeline_silu_VITIS_LOOP_170_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_se_1_Pipeline_silu_VITIS_LOOP_170_5' pipeline 'silu_VITIS_LOOP_170_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_265_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_se_1_Pipeline_silu_VITIS_LOOP_170_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 6.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_se_1_Pipeline_init_out_VITIS_LOOP_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_se_1_Pipeline_init_out_VITIS_LOOP_189_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 6.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_se_1_Pipeline_Batch_Output_Channel6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_se_1_Pipeline_Batch_Output_Channel6' pipeline 'Batch_Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_197_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_207_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_217_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_227_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_237_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_247_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_257_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_265_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_267_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4864_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_se_1_Pipeline_Batch_Output_Channel6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 6.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_se_1_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_se_1_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_268_2' pipeline 'VITIS_LOOP_266_1_VITIS_LOOP_268_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4864_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_se_1_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_268_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 6.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2' pipeline 'VITIS_LOOP_279_1_VITIS_LOOP_281_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4864_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 6.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_se_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_se_1/grp_fu_60654_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_se_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 6.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_irmb_stage0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_irmb_stage0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_irmb_stage0' is 25358 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_irmb_stage0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22.71 seconds. CPU system time: 0.34 seconds. Elapsed time: 23.39 seconds; current allocated memory: 6.946 GB.
INFO: [HLS 200-741] Implementing PIPO kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mean_0_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_1_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_2_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_3_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_4_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_5_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_6_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_7_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_8_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_9_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_10_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_11_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_12_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_13_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_14_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_15_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_16_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_17_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_18_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_19_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_20_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_21_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_22_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_23_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_0_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_1_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_2_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_3_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_4_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_5_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_6_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_7_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_8_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_9_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_10_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_11_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_12_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_13_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_14_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_15_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_16_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_17_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_18_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_19_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_20_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_21_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_22_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_23_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_0_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_1_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_2_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_3_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_4_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_5_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_6_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_7_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_8_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_9_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_10_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_11_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_12_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_13_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_14_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_15_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_16_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_17_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_18_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_19_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_20_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_21_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_22_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_23_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_0_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_1_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_2_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_3_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_4_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_5_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_6_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_7_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_8_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_9_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_10_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_11_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_12_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_13_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_14_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_15_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_16_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_17_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_18_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_19_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_20_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_21_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_22_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_23_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_DW_conv_in_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_DW_conv_in_pad_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_DW_conv_afterConv_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_DW_conv_afterNorm_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_se_1_sum_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_se_1_in_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 19.37 seconds. CPU system time: 0.57 seconds. Elapsed time: 23.16 seconds; current allocated memory: 7.008 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 11.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 11.27 seconds; current allocated memory: 7.071 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_irmb_stage0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_irmb_stage0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 54.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4660.01 seconds. CPU system time: 19.45 seconds. Elapsed time: 4703.85 seconds; current allocated memory: 6.313 GB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/users/cad/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling kernel_iRMB_stage0_test.cpp_pre.cpp.tb.cpp
   Compiling kernel_mspatch.cpp_pre.cpp.tb.cpp
   Compiling kernel_DW_conv.cpp_pre.cpp.tb.cpp
   Compiling kernel_se.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel_irmb_stage0.cpp
   Compiling kernel_iRMB_stage0.cpp_pre.cpp.tb.cpp
   Compiling kernel_proj.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel_irmb_stage0_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
384
96
768
-0.548868 -0.477122 -0.477122 -0.476995
-0.261679 -0.0464557 -0.0464557 -0.0470676
0.0274776 0.386579 0.386579 0.383383
0.313624 0.815666 0.815666 0.812858
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/users/cad/xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fmul_32ns_32ns_32_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_ddiv_64ns_64ns_64_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_ddiv_64ns_64ns_64_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_ddiv_64ns_64ns_64_6_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_6_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Tue Sep 12 12:33:36 2023...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /users/cad/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_kernel_irmb_stage0_top glbl -Oenable_linking_all_libraries -prj kernel_irmb_stage0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s kernel_irmb_stage0 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_ddiv_64ns_64ns_64_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_ddiv_64ns_64ns_64_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_dsqrt_64ns_64ns_64_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dsqrt_64ns_64ns_64_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kernel_irmb_stage0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_207_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_207_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_Pipeline_Padding_VITIS_LOOP_78_2_VITIS_LOOP_81_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_Pipeline_Padding_VITIS_LOOP_78_2_VITIS_LOOP_81_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_Pipeline_Batch_norm_VITIS_LOOP_229_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_Pipeline_Batch_norm_VITIS_LOOP_229_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_245_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_245_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1_Pipeline_Batch_Output_Channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1_Pipeline_Batch_Output_Channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_afterNorm_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_afterNorm_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_265_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_265_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_Pipeline_VITIS_LOOP_347_5_VITIS_LOOP_353_7_VITIS_LOOP_356_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_Pipeline_VITIS_LOOP_347_5_VITIS_LOOP_353_7_VITIS_LOOP_356_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_197_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_197_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_norm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_afterConv_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_afterConv_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fifo_w32_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fifo_w32_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_ddiv_64ns_64ns_64_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_ddiv_64ns_64ns_64_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_Pipeline_init_in_VITIS_LOOP_56_2_VITIS_LOOP_59_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_Pipeline_init_in_VITIS_LOOP_56_2_VITIS_LOOP_59_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1_Pipeline_init_out_VITIS_LOOP_189_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1_Pipeline_init_out_VITIS_LOOP_189_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_22_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_22_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_batchnorm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_batchnorm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_268_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1_Pipeline_VITIS_LOOP_266_1_VITIS_LOOP_268_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_dsqrt_64ns_64ns_64_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dsqrt_64ns_64ns_64_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1_Pipeline_silu_VITIS_LOOP_170_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1_Pipeline_silu_VITIS_LOOP_170_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_Pipeline_init_output_VITIS_LOOP_201_2_VITIS_LOOP_204_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_Pipeline_init_output_VITIS_LOOP_201_2_VITIS_LOOP_204_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_in_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_in_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1_Pipeline_VITIS_LOOP_68_8_VITIS_LOOP_70_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1_Pipeline_VITIS_LOOP_68_8_VITIS_LOOP_70_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1_Pipeline_VITIS_LOOP_279_1_VITIS_LOOP_281_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1_Pipeline_init_sum_VITIS_LOOP_31_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1_Pipeline_init_sum_VITIS_LOOP_31_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_237_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_237_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_267_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_267_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_227_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_227_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_247_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_247_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_Pipeline_init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_Pipeline_init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_4864_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_4864_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_Pipeline_Skip_VITIS_LOOP_403_2_VITIS_LOOP_406_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_Pipeline_Skip_VITIS_LOOP_403_2_VITIS_LOOP_406_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1_Pipeline_load_data_VITIS_LOOP_43_3_VITIS_LOOP_45_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1_Pipeline_load_data_VITIS_LOOP_43_3_VITIS_LOOP_45_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_padding_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_padding_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_Pipeline_Batch_Out_Column_Output_Channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_Pipeline_Batch_Out_Column_Output_Channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_Pipeline_batch_row_column.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_Pipeline_batch_row_column
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1_Pipeline_init_out_VITIS_LOOP_92_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1_Pipeline_init_out_VITIS_LOOP_92_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1_Pipeline_Batch_Output_Channel6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1_Pipeline_Batch_Output_Channel6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_217_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_217_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_76864_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_76864_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_in_pad_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_in_pad_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_Pipeline_init_output_VITIS_LOOP_130_5_VITIS_LOOP_133_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_Pipeline_init_output_VITIS_LOOP_130_5_VITIS_LOOP_133_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_257_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_257_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1_sum_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1_sum_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1_Pipeline_compute_mean_VITIS_LOOP_56_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1_Pipeline_compute_mean_VITIS_LOOP_56_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_se_1_in_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_se_1_in_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'm_axis_result_tdata' [/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1.v:29]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'm_axis_result_tdata' [/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_flow_control_...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input
Compiling module xil_defaultlib.kernel_irmb_stage0_load_norm
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_22_32_1_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_padding_input
Compiling module xil_defaultlib.kernel_irmb_stage0_flow_control_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcu250-...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fadd_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_fadd_32ns_32n...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fmul_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_fmul_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fsub_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_fsub_32ns_32n...
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_w=64,a_fw=53,o...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fptrunc_64ns_...
Compiling module xil_defaultlib.kernel_irmb_stage0_fptrunc_64ns_...
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fpext_32ns_64...
Compiling module xil_defaultlib.kernel_irmb_stage0_fpext_32ns_64...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_14.alignment [\alignment(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=47,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.addsub_dsp [\addsub_dsp(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.addsub [\addsub(c_xdevicefamily="virtexu...]
Compiling architecture rtl of entity floating_point_v7_1_14.align_add [\align_add(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp [\flt_add_exp(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_dadd_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_dadd_64ns_64n...
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=38,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e2_dbl [\fix_mult_dsp48e2_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_dmul_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_dmul_64ns_64n...
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_ddiv_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_ddiv_64ns_64n...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=49,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=43,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=41,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=39,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=20,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=20,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=35,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=36,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=37,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=38,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=39,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=40,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=37)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=42,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=43,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=44,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=45,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=49,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=50,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=51,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=53,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=56,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=58,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=3,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_sqrt [\flt_sqrt(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_dsqrt_64ns_64...
Compiling module xil_defaultlib.kernel_irmb_stage0_dsqrt_64ns_64...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_batch...
Compiling module xil_defaultlib.kernel_irmb_stage0_fifo_w32_d4_S...
Compiling module xil_defaultlib.kernel_irmb_stage0_fifo_w32_d4_S
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_76864_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_245_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1_i...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1_P...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1_P...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1_P...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1_P...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1_P...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1_P...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_4864_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_257_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_267_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_265_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_197_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_207_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_217_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_227_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_237_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_247_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1_P...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1_P...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1_P...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1_P...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1_P...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_se_1
Compiling module xil_defaultlib.kernel_irmb_stage0_control_s_axi
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_m...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_m...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_l...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_t...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_w...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi(C...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_m...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_m...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_l...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_t...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_w...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi(C...
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_faddfsub_32ns...
Compiling module xil_defaultlib.kernel_irmb_stage0_faddfsub_32ns...
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=104,length=0)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=49,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=59,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=105,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="virtex...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=13,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=67,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(result_width=67...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=69,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=66,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=58,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=71,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp_dp_poly [\flt_exp_dp_poly(c_xdevicefamily...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=64)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp [\flt_exp(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_dexp_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_dexp_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=9)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=273)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=24)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=16)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kernel_irmb_stage0_top
Compiling module work.glbl
Built simulation snapshot kernel_irmb_stage0

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kernel_irmb_stage0/xsim_script.tcl
# xsim {kernel_irmb_stage0} -autoloadwcfg -tclbatch {kernel_irmb_stage0.tcl}
Time resolution is 1 ps
source kernel_irmb_stage0.tcl
## run all
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_4_full_dsp_1_U8269/kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_4_full_dsp_1_U8269/kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_4_full_dsp_1_U8269/kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_4_full_dsp_1_U8269/kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_4_full_dsp_1_U8269/kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_4_full_dsp_1_U8269/kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "163000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U75/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U76/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U77/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U78/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U79/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U80/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U81/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U82/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U83/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U84/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U85/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U86/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U87/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U88/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U89/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U90/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U91/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U92/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U93/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U94/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U95/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U96/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U97/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U98/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U99/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U100/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U101/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U102/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U103/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U104/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U105/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U106/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U107/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U108/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U109/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U110/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U111/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U112/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U113/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U114/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U115/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U116/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U117/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U118/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U119/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U120/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U121/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U122/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U123/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U124/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U125/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U126/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U127/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U128/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U129/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U130/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U131/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U132/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U133/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U134/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U135/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U136/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U137/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U138/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U139/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U140/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U141/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U142/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U143/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U144/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U145/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U146/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U147/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U148/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U149/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U150/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U151/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U152/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U153/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U154/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U155/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U156/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U157/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U158/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U159/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U160/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U161/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U162/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U163/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U164/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U165/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U166/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U167/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U168/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U169/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U170/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U171/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U172/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U173/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U174/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U175/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U176/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U177/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U178/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U179/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U180/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U181/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U182/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U183/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U184/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U185/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U186/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U187/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U188/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U189/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U190/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U191/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U192/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U193/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U194/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U195/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U196/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U197/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U198/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U199/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U200/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U201/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_2_full_dsp_1_U202/kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U402/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U403/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U404/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U405/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U406/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U407/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U408/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U409/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U410/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U411/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U412/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U413/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U414/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U415/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U416/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U417/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U418/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U419/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U420/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U421/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U422/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U423/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U424/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232137501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232162500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238562500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238787500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238837500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239037501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239062500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239112500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239312501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239337500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239587501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239862501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239887500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245387501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245412500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245662501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245687500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245737500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245937501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245962500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246012500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246237500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246487501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246512500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251812500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252012501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252037500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252087500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252287501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252312500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252362500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252562501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252587500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252637500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252837501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252862500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253112501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253137500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253212500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253412501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253437500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253687501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253712500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253762500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253962501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253987500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254237501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254262500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254312500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254512501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254537500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254787501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254812500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254862500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255062501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255087500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255137500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255362500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255612501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255637500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255687500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255887501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255912500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255962500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256162501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256237500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256437501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256462500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256712501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256737500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256987501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257012500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257262501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257287500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257337500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257812501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257837500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257887500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258087501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258112500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258362501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258387500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258437500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258637501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258662500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258712500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258912501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258937500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259187501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259262500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259462501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259487500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/fsub_32ns_32ns_32_2_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259737501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259762500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_10924/compute_batchnorm_U0/dadd_64ns_64ns_64_2_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417662500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417912500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418037500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418162500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418287500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418412500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418537500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423862601 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_4_full_dsp_1_U8269/kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428387500 ps  Iteration: 186  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428387500 ps  Iteration: 186  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_11702/grp_kernel_DW_conv_Pipeline_Batch_norm_VITIS_LOOP_229_4_fu_20070/dmul_64ns_64ns_64_2_max_dsp_1_U3073/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428537501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dmul_64ns_64ns_64_2_max_dsp_1_U8267/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_11702/grp_kernel_DW_conv_Pipeline_Batch_norm_VITIS_LOOP_229_4_fu_20070/dadd_64ns_64ns_64_2_full_dsp_1_U3071/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428562500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dadd_64ns_64ns_64_2_full_dsp_1_U8266/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448212500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dadd_64ns_64ns_64_2_full_dsp_1_U8266/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448212501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dmul_64ns_64ns_64_2_max_dsp_1_U8267/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467487500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467512500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8265/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467537601 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_4_full_dsp_1_U8269/kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486887500 ps  Iteration: 16  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486912500 ps  Iteration: 16  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8265/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 488462500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 491587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 492187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 492787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 493387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 493987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 494587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 495187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 495787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 496387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 496987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 497587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 498187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 498787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 499387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 499987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 500587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 501187500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 501787500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 502387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 502987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 503587500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 517387500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 517987500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 518612500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 520187500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dadd_64ns_64ns_64_2_full_dsp_1_U8266/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 520212601 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_4_full_dsp_1_U8269/kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 520337501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dmul_64ns_64ns_64_2_max_dsp_1_U8267/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549062500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8262/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550612500 ps  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dadd_64ns_64ns_64_2_full_dsp_1_U8266/kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550637601 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_4_full_dsp_1_U8269/kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550762501 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dmul_64ns_64ns_64_2_max_dsp_1_U8267/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "572913000"
////////////////////////////////////////////////////////////////////////////////////
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 572937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8263/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 572937500 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/faddfsub_32ns_32ns_32_2_full_dsp_1_U8265/kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
$finish called at time : 573062500 ps : File "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0.autotb.v" Line 641
run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:36 . Memory (MB): peak = 2834.383 ; gain = 0.000 ; free physical = 134677 ; free virtual = 238823
## quit
INFO: xsimkernel Simulation Memory Usage: 571112 KB (Peak: 636652 KB), Simulation CPU Usage: 96410 ms
INFO: [Common 17-206] Exiting xsim at Tue Sep 12 12:39:12 2023...
INFO: [COSIM 212-316] Starting C post checking ...
384
96
768
-0.501647 -0.436073 -0.436073 -0.435958
-0.239166 -0.0424589 -0.0424589 -0.0430182
0.0251136 0.35332 0.35332 0.350399
0.286642 0.745491 0.745491 0.742924
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 817.7 seconds. CPU system time: 61.74 seconds. Elapsed time: 430.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/users/cad/xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_ddiv_64ns_64ns_64_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_ddiv_64ns_64ns_64_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_ddiv_64ns_64ns_64_6_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dexp_64ns_64ns_64_4_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_6_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_faddfsub_32ns_32ns_32_2_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fmul_32ns_32ns_32_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/users/cad/xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 12 12:40:29 2023...
INFO: [HLS 200-802] Generated output file proj_irmb_stage0_kernel/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 64.97 seconds. CPU system time: 2.63 seconds. Elapsed time: 72.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5568.29 seconds. Total CPU system time: 87.67 seconds. Total elapsed time: 5234.81 seconds; peak allocated memory: 7.071 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Sep 12 12:40:32 2023...
