Warning (10268): Verilog HDL information at sha1_Implimentation.sv(129): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/sha1_Implimentation/sha1_Implimentation.sv Line: 129
