xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../home/nicola/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../final_project.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../final_project.srcs/sources_1/ip/vio_0/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../home/nicola/Vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../final_project.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../final_project.srcs/sources_1/ip/vio_0/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../home/nicola/Vivado/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../final_project.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../final_project.srcs/sources_1/ip/vio_0/hdl"
vio_0.vhd,vhdl,xil_defaultlib,../../../../final_project.srcs/sources_1/ip/vio_0/sim/vio_0.vhd,incdir="../../../../final_project.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../final_project.srcs/sources_1/ip/vio_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
