Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Jun 02 16:46:06 2016
| Host         : DESKTOP-BGLQMM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file unroll_timing_summary_routed.rpt -rpx unroll_timing_summary_routed.rpx
| Design       : unroll
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 133 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.397        0.000                      0                  267        0.263        0.000                      0                  267        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.397        0.000                      0                  267        0.263        0.000                      0                  267        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 addr_in_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tmp_reg[83]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.350ns  (logic 0.595ns (17.759%)  route 2.755ns (82.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 19.175 - 15.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 9.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     7.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.451     9.446    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.353     9.799 r  addr_in_reg[1]/Q
                         net (fo=150, routed)         2.309    12.109    addr_OBUF[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I2_O)        0.242    12.351 r  data_tmp[87]_i_1/O
                         net (fo=8, routed)           0.446    12.797    data_tmp[87]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  data_tmp_reg[83]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    16.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    17.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.844 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.331    19.175    clk_IBUF_BUFG
    SLICE_X72Y82         FDRE                                         r  data_tmp_reg[83]/C  (IS_INVERTED)
                         clock pessimism              0.219    19.393    
                         clock uncertainty           -0.035    19.358    
    SLICE_X72Y82         FDRE (Setup_fdre_C_CE)      -0.164    19.194    data_tmp_reg[83]
  -------------------------------------------------------------------
                         required time                         19.194    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 addr_in_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tmp_reg[84]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.350ns  (logic 0.595ns (17.759%)  route 2.755ns (82.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 19.175 - 15.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 9.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     7.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.451     9.446    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.353     9.799 r  addr_in_reg[1]/Q
                         net (fo=150, routed)         2.309    12.109    addr_OBUF[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I2_O)        0.242    12.351 r  data_tmp[87]_i_1/O
                         net (fo=8, routed)           0.446    12.797    data_tmp[87]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  data_tmp_reg[84]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    16.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    17.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.844 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.331    19.175    clk_IBUF_BUFG
    SLICE_X72Y82         FDRE                                         r  data_tmp_reg[84]/C  (IS_INVERTED)
                         clock pessimism              0.219    19.393    
                         clock uncertainty           -0.035    19.358    
    SLICE_X72Y82         FDRE (Setup_fdre_C_CE)      -0.164    19.194    data_tmp_reg[84]
  -------------------------------------------------------------------
                         required time                         19.194    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 addr_in_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tmp_reg[85]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.350ns  (logic 0.595ns (17.759%)  route 2.755ns (82.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 19.175 - 15.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 9.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     7.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.451     9.446    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.353     9.799 r  addr_in_reg[1]/Q
                         net (fo=150, routed)         2.309    12.109    addr_OBUF[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I2_O)        0.242    12.351 r  data_tmp[87]_i_1/O
                         net (fo=8, routed)           0.446    12.797    data_tmp[87]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  data_tmp_reg[85]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    16.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    17.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.844 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.331    19.175    clk_IBUF_BUFG
    SLICE_X72Y82         FDRE                                         r  data_tmp_reg[85]/C  (IS_INVERTED)
                         clock pessimism              0.219    19.393    
                         clock uncertainty           -0.035    19.358    
    SLICE_X72Y82         FDRE (Setup_fdre_C_CE)      -0.164    19.194    data_tmp_reg[85]
  -------------------------------------------------------------------
                         required time                         19.194    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 addr_in_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tmp_reg[87]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.350ns  (logic 0.595ns (17.759%)  route 2.755ns (82.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 19.175 - 15.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 9.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     7.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.451     9.446    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.353     9.799 r  addr_in_reg[1]/Q
                         net (fo=150, routed)         2.309    12.109    addr_OBUF[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I2_O)        0.242    12.351 r  data_tmp[87]_i_1/O
                         net (fo=8, routed)           0.446    12.797    data_tmp[87]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  data_tmp_reg[87]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    16.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    17.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.844 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.331    19.175    clk_IBUF_BUFG
    SLICE_X72Y82         FDRE                                         r  data_tmp_reg[87]/C  (IS_INVERTED)
                         clock pessimism              0.219    19.393    
                         clock uncertainty           -0.035    19.358    
    SLICE_X72Y82         FDRE (Setup_fdre_C_CE)      -0.164    19.194    data_tmp_reg[87]
  -------------------------------------------------------------------
                         required time                         19.194    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 addr_in_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tmp_reg[80]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.320ns  (logic 0.595ns (17.923%)  route 2.725ns (82.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 19.172 - 15.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 9.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     7.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.451     9.446    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.353     9.799 r  addr_in_reg[1]/Q
                         net (fo=150, routed)         2.309    12.109    addr_OBUF[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I2_O)        0.242    12.351 r  data_tmp[87]_i_1/O
                         net (fo=8, routed)           0.415    12.766    data_tmp[87]_i_1_n_0
    SLICE_X72Y79         FDRE                                         r  data_tmp_reg[80]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    16.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    17.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.844 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.328    19.172    clk_IBUF_BUFG
    SLICE_X72Y79         FDRE                                         r  data_tmp_reg[80]/C  (IS_INVERTED)
                         clock pessimism              0.219    19.390    
                         clock uncertainty           -0.035    19.355    
    SLICE_X72Y79         FDRE (Setup_fdre_C_CE)      -0.164    19.191    data_tmp_reg[80]
  -------------------------------------------------------------------
                         required time                         19.191    
                         arrival time                         -12.766    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 addr_in_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tmp_reg[81]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.305ns  (logic 0.595ns (18.005%)  route 2.710ns (81.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 19.174 - 15.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 9.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     7.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.451     9.446    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.353     9.799 r  addr_in_reg[1]/Q
                         net (fo=150, routed)         2.309    12.109    addr_OBUF[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I2_O)        0.242    12.351 r  data_tmp[87]_i_1/O
                         net (fo=8, routed)           0.400    12.751    data_tmp[87]_i_1_n_0
    SLICE_X72Y81         FDRE                                         r  data_tmp_reg[81]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    16.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    17.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.844 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.330    19.174    clk_IBUF_BUFG
    SLICE_X72Y81         FDRE                                         r  data_tmp_reg[81]/C  (IS_INVERTED)
                         clock pessimism              0.219    19.392    
                         clock uncertainty           -0.035    19.357    
    SLICE_X72Y81         FDRE (Setup_fdre_C_CE)      -0.164    19.193    data_tmp_reg[81]
  -------------------------------------------------------------------
                         required time                         19.193    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 addr_in_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tmp_reg[82]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.305ns  (logic 0.595ns (18.005%)  route 2.710ns (81.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 19.174 - 15.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 9.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     7.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.451     9.446    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.353     9.799 r  addr_in_reg[1]/Q
                         net (fo=150, routed)         2.309    12.109    addr_OBUF[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I2_O)        0.242    12.351 r  data_tmp[87]_i_1/O
                         net (fo=8, routed)           0.400    12.751    data_tmp[87]_i_1_n_0
    SLICE_X72Y81         FDRE                                         r  data_tmp_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    16.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    17.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.844 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.330    19.174    clk_IBUF_BUFG
    SLICE_X72Y81         FDRE                                         r  data_tmp_reg[82]/C  (IS_INVERTED)
                         clock pessimism              0.219    19.392    
                         clock uncertainty           -0.035    19.357    
    SLICE_X72Y81         FDRE (Setup_fdre_C_CE)      -0.164    19.193    data_tmp_reg[82]
  -------------------------------------------------------------------
                         required time                         19.193    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 addr_in_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tmp_reg[86]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.305ns  (logic 0.595ns (18.005%)  route 2.710ns (81.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 19.174 - 15.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 9.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     7.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.451     9.446    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.353     9.799 r  addr_in_reg[1]/Q
                         net (fo=150, routed)         2.309    12.109    addr_OBUF[1]
    SLICE_X75Y81         LUT6 (Prop_lut6_I2_O)        0.242    12.351 r  data_tmp[87]_i_1/O
                         net (fo=8, routed)           0.400    12.751    data_tmp[87]_i_1_n_0
    SLICE_X72Y81         FDRE                                         r  data_tmp_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    16.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    17.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.844 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.330    19.174    clk_IBUF_BUFG
    SLICE_X72Y81         FDRE                                         r  data_tmp_reg[86]/C  (IS_INVERTED)
                         clock pessimism              0.219    19.392    
                         clock uncertainty           -0.035    19.357    
    SLICE_X72Y81         FDRE (Setup_fdre_C_CE)      -0.164    19.193    data_tmp_reg[86]
  -------------------------------------------------------------------
                         required time                         19.193    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 addr_in_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tmp_reg[33]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.095ns  (logic 0.592ns (19.125%)  route 2.503ns (80.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 19.182 - 15.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 9.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     7.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.451     9.446    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.353     9.799 f  addr_in_reg[3]/Q
                         net (fo=148, routed)         1.682    11.482    addr_OBUF[3]
    SLICE_X75Y86         LUT6 (Prop_lut6_I3_O)        0.239    11.721 r  data_tmp[39]_i_1/O
                         net (fo=8, routed)           0.821    12.542    data_tmp[39]_i_1_n_0
    SLICE_X73Y96         FDRE                                         r  data_tmp_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    16.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    17.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.844 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.338    19.182    clk_IBUF_BUFG
    SLICE_X73Y96         FDRE                                         r  data_tmp_reg[33]/C  (IS_INVERTED)
                         clock pessimism              0.219    19.400    
                         clock uncertainty           -0.035    19.365    
    SLICE_X73Y96         FDRE (Setup_fdre_C_CE)      -0.164    19.201    data_tmp_reg[33]
  -------------------------------------------------------------------
                         required time                         19.201    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 addr_in_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tmp_reg[35]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.095ns  (logic 0.592ns (19.125%)  route 2.503ns (80.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 19.182 - 15.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 9.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     7.915    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.451     9.446    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.353     9.799 f  addr_in_reg[3]/Q
                         net (fo=148, routed)         1.682    11.482    addr_OBUF[3]
    SLICE_X75Y86         LUT6 (Prop_lut6_I3_O)        0.239    11.721 r  data_tmp[39]_i_1/O
                         net (fo=8, routed)           0.821    12.542    data_tmp[39]_i_1_n_0
    SLICE_X73Y96         FDRE                                         r  data_tmp_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    16.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.420    17.767    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.844 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.338    19.182    clk_IBUF_BUFG
    SLICE_X73Y96         FDRE                                         r  data_tmp_reg[35]/C  (IS_INVERTED)
                         clock pessimism              0.219    19.400    
                         clock uncertainty           -0.035    19.365    
    SLICE_X73Y96         FDRE (Setup_fdre_C_CE)      -0.164    19.201    data_tmp_reg[35]
  -------------------------------------------------------------------
                         required time                         19.201    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  6.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 addr_in_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tmp_reg[127]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.400ns  (logic 0.232ns (57.997%)  route 0.168ns (42.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 6.935 - 5.000 ) 
    Source Clock Delay      (SCD):    1.430ns = ( 6.430 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     6.430    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.133     6.563 r  addr_in_reg[1]/Q
                         net (fo=150, routed)         0.168     6.731    addr_OBUF[1]
    SLICE_X88Y77         LUT5 (Prop_lut5_I1_O)        0.099     6.830 r  data_tmp[127]_i_2/O
                         net (fo=1, routed)           0.000     6.830    data_tmp0[127]
    SLICE_X88Y77         FDRE                                         r  data_tmp_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.866     6.935    clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  data_tmp_reg[127]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.443    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.124     6.567    data_tmp_reg[127]
  -------------------------------------------------------------------
                         required time                         -6.567    
                         arrival time                           6.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 C_S_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.405ns  (logic 0.188ns (46.443%)  route 0.217ns (53.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 6.936 - 5.000 ) 
    Source Clock Delay      (SCD):    1.430ns = ( 6.430 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     6.430    clk_IBUF_BUFG
    SLICE_X86Y78         FDRE                                         r  C_S_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_fdre_C_Q)         0.146     6.576 r  C_S_reg[1]/Q
                         net (fo=19, routed)          0.217     6.793    C_S[1]
    SLICE_X86Y78         LUT3 (Prop_lut3_I1_O)        0.042     6.835 r  comp_i_1/O
                         net (fo=1, routed)           0.000     6.835    comp_i_1_n_0
    SLICE_X86Y78         FDRE                                         r  comp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.867     6.936    clk_IBUF_BUFG
    SLICE_X86Y78         FDRE                                         r  comp_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.430    
    SLICE_X86Y78         FDRE (Hold_fdre_C_D)         0.114     6.544    comp_reg
  -------------------------------------------------------------------
                         required time                         -6.544    
                         arrival time                           6.835    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 addr_in_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_in_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.412ns  (logic 0.188ns (45.607%)  route 0.224ns (54.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 6.936 - 5.000 ) 
    Source Clock Delay      (SCD):    1.430ns = ( 6.430 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     6.430    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.146     6.576 r  addr_in_reg[0]/Q
                         net (fo=151, routed)         0.224     6.801    addr_OBUF[0]
    SLICE_X87Y78         LUT3 (Prop_lut3_I1_O)        0.042     6.843 r  addr_in[1]_i_1/O
                         net (fo=1, routed)           0.000     6.843    addr_in_N[1]
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.867     6.936    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.430    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.114     6.544    addr_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.544    
                         arrival time                           6.843    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 addr_in_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_in_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.415ns  (logic 0.189ns (45.519%)  route 0.226ns (54.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 6.936 - 5.000 ) 
    Source Clock Delay      (SCD):    1.430ns = ( 6.430 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     6.430    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.146     6.576 r  addr_in_reg[0]/Q
                         net (fo=151, routed)         0.226     6.803    addr_OBUF[0]
    SLICE_X87Y78         LUT5 (Prop_lut5_I2_O)        0.043     6.846 r  addr_in[3]_i_2/O
                         net (fo=1, routed)           0.000     6.846    addr_in_N[3]
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.867     6.936    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.430    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.114     6.544    addr_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.544    
                         arrival time                           6.846    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 C_S_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_S_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.408ns  (logic 0.191ns (46.837%)  route 0.217ns (53.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 6.936 - 5.000 ) 
    Source Clock Delay      (SCD):    1.430ns = ( 6.430 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     6.430    clk_IBUF_BUFG
    SLICE_X86Y78         FDRE                                         r  C_S_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y78         FDRE (Prop_fdre_C_Q)         0.146     6.576 r  C_S_reg[1]/Q
                         net (fo=19, routed)          0.217     6.793    C_S[1]
    SLICE_X86Y78         LUT5 (Prop_lut5_I0_O)        0.045     6.838 r  C_S[1]_i_1/O
                         net (fo=1, routed)           0.000     6.838    C_S[1]_i_1_n_0
    SLICE_X86Y78         FDRE                                         r  C_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.867     6.936    clk_IBUF_BUFG
    SLICE_X86Y78         FDRE                                         r  C_S_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.430    
    SLICE_X86Y78         FDRE (Hold_fdre_C_D)         0.098     6.528    C_S_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.528    
                         arrival time                           6.838    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 addr_in_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_in_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.415ns  (logic 0.191ns (46.000%)  route 0.224ns (54.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 6.936 - 5.000 ) 
    Source Clock Delay      (SCD):    1.430ns = ( 6.430 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     6.430    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.146     6.576 f  addr_in_reg[0]/Q
                         net (fo=151, routed)         0.224     6.801    addr_OBUF[0]
    SLICE_X87Y78         LUT2 (Prop_lut2_I1_O)        0.045     6.846 r  addr_in[0]_i_1/O
                         net (fo=1, routed)           0.000     6.846    addr_in[0]_i_1_n_0
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.867     6.936    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.430    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.098     6.528    addr_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.528    
                         arrival time                           6.846    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 addr_in_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_in_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.417ns  (logic 0.191ns (45.780%)  route 0.226ns (54.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 6.936 - 5.000 ) 
    Source Clock Delay      (SCD):    1.430ns = ( 6.430 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     6.430    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.146     6.576 r  addr_in_reg[0]/Q
                         net (fo=151, routed)         0.226     6.803    addr_OBUF[0]
    SLICE_X87Y78         LUT4 (Prop_lut4_I1_O)        0.045     6.848 r  addr_in[2]_i_1/O
                         net (fo=1, routed)           0.000     6.848    addr_in_N[2]
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.867     6.936    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.430    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.099     6.529    addr_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.529    
                         arrival time                           6.848    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 addr_in_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tmp_reg[103]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.569ns  (logic 0.191ns (33.566%)  route 0.378ns (66.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 6.932 - 5.000 ) 
    Source Clock Delay      (SCD):    1.430ns = ( 6.430 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     6.430    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.146     6.576 r  addr_in_reg[2]/Q
                         net (fo=149, routed)         0.378     6.954    addr_OBUF[2]
    SLICE_X88Y74         LUT5 (Prop_lut5_I4_O)        0.045     6.999 r  data_tmp[103]_i_2/O
                         net (fo=1, routed)           0.000     6.999    data_tmp0[103]
    SLICE_X88Y74         FDRE                                         r  data_tmp_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     6.932    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  data_tmp_reg[103]/C  (IS_INVERTED)
                         clock pessimism             -0.469     6.462    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.125     6.587    data_tmp_reg[103]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.999    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 addr_in_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_S_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.538ns  (logic 0.236ns (43.893%)  route 0.302ns (56.107%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 6.936 - 5.000 ) 
    Source Clock Delay      (SCD):    1.430ns = ( 6.430 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     6.430    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.146     6.576 f  addr_in_reg[2]/Q
                         net (fo=149, routed)         0.208     6.784    addr_OBUF[2]
    SLICE_X86Y78         LUT6 (Prop_lut6_I2_O)        0.045     6.829 r  addr_in[3]_i_1/O
                         net (fo=5, routed)           0.094     6.923    addr_in[3]_i_1_n_0
    SLICE_X86Y78         LUT2 (Prop_lut2_I0_O)        0.045     6.968 r  C_S[0]_i_1/O
                         net (fo=1, routed)           0.000     6.968    C_S[0]_i_1_n_0
    SLICE_X86Y78         FDRE                                         r  C_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.867     6.936    clk_IBUF_BUFG
    SLICE_X86Y78         FDRE                                         r  C_S_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.492     6.443    
    SLICE_X86Y78         FDRE (Hold_fdre_C_D)         0.099     6.542    C_S_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.542    
                         arrival time                           6.968    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 addr_in_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tmp_reg[100]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.612ns  (logic 0.232ns (37.887%)  route 0.380ns (62.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 6.932 - 5.000 ) 
    Source Clock Delay      (SCD):    1.430ns = ( 6.430 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     6.430    clk_IBUF_BUFG
    SLICE_X87Y78         FDRE                                         r  addr_in_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.133     6.563 f  addr_in_reg[1]/Q
                         net (fo=150, routed)         0.380     6.944    addr_OBUF[1]
    SLICE_X88Y74         LUT5 (Prop_lut5_I3_O)        0.099     7.043 r  data_tmp[100]_i_1/O
                         net (fo=1, routed)           0.000     7.043    data_tmp0[100]
    SLICE_X88Y74         FDRE                                         r  data_tmp_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     6.932    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  data_tmp_reg[100]/C  (IS_INVERTED)
                         clock pessimism             -0.469     6.462    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.125     6.587    data_tmp_reg[100]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           7.043    
  -------------------------------------------------------------------
                         slack                                  0.455    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y78    C_S_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y78    C_S_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y78    addr_in_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y78    addr_in_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y78    addr_in_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y78    addr_in_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y78    comp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y86    data_tmp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y74    data_tmp_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y83    data_tmp_reg[48]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y83    data_tmp_reg[49]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y89    data_tmp_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    data_tmp_reg[113]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    data_tmp_reg[115]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    data_tmp_reg[116]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    data_tmp_reg[118]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y89    data_tmp_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y89    data_tmp_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y90    data_tmp_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y90    data_tmp_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    data_tmp_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    data_tmp_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    data_tmp_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y90    data_tmp_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y90    data_tmp_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    data_tmp_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y90    data_tmp_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y94    data_tmp_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y95    data_tmp_reg[25]/C



