

================================================================
== Vivado HLS Report for 'split_ip_AXIvideo2Mat103'
================================================================
* Date:           Tue Jan 07 22:24:08 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sobelx_or_y
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2080083|  2080083|  2080083|  2080083|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |        0|        0|         1|          1|          1|     0|    yes   |
        |- loop_height          |  2080080|  2080080|      1926|          -|          -|  1080|    no    |
        | + loop_width          |     1921|     1921|         2|          1|          1|  1920|    yes   |
        | + loop_wait_for_eol   |        1|        1|         2|          1|          1|     0|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond9_i_i)
5 --> 
	6  / true
6 --> 
	7  / (exitcond1_i_i)
	5  / (!exitcond1_i_i)
7 --> 
	8  / true
8 --> 
	9  / (eol_2_i_i)
	7  / (!eol_2_i_i)
9 --> 
	4  / true
* FSM state operations: 

 <State 1>: 4.38ns
ST_1: stg_10 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: direction_read [1/1] 0.00ns
entry:3  %direction_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %direction)

ST_1: stg_14 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_15 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_16 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_17 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_18 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_19 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_20 [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_21 [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_22 [1/1] 0.00ns
entry:12  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_23 [1/1] 0.00ns
entry:13  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_24 [1/1] 0.00ns
entry:14  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_25 [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_26 [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_27 [1/1] 0.00ns
entry:17  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_28 [1/1] 0.00ns
entry:18  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_29 [1/1] 0.00ns
entry:19  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_30 [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_31 [1/1] 0.00ns
entry:21  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_32 [1/1] 0.00ns
entry:22  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_33 [1/1] 0.00ns
entry:23  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_34 [1/1] 0.00ns
entry:24  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_35 [1/1] 0.00ns
entry:25  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_36 [1/1] 0.00ns
entry:26  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_37 [1/1] 0.00ns
entry:27  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_38 [1/1] 0.00ns
entry:28  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_39 [1/1] 0.00ns
entry:29  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_40 [1/1] 0.00ns
entry:30  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_41 [1/1] 0.00ns
entry:31  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_42 [1/1] 0.00ns
entry:32  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_43 [1/1] 0.00ns
entry:33  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_44 [1/1] 0.00ns
entry:34  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_45 [1/1] 0.00ns
entry:35  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_46 [1/1] 0.00ns
entry:36  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_47 [1/1] 0.00ns
entry:37  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_48 [1/1] 0.00ns
entry:38  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_49 [1/1] 0.00ns
entry:39  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_50 [1/1] 0.00ns
entry:40  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_51 [1/1] 0.00ns
entry:41  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_52 [1/1] 0.00ns
entry:42  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_53 [1/1] 0.00ns
entry:43  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_54 [1/1] 0.00ns
entry:44  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_55 [1/1] 0.00ns
entry:45  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_56 [1/1] 0.00ns
entry:46  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_57 [1/1] 0.00ns
entry:47  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_58 [1/1] 0.00ns
entry:48  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_59 [1/1] 0.00ns
entry:49  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_60 [1/1] 0.00ns
entry:50  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_61 [1/1] 0.00ns
entry:51  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_62 [1/1] 0.00ns
entry:52  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_63 [1/1] 0.00ns
entry:53  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_64 [1/1] 0.00ns
entry:54  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_65 [1/1] 0.00ns
entry:55  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_66 [1/1] 0.00ns
entry:56  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_67 [1/1] 0.00ns
entry:57  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_68 [1/1] 0.00ns
entry:58  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_69 [1/1] 0.00ns
entry:59  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_70 [1/1] 0.00ns
entry:60  call void (...)* @_ssdm_op_SpecInterface(i8* %direction_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_71 [1/1] 4.38ns
entry:61  call void @_ssdm_op_Write.ap_fifo.i8P(i8* %direction_out, i8 %direction_read)

ST_1: stg_72 [1/1] 0.00ns
entry:62  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_73 [1/1] 0.00ns
entry:63  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_74 [1/1] 0.00ns
entry:64  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_75 [1/1] 0.00ns
entry:65  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_76 [1/1] 0.00ns
entry:66  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_77 [1/1] 0.00ns
entry:67  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_78 [1/1] 0.00ns
entry:68  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_79 [1/1] 0.00ns
entry:69  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_80 [1/1] 0.00ns
entry:70  br label %._crit_edge188.i.i


 <State 2>: 0.00ns
ST_2: stg_81 [1/1] 0.00ns
._crit_edge188.i.i:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1824) nounwind

ST_2: tmp_i_i [1/1] 0.00ns
._crit_edge188.i.i:1  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1824)

ST_2: stg_83 [1/1] 0.00ns
._crit_edge188.i.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1809) nounwind

ST_2: stg_84 [1/1] 0.00ns
._crit_edge188.i.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_2: empty [1/1] 0.00ns
._crit_edge188.i.i:4  %empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
._crit_edge188.i.i:5  %tmp_data_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_user_V [1/1] 0.00ns
._crit_edge188.i.i:6  %tmp_user_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 3

ST_2: tmp_last_V [1/1] 0.00ns
._crit_edge188.i.i:7  %tmp_last_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 4

ST_2: empty_54 [1/1] 0.00ns
._crit_edge188.i.i:8  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1824, i32 %tmp_i_i)

ST_2: stg_90 [1/1] 0.00ns
._crit_edge188.i.i:9  br i1 %tmp_user_V, label %.preheader187.i.i.preheader, label %._crit_edge188.i.i


 <State 3>: 1.57ns
ST_3: sof_1_i_i [1/1] 0.00ns
.preheader187.i.i.preheader:0  %sof_1_i_i = alloca i1

ST_3: stg_92 [1/1] 1.57ns
.preheader187.i.i.preheader:1  store i1 true, i1* %sof_1_i_i

ST_3: stg_93 [1/1] 1.57ns
.preheader187.i.i.preheader:2  br label %.preheader187.i.i


 <State 4>: 3.48ns
ST_4: axi_last_V1_i_i [1/1] 0.00ns
.preheader187.i.i:0  %axi_last_V1_i_i = phi i1 [ %axi_last_V_3_i_i, %5 ], [ %tmp_last_V, %.preheader187.i.i.preheader ]

ST_4: axi_data_V1_i_i [1/1] 0.00ns
.preheader187.i.i:1  %axi_data_V1_i_i = phi i24 [ %axi_data_V_3_i_i, %5 ], [ %tmp_data_V, %.preheader187.i.i.preheader ]

ST_4: p_i_i [1/1] 0.00ns
.preheader187.i.i:2  %p_i_i = phi i11 [ %i_V, %5 ], [ 0, %.preheader187.i.i.preheader ]

ST_4: exitcond9_i_i [1/1] 2.11ns
.preheader187.i.i:3  %exitcond9_i_i = icmp eq i11 %p_i_i, -968

ST_4: stg_98 [1/1] 0.00ns
.preheader187.i.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)

ST_4: i_V [1/1] 1.84ns
.preheader187.i.i:5  %i_V = add i11 %p_i_i, 1

ST_4: stg_100 [1/1] 0.00ns
.preheader187.i.i:6  br i1 %exitcond9_i_i, label %.exit, label %0

ST_4: stg_101 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_4: tmp_117_i_i [1/1] 0.00ns
:1  %tmp_117_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_4: stg_103 [1/1] 1.57ns
:2  br label %1

ST_4: stg_104 [1/1] 0.00ns
.exit:0  ret void


 <State 5>: 3.48ns
ST_5: p_5_i_i [1/1] 0.00ns
:2  %p_5_i_i = phi i11 [ 0, %0 ], [ %j_V, %._crit_edge189.i.i ]

ST_5: eol_i_i [1/1] 0.00ns
:3  %eol_i_i = phi i1 [ false, %0 ], [ %axi_last_V_2_i_i, %._crit_edge189.i.i ]

ST_5: exitcond1_i_i [1/1] 2.11ns
:4  %exitcond1_i_i = icmp eq i11 %p_5_i_i, -128

ST_5: j_V [1/1] 1.84ns
:6  %j_V = add i11 %p_5_i_i, 1

ST_5: sof_1_i_i_load [1/1] 0.00ns
:0  %sof_1_i_i_load = load i1* %sof_1_i_i

ST_5: brmerge_i_i [1/1] 1.37ns
:4  %brmerge_i_i = or i1 %sof_1_i_i_load, %eol_i_i

ST_5: empty_55 [1/1] 0.00ns
:0  %empty_55 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_5: stg_112 [1/1] 1.57ns
._crit_edge189.i.i:12  store i1 false, i1* %sof_1_i_i


 <State 6>: 5.95ns
ST_6: eol [1/1] 0.00ns
:0  %eol = phi i1 [ %axi_last_V1_i_i, %0 ], [ %axi_last_V_2_i_i, %._crit_edge189.i.i ]

ST_6: axi_data_V_1_i_i [1/1] 0.00ns
:1  %axi_data_V_1_i_i = phi i24 [ %axi_data_V1_i_i, %0 ], [ %p_Val2_s, %._crit_edge189.i.i ]

ST_6: stg_115 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)

ST_6: stg_116 [1/1] 1.57ns
:7  br i1 %exitcond1_i_i, label %.preheader.i.i, label %2

ST_6: stg_117 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_6: tmp_118_i_i [1/1] 0.00ns
:2  %tmp_118_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_6: stg_119 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1809) nounwind

ST_6: stg_120 [1/1] 1.57ns
:5  br i1 %brmerge_i_i, label %._crit_edge189.i.i, label %3

ST_6: tmp_data_V_1 [1/1] 0.00ns
:1  %tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_55, 0

ST_6: tmp_last_V_1 [1/1] 0.00ns
:2  %tmp_last_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_55, 4

ST_6: stg_123 [1/1] 1.57ns
:3  br label %._crit_edge189.i.i

ST_6: axi_last_V_2_i_i [1/1] 0.00ns
._crit_edge189.i.i:0  %axi_last_V_2_i_i = phi i1 [ %tmp_last_V_1, %3 ], [ %eol, %2 ]

ST_6: p_Val2_s [1/1] 0.00ns
._crit_edge189.i.i:1  %p_Val2_s = phi i24 [ %tmp_data_V_1, %3 ], [ %axi_data_V_1_i_i, %2 ]

ST_6: tmp [1/1] 0.00ns
._crit_edge189.i.i:2  %tmp = trunc i24 %p_Val2_s to i8

ST_6: tmp_26 [1/1] 0.00ns
._crit_edge189.i.i:3  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 15)

ST_6: tmp_27 [1/1] 0.00ns
._crit_edge189.i.i:4  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 16, i32 23)

ST_6: tmp_123_i_i [1/1] 0.00ns
._crit_edge189.i.i:5  %tmp_123_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1853)

ST_6: stg_130 [1/1] 0.00ns
._crit_edge189.i.i:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1809) nounwind

ST_6: stg_131 [1/1] 4.38ns
._crit_edge189.i.i:7  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp)

ST_6: stg_132 [1/1] 4.38ns
._crit_edge189.i.i:8  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_26)

ST_6: stg_133 [1/1] 4.38ns
._crit_edge189.i.i:9  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_27)

ST_6: empty_56 [1/1] 0.00ns
._crit_edge189.i.i:10  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1853, i32 %tmp_123_i_i)

ST_6: empty_57 [1/1] 0.00ns
._crit_edge189.i.i:11  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_118_i_i)

ST_6: stg_136 [1/1] 0.00ns
._crit_edge189.i.i:13  br label %1


 <State 7>: 1.37ns
ST_7: eol_2_i_i [1/1] 0.00ns
.preheader.i.i:2  %eol_2_i_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol_i_i, %1 ]

ST_7: empty_58 [1/1] 0.00ns
:4  %empty_58 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)


 <State 8>: 0.00ns
ST_8: axi_last_V_3_i_i [1/1] 0.00ns
.preheader.i.i:0  %axi_last_V_3_i_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol, %1 ]

ST_8: axi_data_V_3_i_i [1/1] 0.00ns
.preheader.i.i:1  %axi_data_V_3_i_i = phi i24 [ %tmp_data_V_2, %4 ], [ %axi_data_V_1_i_i, %1 ]

ST_8: stg_141 [1/1] 0.00ns
.preheader.i.i:3  br i1 %eol_2_i_i, label %5, label %4

ST_8: stg_142 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1825) nounwind

ST_8: tmp_119_i_i [1/1] 0.00ns
:1  %tmp_119_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1825)

ST_8: stg_144 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1809) nounwind

ST_8: stg_145 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_8: tmp_data_V_2 [1/1] 0.00ns
:5  %tmp_data_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_58, 0

ST_8: tmp_last_V_2 [1/1] 0.00ns
:6  %tmp_last_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_58, 4

ST_8: empty_59 [1/1] 0.00ns
:7  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1825, i32 %tmp_119_i_i)

ST_8: stg_149 [1/1] 0.00ns
:8  br label %.preheader.i.i


 <State 9>: 0.00ns
ST_9: empty_60 [1/1] 0.00ns
:0  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_117_i_i)

ST_9: stg_151 [1/1] 0.00ns
:1  br label %.preheader187.i.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ direction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ direction_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_10           (specinterface    ) [ 0000000000]
stg_11           (specinterface    ) [ 0000000000]
stg_12           (specinterface    ) [ 0000000000]
direction_read   (read             ) [ 0000000000]
stg_14           (specinterface    ) [ 0000000000]
stg_15           (specinterface    ) [ 0000000000]
stg_16           (specinterface    ) [ 0000000000]
stg_17           (specinterface    ) [ 0000000000]
stg_18           (specinterface    ) [ 0000000000]
stg_19           (specinterface    ) [ 0000000000]
stg_20           (specinterface    ) [ 0000000000]
stg_21           (specinterface    ) [ 0000000000]
stg_22           (specinterface    ) [ 0000000000]
stg_23           (specinterface    ) [ 0000000000]
stg_24           (specinterface    ) [ 0000000000]
stg_25           (specinterface    ) [ 0000000000]
stg_26           (specinterface    ) [ 0000000000]
stg_27           (specinterface    ) [ 0000000000]
stg_28           (specinterface    ) [ 0000000000]
stg_29           (specinterface    ) [ 0000000000]
stg_30           (specinterface    ) [ 0000000000]
stg_31           (specinterface    ) [ 0000000000]
stg_32           (specinterface    ) [ 0000000000]
stg_33           (specinterface    ) [ 0000000000]
stg_34           (specinterface    ) [ 0000000000]
stg_35           (specinterface    ) [ 0000000000]
stg_36           (specinterface    ) [ 0000000000]
stg_37           (specinterface    ) [ 0000000000]
stg_38           (specinterface    ) [ 0000000000]
stg_39           (specinterface    ) [ 0000000000]
stg_40           (specinterface    ) [ 0000000000]
stg_41           (specinterface    ) [ 0000000000]
stg_42           (specinterface    ) [ 0000000000]
stg_43           (specinterface    ) [ 0000000000]
stg_44           (specinterface    ) [ 0000000000]
stg_45           (specinterface    ) [ 0000000000]
stg_46           (specinterface    ) [ 0000000000]
stg_47           (specinterface    ) [ 0000000000]
stg_48           (specinterface    ) [ 0000000000]
stg_49           (specinterface    ) [ 0000000000]
stg_50           (specinterface    ) [ 0000000000]
stg_51           (specinterface    ) [ 0000000000]
stg_52           (specinterface    ) [ 0000000000]
stg_53           (specinterface    ) [ 0000000000]
stg_54           (specinterface    ) [ 0000000000]
stg_55           (specinterface    ) [ 0000000000]
stg_56           (specinterface    ) [ 0000000000]
stg_57           (specinterface    ) [ 0000000000]
stg_58           (specinterface    ) [ 0000000000]
stg_59           (specinterface    ) [ 0000000000]
stg_60           (specinterface    ) [ 0000000000]
stg_61           (specinterface    ) [ 0000000000]
stg_62           (specinterface    ) [ 0000000000]
stg_63           (specinterface    ) [ 0000000000]
stg_64           (specinterface    ) [ 0000000000]
stg_65           (specinterface    ) [ 0000000000]
stg_66           (specinterface    ) [ 0000000000]
stg_67           (specinterface    ) [ 0000000000]
stg_68           (specinterface    ) [ 0000000000]
stg_69           (specinterface    ) [ 0000000000]
stg_70           (specinterface    ) [ 0000000000]
stg_71           (write            ) [ 0000000000]
stg_72           (specinterface    ) [ 0000000000]
stg_73           (specinterface    ) [ 0000000000]
stg_74           (specinterface    ) [ 0000000000]
stg_75           (specinterface    ) [ 0000000000]
stg_76           (specinterface    ) [ 0000000000]
stg_77           (specinterface    ) [ 0000000000]
stg_78           (specinterface    ) [ 0000000000]
stg_79           (specinterface    ) [ 0000000000]
stg_80           (br               ) [ 0000000000]
stg_81           (specloopname     ) [ 0000000000]
tmp_i_i          (specregionbegin  ) [ 0000000000]
stg_83           (specpipeline     ) [ 0000000000]
stg_84           (speclooptripcount) [ 0000000000]
empty            (read             ) [ 0000000000]
tmp_data_V       (extractvalue     ) [ 0001111111]
tmp_user_V       (extractvalue     ) [ 0010000000]
tmp_last_V       (extractvalue     ) [ 0001111111]
empty_54         (specregionend    ) [ 0000000000]
stg_90           (br               ) [ 0000000000]
sof_1_i_i        (alloca           ) [ 0001111111]
stg_92           (store            ) [ 0000000000]
stg_93           (br               ) [ 0001111111]
axi_last_V1_i_i  (phi              ) [ 0000111000]
axi_data_V1_i_i  (phi              ) [ 0000111000]
p_i_i            (phi              ) [ 0000100000]
exitcond9_i_i    (icmp             ) [ 0000111111]
stg_98           (speclooptripcount) [ 0000000000]
i_V              (add              ) [ 0001111111]
stg_100          (br               ) [ 0000000000]
stg_101          (specloopname     ) [ 0000000000]
tmp_117_i_i      (specregionbegin  ) [ 0000011111]
stg_103          (br               ) [ 0000111111]
stg_104          (ret              ) [ 0000000000]
p_5_i_i          (phi              ) [ 0000010000]
eol_i_i          (phi              ) [ 0000011110]
exitcond1_i_i    (icmp             ) [ 0000111111]
j_V              (add              ) [ 0000111111]
sof_1_i_i_load   (load             ) [ 0000000000]
brmerge_i_i      (or               ) [ 0000111111]
empty_55         (read             ) [ 0000011000]
stg_112          (store            ) [ 0000000000]
eol              (phi              ) [ 0000011110]
axi_data_V_1_i_i (phi              ) [ 0000011110]
stg_115          (speclooptripcount) [ 0000000000]
stg_116          (br               ) [ 0000111111]
stg_117          (specloopname     ) [ 0000000000]
tmp_118_i_i      (specregionbegin  ) [ 0000000000]
stg_119          (specpipeline     ) [ 0000000000]
stg_120          (br               ) [ 0000000000]
tmp_data_V_1     (extractvalue     ) [ 0000000000]
tmp_last_V_1     (extractvalue     ) [ 0000000000]
stg_123          (br               ) [ 0000000000]
axi_last_V_2_i_i (phi              ) [ 0000111111]
p_Val2_s         (phi              ) [ 0000111111]
tmp              (trunc            ) [ 0000000000]
tmp_26           (partselect       ) [ 0000000000]
tmp_27           (partselect       ) [ 0000000000]
tmp_123_i_i      (specregionbegin  ) [ 0000000000]
stg_130          (specprotocol     ) [ 0000000000]
stg_131          (write            ) [ 0000000000]
stg_132          (write            ) [ 0000000000]
stg_133          (write            ) [ 0000000000]
empty_56         (specregionend    ) [ 0000000000]
empty_57         (specregionend    ) [ 0000000000]
stg_136          (br               ) [ 0000111111]
eol_2_i_i        (phi              ) [ 0000000110]
empty_58         (read             ) [ 0000000110]
axi_last_V_3_i_i (phi              ) [ 0001100111]
axi_data_V_3_i_i (phi              ) [ 0001100111]
stg_141          (br               ) [ 0000000000]
stg_142          (specloopname     ) [ 0000000000]
tmp_119_i_i      (specregionbegin  ) [ 0000000000]
stg_144          (specpipeline     ) [ 0000000000]
stg_145          (speclooptripcount) [ 0000000000]
tmp_data_V_2     (extractvalue     ) [ 0000111111]
tmp_last_V_2     (extractvalue     ) [ 0000111111]
empty_59         (specregionend    ) [ 0000000000]
stg_149          (br               ) [ 0000111111]
empty_60         (specregionend    ) [ 0000000000]
stg_151          (br               ) [ 0001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="direction">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="direction"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="direction_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="direction_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1853"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1825"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="sof_1_i_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1_i_i/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="direction_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="direction_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="stg_71_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_71/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="34" slack="0"/>
<pin id="116" dir="0" index="1" bw="24" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="0" index="3" bw="3" slack="0"/>
<pin id="119" dir="0" index="4" bw="1" slack="0"/>
<pin id="120" dir="0" index="5" bw="1" slack="0"/>
<pin id="121" dir="0" index="6" bw="1" slack="0"/>
<pin id="122" dir="0" index="7" bw="1" slack="0"/>
<pin id="123" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_55/5 empty_58/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="stg_131_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_131/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="stg_132_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_132/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="stg_133_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_133/6 "/>
</bind>
</comp>

<comp id="153" class="1005" name="axi_last_V1_i_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="2"/>
<pin id="155" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="axi_last_V1_i_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="axi_last_V1_i_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="2"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V1_i_i/4 "/>
</bind>
</comp>

<comp id="163" class="1005" name="axi_data_V1_i_i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="24" slack="2"/>
<pin id="165" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V1_i_i (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="axi_data_V1_i_i_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="24" slack="2"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V1_i_i/4 "/>
</bind>
</comp>

<comp id="173" class="1005" name="p_i_i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="1"/>
<pin id="175" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_i_i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_i_i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i_i/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="p_5_i_i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="1"/>
<pin id="186" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_5_i_i (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_5_i_i_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="11" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_5_i_i/5 "/>
</bind>
</comp>

<comp id="195" class="1005" name="eol_i_i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_i_i (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="eol_i_i_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_i_i/5 "/>
</bind>
</comp>

<comp id="207" class="1005" name="eol_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="2"/>
<pin id="209" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="eol_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="2"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/6 "/>
</bind>
</comp>

<comp id="218" class="1005" name="axi_data_V_1_i_i_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="24" slack="2"/>
<pin id="220" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="axi_data_V_1_i_i_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="24" slack="2"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="24" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1_i_i/6 "/>
</bind>
</comp>

<comp id="229" class="1005" name="axi_last_V_2_i_i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2_i_i (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="axi_last_V_2_i_i_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2_i_i/6 "/>
</bind>
</comp>

<comp id="242" class="1005" name="p_Val2_s_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="0"/>
<pin id="244" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_Val2_s_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="24" slack="0"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="24" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="254" class="1005" name="eol_2_i_i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2_i_i (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="eol_2_i_i_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="2"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2_i_i/7 "/>
</bind>
</comp>

<comp id="265" class="1005" name="axi_last_V_3_i_i_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3_i_i (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="axi_last_V_3_i_i_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="2"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3_i_i/8 "/>
</bind>
</comp>

<comp id="277" class="1005" name="axi_data_V_3_i_i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="24" slack="1"/>
<pin id="279" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3_i_i (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="axi_data_V_3_i_i_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="24" slack="0"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="24" slack="2"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3_i_i/8 "/>
</bind>
</comp>

<comp id="289" class="1005" name="reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="34" slack="1"/>
<pin id="291" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="empty_55 empty_58 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="34" slack="1"/>
<pin id="295" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/6 tmp_data_V_2/8 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="34" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_1/6 tmp_last_V_2/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_data_V_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="34" slack="0"/>
<pin id="305" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_user_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="34" slack="0"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_last_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="34" slack="0"/>
<pin id="313" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="stg_92_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_92/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="exitcond9_i_i_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="11" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9_i_i/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="i_V_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="exitcond1_i_i_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i_i/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="j_V_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sof_1_i_i_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="2"/>
<pin id="346" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_i_i_load/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="brmerge_i_i_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="stg_112_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="2"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_112/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="24" slack="0"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_26_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="24" slack="0"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="0" index="3" bw="5" slack="0"/>
<pin id="368" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_27_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="24" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="0" index="3" bw="6" slack="0"/>
<pin id="379" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_data_V_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="24" slack="2"/>
<pin id="387" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_last_V_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="2"/>
<pin id="395" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="398" class="1005" name="sof_1_i_i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1_i_i "/>
</bind>
</comp>

<comp id="405" class="1005" name="exitcond9_i_i_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond9_i_i "/>
</bind>
</comp>

<comp id="409" class="1005" name="i_V_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="414" class="1005" name="exitcond1_i_i_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i_i "/>
</bind>
</comp>

<comp id="418" class="1005" name="j_V_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="423" class="1005" name="brmerge_i_i_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge_i_i "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_data_V_2_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="24" slack="0"/>
<pin id="429" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_last_V_2_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="40" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="100" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="114" pin=5"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="114" pin=7"/></net>

<net id="137"><net_src comp="92" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="92" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="92" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="156" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="172"><net_src comp="166" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="176"><net_src comp="62" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="72" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="216"><net_src comp="153" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="227"><net_src comp="163" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="240"><net_src comp="210" pin="4"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="252"><net_src comp="221" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="263"><net_src comp="195" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="275"><net_src comp="207" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="287"><net_src comp="218" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="292"><net_src comp="114" pin="8"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="301"><net_src comp="289" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="306"><net_src comp="114" pin="8"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="114" pin="8"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="114" pin="8"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="177" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="177" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="188" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="74" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="188" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="68" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="199" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="72" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="246" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="369"><net_src comp="80" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="246" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="82" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="84" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="373"><net_src comp="363" pin="4"/><net_sink comp="139" pin=2"/></net>

<net id="380"><net_src comp="80" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="246" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="86" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="384"><net_src comp="374" pin="4"/><net_sink comp="146" pin=2"/></net>

<net id="388"><net_src comp="303" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="396"><net_src comp="311" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="401"><net_src comp="96" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="408"><net_src comp="320" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="326" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="417"><net_src comp="332" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="338" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="426"><net_src comp="347" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="293" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="435"><net_src comp="298" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="269" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_data_stream_0_V | {6 }
	Port: img_data_stream_1_V | {6 }
	Port: img_data_stream_2_V | {6 }
	Port: direction_out | {1 }
 - Input state : 
	Port: split_ip_AXIvideo2Mat103 : AXI_video_strm_V_data_V | {2 5 7 }
	Port: split_ip_AXIvideo2Mat103 : AXI_video_strm_V_keep_V | {2 5 7 }
	Port: split_ip_AXIvideo2Mat103 : AXI_video_strm_V_strb_V | {2 5 7 }
	Port: split_ip_AXIvideo2Mat103 : AXI_video_strm_V_user_V | {2 5 7 }
	Port: split_ip_AXIvideo2Mat103 : AXI_video_strm_V_last_V | {2 5 7 }
	Port: split_ip_AXIvideo2Mat103 : AXI_video_strm_V_id_V | {2 5 7 }
	Port: split_ip_AXIvideo2Mat103 : AXI_video_strm_V_dest_V | {2 5 7 }
	Port: split_ip_AXIvideo2Mat103 : direction | {1 }
  - Chain level:
	State 1
	State 2
		empty_54 : 1
		stg_90 : 1
	State 3
		stg_92 : 1
	State 4
		exitcond9_i_i : 1
		i_V : 1
		stg_100 : 2
	State 5
		exitcond1_i_i : 1
		j_V : 1
		brmerge_i_i : 1
	State 6
		axi_last_V_2_i_i : 1
		p_Val2_s : 1
		tmp : 2
		tmp_26 : 2
		tmp_27 : 2
		stg_131 : 3
		stg_132 : 3
		stg_133 : 3
		empty_56 : 1
		empty_57 : 1
	State 7
	State 8
		empty_59 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         i_V_fu_326         |    0    |    11   |
|          |         j_V_fu_338         |    0    |    11   |
|----------|----------------------------|---------|---------|
|   icmp   |    exitcond9_i_i_fu_320    |    0    |    4    |
|          |    exitcond1_i_i_fu_332    |    0    |    4    |
|----------|----------------------------|---------|---------|
|    or    |     brmerge_i_i_fu_347     |    0    |    1    |
|----------|----------------------------|---------|---------|
|   read   | direction_read_read_fu_100 |    0    |    0    |
|          |       grp_read_fu_114      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     stg_71_write_fu_106    |    0    |    0    |
|   write  |    stg_131_write_fu_132    |    0    |    0    |
|          |    stg_132_write_fu_139    |    0    |    0    |
|          |    stg_133_write_fu_146    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         grp_fu_293         |    0    |    0    |
|          |         grp_fu_298         |    0    |    0    |
|extractvalue|      tmp_data_V_fu_303     |    0    |    0    |
|          |      tmp_user_V_fu_307     |    0    |    0    |
|          |      tmp_last_V_fu_311     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_358         |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_26_fu_363       |    0    |    0    |
|          |        tmp_27_fu_374       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    31   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| axi_data_V1_i_i_reg_163|   24   |
|axi_data_V_1_i_i_reg_218|   24   |
|axi_data_V_3_i_i_reg_277|   24   |
| axi_last_V1_i_i_reg_153|    1   |
|axi_last_V_2_i_i_reg_229|    1   |
|axi_last_V_3_i_i_reg_265|    1   |
|   brmerge_i_i_reg_423  |    1   |
|    eol_2_i_i_reg_254   |    1   |
|     eol_i_i_reg_195    |    1   |
|       eol_reg_207      |    1   |
|  exitcond1_i_i_reg_414 |    1   |
|  exitcond9_i_i_reg_405 |    1   |
|       i_V_reg_409      |   11   |
|       j_V_reg_418      |   11   |
|     p_5_i_i_reg_184    |   11   |
|    p_Val2_s_reg_242    |   24   |
|      p_i_i_reg_173     |   11   |
|         reg_289        |   34   |
|    sof_1_i_i_reg_398   |    1   |
|  tmp_data_V_2_reg_427  |   24   |
|   tmp_data_V_reg_385   |   24   |
|  tmp_last_V_2_reg_432  |    1   |
|   tmp_last_V_reg_393   |    1   |
+------------------------+--------+
|          Total         |   234  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| eol_i_i_reg_195 |  p0  |   2  |   1  |    2   ||    1    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |    2   ||  1.571  ||    1    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   31   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    1   |
|  Register |    -   |   234  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   234  |   32   |
+-----------+--------+--------+--------+
