V 000044 55 6278          1580964474634 IMP
(_unit VHDL(srl_fifo 0 113(imp 0 133))
	(_version vde)
	(_time 1580964474659 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\))
	(_parameters tan)
	(_code 7276767272257567762164282a7474742475717570)
	(_ent
		(_time 1580964474335)
	)
	(_comp
		(FDR
			(_object
				(_port(_int Q -3 0 200(_ent (_out))))
				(_port(_int C -3 0 201(_ent (_in))))
				(_port(_int D -3 0 202(_ent (_in))))
				(_port(_int R -3 0 203(_ent (_in))))
			)
		)
		(MUXCY_L
			(_object
				(_port(_int DI -3 0 176(_ent (_in))))
				(_port(_int CI -3 0 177(_ent (_in))))
				(_port(_int S -3 0 178(_ent (_in))))
				(_port(_int LO -3 0 179(_ent (_out))))
			)
		)
		(XORCY
			(_object
				(_port(_int LI -3 0 184(_ent (_in))))
				(_port(_int CI -3 0 185(_ent (_in))))
				(_port(_int O -3 0 186(_ent (_out))))
			)
		)
		(FDRE
			(_object
				(_port(_int Q -3 0 191(_ent (_out))))
				(_port(_int C -3 0 192(_ent (_in))))
				(_port(_int CE -3 0 193(_ent (_in))))
				(_port(_int D -3 0 194(_ent (_in))))
				(_port(_int R -3 0 195(_ent (_in))))
			)
		)
		(SRL16E
			(_object
				(_type(_int ~BIT_VECTOR~13 0 141(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 7 0 141(_ent(_string \"0000000000000000"\))))
				(_port(_int CE -3 0 145(_ent (_in))))
				(_port(_int D -3 0 146(_ent (_in))))
				(_port(_int Clk -3 0 147(_ent (_in))))
				(_port(_int A0 -3 0 148(_ent (_in))))
				(_port(_int A1 -3 0 149(_ent (_in))))
				(_port(_int A2 -3 0 150(_ent (_in))))
				(_port(_int A3 -3 0 151(_ent (_in))))
				(_port(_int Q -3 0 152(_ent (_out))))
			)
		)
	)
	(_inst Data_Exists_DFF 0 230(_comp FDR)
		(_port
			((Q)(data_Exists_I))
			((C)(Clk))
			((D)(next_Data_Exists))
			((R)(Reset))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_generate Addr_Counters 0 243(_for 5 )
		(_inst MUXCY_L_I 0 247(_comp MUXCY_L)
			(_port
				((DI)(addr_i(_object 3)))
				((CI)(addr_cy(_object 3)))
				((S)(hsum_A(_object 3)))
				((LO)(addr_cy(_index 9)))
			)
			(_use(_ent unisim MUXCY_L)
				(_port
					((LO)(LO))
					((CI)(CI))
					((DI)(DI))
					((S)(S))
				)
			)
		)
		(_inst XORCY_I 0 254(_comp XORCY)
			(_port
				((LI)(hsum_A(_object 3)))
				((CI)(addr_cy(_object 3)))
				((O)(sum_A(_object 3)))
			)
			(_use(_ent unisim XORCY)
				(_port
					((O)(O))
					((CI)(CI))
					((LI)(LI))
				)
			)
		)
		(_inst FDRE_I 0 260(_comp FDRE)
			(_port
				((Q)(addr_i(_object 3)))
				((C)(Clk))
				((CE)(data_Exists_I))
				((D)(sum_A(_object 3)))
				((R)(Reset))
			)
			(_use(_ent unisim FDRE)
			)
		)
		(_object
			(_cnst(_int I 5 0 243(_arch)))
			(_prcs
				(line__245(_arch 7 0 245(_assignment(_trgt(15(_object 3)))(_sens(9(_object 3))(11)(2)(4))(_read(9(_object 3))))))
			)
		)
	)
	(_generate FIFO_RAM 0 270(_for 6 )
		(_inst SRL16E_I 0 271(_comp SRL16E)
			(_gen
				((INIT)(_string \"0000000000000000"\))
			)
			(_port
				((CE)(valid_Write))
				((D)(Data_In(_object 4)))
				((Clk)(Clk))
				((A0)(addr_i(0)))
				((A1)(addr_i(1)))
				((A2)(addr_i(2)))
				((A3)(addr_i(3)))
				((Q)(Data_Out(_object 4)))
			)
			(_use(_ent unisim SRL16E)
				(_gen
					((INIT)(_string \"0000000000000000"\))
				)
				(_port
					((Q)(Q))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(Clk))
					((D)(D))
				)
			)
		)
		(_object
			(_cnst(_int I 6 0 270(_arch)))
		)
	)
	(_object
		(_gen(_int C_DATA_BITS -1 0 115 \8\ (_ent gms((i 8)))))
		(_gen(_int C_DEPTH -1 0 116 \16\ (_ent((i 16)))))
		(_gen(_int C_XON -2 0 117 \false\ (_ent((i 0)))))
		(_port(_int Clk -3 0 120(_ent(_in))))
		(_port(_int Reset -3 0 121(_ent(_in))))
		(_port(_int FIFO_Write -3 0 122(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_BITS-1}~12 0 123(_array -3((_to i 0 c 10)))))
		(_port(_int Data_In 0 0 123(_ent(_in))))
		(_port(_int FIFO_Read -3 0 124(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_BITS-1}~122 0 125(_array -3((_to i 0 c 11)))))
		(_port(_int Data_Out 1 0 125(_ent(_out))))
		(_port(_int FIFO_Full -3 0 126(_ent(_out))))
		(_port(_int Data_Exists -3 0 127(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 128(_array -3((_to i 0 i 3)))))
		(_port(_int Addr 2 0 128(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 206(_array -3((_to i 0 i 3)))))
		(_sig(_int addr_i 3 0 206(_arch(_uni))))
		(_sig(_int buffer_Full -3 0 207(_arch(_uni))))
		(_sig(_int buffer_Empty -3 0 208(_arch(_uni))))
		(_sig(_int next_Data_Exists -3 0 210(_arch(_uni))))
		(_sig(_int data_Exists_I -3 0 211(_arch(_uni))))
		(_sig(_int valid_Write -3 0 213(_arch(_uni))))
		(_sig(_int hsum_A 3 0 215(_arch(_uni))))
		(_sig(_int sum_A 3 0 216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 217(_array -3((_to i 0 i 4)))))
		(_sig(_int addr_cy 4 0 217(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 243(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~C_DATA_BITS-1~13 0 270(_scalar (_to i 0 c 12))))
		(_prcs
			(line__221(_arch 0 0 221(_assignment(_trgt(10))(_sens(9)))))
			(line__222(_arch 1 0 222(_assignment(_alias((FIFO_Full)(buffer_Full)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
			(line__224(_arch 2 0 224(_assignment(_trgt(11))(_sens(9)))))
			(line__226(_arch 3 0 226(_assignment(_trgt(12))(_sens(11)(13)(2)(4)))))
			(line__237(_arch 4 0 237(_assignment(_alias((Data_Exists)(data_Exists_I)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__239(_arch 5 0 239(_assignment(_trgt(14))(_sens(10)(2)(4)))))
			(line__241(_arch 6 0 241(_assignment(_alias((addr_cy(0))(valid_Write)))(_trgt(17(0)))(_sens(14)))))
			(INT_ADDR_PROCESS(_arch 8 0 292(_prcs(_simple)(_trgt(8))(_sens(9)))))
		)
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(50529027)
		(33686018)
	)
	(_model . IMP 13 -1)
)
V 000051 55 2062 1580964474670 axi_bram_ctrl_funcs
(_unit VHDL(axi_bram_ctrl_funcs 0 425(axi_bram_ctrl_funcs 0 472))
	(_version vde)
	(_time 1580964474673 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\))
	(_parameters tan)
	(_code 7277747278252f67247579266028227426772474717576)
	(_ent
		(_time 1580964474670)
	)
	(_object
		(_type(_int TARGET_FAMILY_TYPE 0 427(_enum1 spartan3 virtex4 virtex5 spartan3e spartan3a spartan3an spartan3adsp spartan6 virtex6 virtex7 kintex7 rtl (_to i 0 i 11))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~16 0 568(_array -6((_dto i 2 i 0)))))
		(_subprogram
			(_int Equal_String 0 0 695(_ent(_func)))
			(_int log2 1 0 799(_ent(_func -3)))
			(_int Int_ECC_Size 2 0 480(_ent(_func -3)))
			(_int Find_ECC_Size 3 0 505(_ent(_func)))
			(_int Find_ECC_Full_Bit_Size 4 0 535(_ent(_func)))
			(_int Create_Size_Max 5 0 565(_ent(_func -5(_uto))))
			(_int REDUCTION_OR 6 0 597(_ent(_func -6(_range(_to 0 2147483647)))))
			(_int REDUCTION_XOR 7 0 615(_ent(_func -6(_range(_to 0 2147483647)))))
			(_int REDUCTION_NOR 8 0 633(_ent(_func -6(_range(_to 0 2147483647)))))
			(_int BOOLEAN_TO_STD_LOGIC 9 0 651(_ent(_func -6)))
			(_int LowerCase_Char 10 0 663(_arch(_func -7)))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1668183366 1852795252 1735355424 1701978162 1986618723 1629512805 1836410738 544501349 1735549292 1948283493 544104808 544437353 1634754915 1768712546 1864399220 1580343398 539897907)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(131586)
	)
	(_model . axi_bram_ctrl_funcs 11 -1)
)
V 000044 55 6079          1580964474680 IMP
(_unit VHDL(axi_lite_if 0 979(imp 0 1021))
	(_version vde)
	(_time 1580964474681 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 8287848d88d5df97ddd5c1d8da8586848787d4848b)
	(_ent
		(_time 1580964474678)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -3 1 66343(_ent((i 0)))))
				(_port(_int Q -4 1 66343(_ent (_out(_code 14)))))
				(_port(_int C -4 1 66343(_ent (_in))))
				(_port(_int CE -4 1 66343(_ent (_in))))
				(_port(_int D -4 1 66343(_ent (_in))))
				(_port(_int R -4 1 66343(_ent (_in))))
			)
		)
	)
	(_generate Not_All_Bits_Are_Used 0 1112(_if 15)
		(_object
			(_prcs
				(line__1114(_arch 12 0 1114(_assignment(_trgt(15(_range 16))))))
			)
		)
	)
	(_generate S_AXI_RDATA_DFF 0 1119(_for 10 )
		(_inst S_AXI_RDATA_FDRE 0 1121(_comp .unisim.VCOMPONENTS.FDRE)
			(_port
				((Q)(S_AXI_RDATA(_object 4)))
				((C)(LMB_Clk))
				((CE)(ongoing_read))
				((D)(RegRdData_i(_object 4)))
				((R)(LMB_Rst))
			)
			(_use(_ent unisim FDRE)
			)
		)
		(_object
			(_cnst(_int I 10 0 1119(_arch)))
		)
	)
	(_object
		(_gen(_int C_S_AXI_ADDR_WIDTH -1 0 984 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -1 0 985 \32\ (_ent gms((i 32)))))
		(_gen(_int C_REGADDR_WIDTH -1 0 986 \4\ (_ent gms((i 4)))))
		(_gen(_int C_DWIDTH -1 0 987 \32\ (_ent gms((i 32)))))
		(_port(_int LMB_Clk -2 0 989(_ent(_in)(_event))))
		(_port(_int LMB_Rst -2 0 990(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 993(_array -2((_dto c 17 i 0)))))
		(_port(_int S_AXI_AWADDR 0 0 993(_ent(_in))))
		(_port(_int S_AXI_AWVALID -2 0 994(_ent(_in))))
		(_port(_int S_AXI_AWREADY -2 0 995(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 996(_array -2((_dto c 18 i 0)))))
		(_port(_int S_AXI_WDATA 1 0 996(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH/8}-1~downto~0}~12 0 997(_array -2((_dto c 19 i 0)))))
		(_port(_int S_AXI_WSTRB 2 0 997(_ent(_in))))
		(_port(_int S_AXI_WVALID -2 0 998(_ent(_in))))
		(_port(_int S_AXI_WREADY -2 0 999(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 1000(_array -2((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 3 0 1000(_ent(_out))))
		(_port(_int S_AXI_BVALID -2 0 1001(_ent(_out))))
		(_port(_int S_AXI_BREADY -2 0 1002(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~122 0 1003(_array -2((_dto c 20 i 0)))))
		(_port(_int S_AXI_ARADDR 4 0 1003(_ent(_in))))
		(_port(_int S_AXI_ARVALID -2 0 1004(_ent(_in))))
		(_port(_int S_AXI_ARREADY -2 0 1005(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~124 0 1006(_array -2((_dto c 21 i 0)))))
		(_port(_int S_AXI_RDATA 5 0 1006(_ent(_out))))
		(_port(_int S_AXI_RRESP 3 0 1007(_ent(_out))))
		(_port(_int S_AXI_RVALID -2 0 1008(_ent(_out))))
		(_port(_int S_AXI_RREADY -2 0 1009(_ent(_in))))
		(_port(_int RegWr -2 0 1012(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DWIDTH-1}~12 0 1013(_array -2((_to i 0 c 22)))))
		(_port(_int RegWrData 6 0 1013(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REGADDR_WIDTH-1}~12 0 1014(_array -2((_to i 0 c 23)))))
		(_port(_int RegAddr 7 0 1014(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DWIDTH-1}~126 0 1015(_array -2((_to i 0 c 24)))))
		(_port(_int RegRdData 8 0 1015(_ent(_in))))
		(_sig(_int new_write_access -2 0 1029(_arch(_uni))))
		(_sig(_int new_read_access -2 0 1030(_arch(_uni))))
		(_sig(_int ongoing_write -2 0 1031(_arch(_uni))))
		(_sig(_int ongoing_read -2 0 1032(_arch(_uni))))
		(_sig(_int S_AXI_RVALID_i -2 0 1034(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 1036(_array -2((_dto c 25 i 0)))))
		(_sig(_int RegRdData_i 9 0 1036(_arch(_uni))))
		(_type(_int ~INTEGER~range~C_DWIDTH-1~downto~0~13 0 1119(_scalar (_dto c 26 i 0))))
		(_prcs
			(line__1046(_arch 0 0 1046(_assignment(_trgt(23))(_sens(25)(26)(3)(7)))))
			(line__1047(_arch 1 0 1047(_assignment(_trgt(24))(_sens(23)(25)(26)(13)))))
			(line__1050(_arch 2 0 1050(_assignment(_alias((S_AXI_AWREADY)(new_write_access)))(_simpleassign BUF)(_trgt(4))(_sens(23)))))
			(line__1051(_arch 3 0 1051(_assignment(_alias((S_AXI_WREADY)(new_write_access)))(_simpleassign BUF)(_trgt(8))(_sens(23)))))
			(line__1052(_arch 4 0 1052(_assignment(_alias((S_AXI_ARREADY)(new_read_access)))(_simpleassign BUF)(_trgt(14))(_sens(24)))))
			(Reg(_arch 5 0 1055(_prcs(_trgt(20)(21))(_sens(0)(23)(24)(1)(2(_range 27))(5(_range 28))(12(_range 29)))(_dssslsensitivity 1)(_read(2(_range 30))(5(_range 31))(12(_range 32))))))
			(WriteAccess(_arch 6 0 1071(_prcs(_trgt(25)(19))(_sens(0)(23)(25)(1)(11))(_dssslsensitivity 1))))
			(line__1085(_arch 7 0 1085(_assignment(_alias((S_AXI_BVALID)(ongoing_write)))(_simpleassign BUF)(_trgt(10))(_sens(25)))))
			(line__1086(_arch 8 0 1086(_assignment(_trgt(9)))))
			(ReadAccess(_arch 9 0 1089(_prcs(_trgt(26)(27))(_sens(0)(24)(26)(27)(1)(18))(_dssslsensitivity 1))))
			(line__1109(_arch 10 0 1109(_assignment(_alias((S_AXI_RVALID)(S_AXI_RVALID_i)))(_simpleassign BUF)(_trgt(17))(_sens(27)))))
			(line__1110(_arch 11 0 1110(_assignment(_trgt(16)))))
			(line__1117(_arch 13 0 1117(_assignment(_trgt(28))(_sens(22)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.X01(1 X01)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_static
		(514)
		(514)
	)
	(_model . IMP 33 -1)
)
V 000044 55 60709         1580964474692 IMP
(_unit VHDL(checkbit_handler_64 0 1273(imp 0 1304))
	(_version vde)
	(_time 1580964474693 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 9297969d98c5c3849193c19180c8ca959697c4949a9493)
	(_ent
		(_time 1580964474687)
	)
	(_comp
		(Parity
			(_object
				(_gen(_int C_USE_LUT6 -1 0 1319(_ent)))
				(_gen(_int C_SIZE -3 0 1320(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SIZE-1}~13 0 1322(_array -2((_to i 0 c 87)))))
				(_port(_int InA 8 0 1322(_ent (_in))))
				(_port(_int Res -2 0 1323(_ent (_out))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF7
			(_object
				(_port(_int O -4 1 66343(_ent (_out))))
				(_port(_int I0 -4 1 66343(_ent (_in))))
				(_port(_int I1 -4 1 66343(_ent (_in))))
				(_port(_int S -4 1 66343(_ent (_in))))
			)
		)
	)
	(_generate Encode_Bits 0 1471(_if 88)
		(_generate REG_BITS 0 1691(_if 89)
			(_object
				(_prcs
					(REG_CHK(_arch 7 0 1693(_prcs(_trgt(32)(33)(34)(35)(36)(37)(50)(51)(52)(53)(54)(55)(68)(69)(70)(71)(72)(73)(85)(86)(87)(88)(89)(90)(102)(103)(104)(105)(106)(107)(119)(120)(121)(122)(123)(124)(127)(128)(141)(142)(143)(144)(145)(146))(_sens(0)(26)(27)(28)(29)(30)(31)(44)(45)(46)(47)(48)(49)(62)(63)(64)(65)(66)(67)(79)(80)(81)(82)(83)(84)(96)(97)(98)(99)(100)(101)(113)(114)(115)(116)(117)(118)(125)(126)(135)(136)(137)(138)(139)(140))(_dssslsensitivity 1))))
					(line__1798(_arch 8 0 1798(_assignment(_trgt(3(0)))(_sens(32)(33)(34)(35)(36)(37)))))
					(line__1808(_arch 9 0 1808(_assignment(_trgt(3(1)))(_sens(50)(51)(52)(53)(54)(55)))))
					(line__1820(_arch 10 0 1820(_assignment(_trgt(3(2)))(_sens(68)(69)(70)(71)(72)(73)))))
					(line__1830(_arch 11 0 1830(_assignment(_trgt(3(3)))(_sens(85)(86)(87)(88)(89)(90)))))
					(line__1840(_arch 12 0 1840(_assignment(_trgt(3(4)))(_sens(102)(103)(104)(105)(106)(107)))))
					(line__1849(_arch 13 0 1849(_assignment(_trgt(3(5)))(_sens(119)(120)(121)(122)(123)(124)))))
					(line__1858(_arch 14 0 1858(_assignment(_trgt(3(6)))(_sens(127)(128)))))
					(line__1861(_arch 15 0 1861(_assignment(_trgt(3(7)))(_sens(141)(142)(143)(144)(145)(146)))))
				)
			)
		)
		(_generate NO_REG_BITS 0 1871(_if 90)
			(_object
				(_prcs
					(line__1875(_arch 16 0 1875(_assignment(_trgt(3(0)))(_sens(26)(27)(28)(29)(30)(31)))))
					(line__1884(_arch 17 0 1884(_assignment(_trgt(3(1)))(_sens(44)(45)(46)(47)(48)(49)))))
					(line__1894(_arch 18 0 1894(_assignment(_trgt(3(2)))(_sens(62)(63)(64)(65)(66)(67)))))
					(line__1903(_arch 19 0 1903(_assignment(_trgt(3(3)))(_sens(79)(80)(81)(82)(83)(84)))))
					(line__1913(_arch 20 0 1913(_assignment(_trgt(3(4)))(_sens(96)(97)(98)(99)(100)(101)))))
					(line__1922(_arch 21 0 1922(_assignment(_trgt(3(5)))(_sens(113)(114)(115)(116)(117)(118)))))
					(line__1932(_arch 22 0 1932(_assignment(_trgt(3(6)))(_sens(125)(126)))))
					(line__1935(_arch 23 0 1935(_assignment(_trgt(3(7)))(_sens(135)(136)(137)(138)(139)(140)))))
				)
			)
		)
		(_inst PARITY_CHK0_A 0 1980(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 91))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0_a(t_0_5)))
				((Res)(data_chk0_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 92))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK0_B 0 1986(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 93))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0_b(t_0_5)))
				((Res)(data_chk0_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 94))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK0_C 0 1992(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 95))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0_c(t_0_5)))
				((Res)(data_chk0_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 96))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK0_D 0 1998(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 97))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0_d(t_0_5)))
				((Res)(data_chk0_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 98))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK0_E 0 2004(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 99))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0_e(t_0_5)))
				((Res)(data_chk0_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 100))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK0_F 0 2010(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 101))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk0_f(t_0_4)))
				((Res)(data_chk0_f_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 102))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk1_A 0 2051(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 103))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1_a(t_0_5)))
				((Res)(data_chk1_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 104))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk1_B 0 2057(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 105))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1_b(t_0_5)))
				((Res)(data_chk1_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 106))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk1_C 0 2063(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 107))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1_c(t_0_5)))
				((Res)(data_chk1_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 108))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk1_D 0 2069(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 109))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1_d(t_0_5)))
				((Res)(data_chk1_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 110))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk1_E 0 2075(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 111))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1_e(t_0_5)))
				((Res)(data_chk1_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 112))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk1_F 0 2081(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 113))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk1_f(t_0_4)))
				((Res)(data_chk1_f_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 114))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk2_A 0 2125(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 115))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2_a(t_0_5)))
				((Res)(data_chk2_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 116))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk2_B 0 2131(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 117))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2_b(t_0_5)))
				((Res)(data_chk2_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 118))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk2_C 0 2137(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 119))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2_c(t_0_5)))
				((Res)(data_chk2_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 120))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk2_D 0 2143(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 121))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2_d(t_0_5)))
				((Res)(data_chk2_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 122))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk2_E 0 2149(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 123))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2_e(t_0_5)))
				((Res)(data_chk2_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 124))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk2_F 0 2155(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 125))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk2_f(t_0_4)))
				((Res)(data_chk2_f_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 126))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk3_A 0 2198(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 127))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk3_a(t_0_5)))
				((Res)(data_chk3_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 128))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk3_B 0 2204(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 129))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk3_b(t_0_5)))
				((Res)(data_chk3_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 130))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk3_C 0 2210(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 131))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk3_c(t_0_5)))
				((Res)(data_chk3_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 132))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk3_D 0 2216(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 133))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk3_d(t_0_5)))
				((Res)(data_chk3_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 134))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk3_E 0 2222(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 135))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk3_e(t_0_5)))
				((Res)(data_chk3_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 136))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk4_A 0 2265(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 137))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk4_a(t_0_5)))
				((Res)(data_chk4_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 138))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk4_B 0 2271(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 139))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk4_b(t_0_5)))
				((Res)(data_chk4_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 140))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk4_C 0 2277(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 141))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk4_c(t_0_5)))
				((Res)(data_chk4_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 142))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk4_D 0 2283(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 143))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk4_d(t_0_5)))
				((Res)(data_chk4_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 144))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk4_E 0 2289(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 145))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk4_e(t_0_5)))
				((Res)(data_chk4_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 146))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk5_A 0 2332(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 147))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk5_a(t_0_5)))
				((Res)(data_chk5_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 148))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk5_B 0 2338(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 149))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk5_b(t_0_5)))
				((Res)(data_chk5_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 150))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk5_C 0 2344(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 151))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk5_c(t_0_5)))
				((Res)(data_chk5_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 152))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk5_D 0 2350(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 153))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk5_d(t_0_5)))
				((Res)(data_chk5_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 154))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_chk5_E 0 2356(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 155))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk5_e(t_0_5)))
				((Res)(data_chk5_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 156))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_I 0 2371(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 157))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk6(t_0_5)))
				((Res)(data_chk6_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 158))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK7_A 0 2440(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 159))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7_a(t_0_5)))
				((Res)(data_chk7_a_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 160))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK7_B 0 2446(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 161))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7_b(t_0_5)))
				((Res)(data_chk7_b_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 162))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK7_C 0 2452(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 163))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7_c(t_0_5)))
				((Res)(data_chk7_c_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 164))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK7_D 0 2458(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 165))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7_d(t_0_5)))
				((Res)(data_chk7_d_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 166))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK7_E 0 2464(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 167))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7_e(t_0_5)))
				((Res)(data_chk7_e_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 168))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst PARITY_CHK7_F 0 2470(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 169))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk7_f(t_0_4)))
				((Res)(data_chk7_f_xor))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 170))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~5~13 0 1518(_scalar (_to i 0 i 5))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 1518(_array -2((_to i 0 i 5)))))
			(_sig(_int data_chk0_a 9 0 1518(_arch(_uni))))
			(_sig(_int data_chk0_b 9 0 1519(_arch(_uni))))
			(_sig(_int data_chk0_c 9 0 1520(_arch(_uni))))
			(_sig(_int data_chk0_d 9 0 1521(_arch(_uni))))
			(_sig(_int data_chk0_e 9 0 1522(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~4~13 0 1523(_scalar (_to i 0 i 4))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 1523(_array -2((_to i 0 i 4)))))
			(_sig(_int data_chk0_f 11 0 1523(_arch(_uni))))
			(_sig(_int data_chk0_a_xor -2 0 1525(_arch(_uni))))
			(_sig(_int data_chk0_b_xor -2 0 1526(_arch(_uni))))
			(_sig(_int data_chk0_c_xor -2 0 1527(_arch(_uni))))
			(_sig(_int data_chk0_d_xor -2 0 1528(_arch(_uni))))
			(_sig(_int data_chk0_e_xor -2 0 1529(_arch(_uni))))
			(_sig(_int data_chk0_f_xor -2 0 1530(_arch(_uni))))
			(_sig(_int data_chk0_a_xor_reg -2 0 1532(_arch(_uni))))
			(_sig(_int data_chk0_b_xor_reg -2 0 1533(_arch(_uni))))
			(_sig(_int data_chk0_c_xor_reg -2 0 1534(_arch(_uni))))
			(_sig(_int data_chk0_d_xor_reg -2 0 1535(_arch(_uni))))
			(_sig(_int data_chk0_e_xor_reg -2 0 1536(_arch(_uni))))
			(_sig(_int data_chk0_f_xor_reg -2 0 1537(_arch(_uni))))
			(_sig(_int data_chk1_a 9 0 1541(_arch(_uni))))
			(_sig(_int data_chk1_b 9 0 1542(_arch(_uni))))
			(_sig(_int data_chk1_c 9 0 1543(_arch(_uni))))
			(_sig(_int data_chk1_d 9 0 1544(_arch(_uni))))
			(_sig(_int data_chk1_e 9 0 1545(_arch(_uni))))
			(_sig(_int data_chk1_f 11 0 1546(_arch(_uni))))
			(_sig(_int data_chk1_a_xor -2 0 1548(_arch(_uni))))
			(_sig(_int data_chk1_b_xor -2 0 1549(_arch(_uni))))
			(_sig(_int data_chk1_c_xor -2 0 1550(_arch(_uni))))
			(_sig(_int data_chk1_d_xor -2 0 1551(_arch(_uni))))
			(_sig(_int data_chk1_e_xor -2 0 1552(_arch(_uni))))
			(_sig(_int data_chk1_f_xor -2 0 1553(_arch(_uni))))
			(_sig(_int data_chk1_a_xor_reg -2 0 1555(_arch(_uni))))
			(_sig(_int data_chk1_b_xor_reg -2 0 1556(_arch(_uni))))
			(_sig(_int data_chk1_c_xor_reg -2 0 1557(_arch(_uni))))
			(_sig(_int data_chk1_d_xor_reg -2 0 1558(_arch(_uni))))
			(_sig(_int data_chk1_e_xor_reg -2 0 1559(_arch(_uni))))
			(_sig(_int data_chk1_f_xor_reg -2 0 1560(_arch(_uni))))
			(_sig(_int data_chk2_a 9 0 1564(_arch(_uni))))
			(_sig(_int data_chk2_b 9 0 1565(_arch(_uni))))
			(_sig(_int data_chk2_c 9 0 1566(_arch(_uni))))
			(_sig(_int data_chk2_d 9 0 1567(_arch(_uni))))
			(_sig(_int data_chk2_e 9 0 1568(_arch(_uni))))
			(_sig(_int data_chk2_f 11 0 1569(_arch(_uni))))
			(_sig(_int data_chk2_a_xor -2 0 1571(_arch(_uni))))
			(_sig(_int data_chk2_b_xor -2 0 1572(_arch(_uni))))
			(_sig(_int data_chk2_c_xor -2 0 1573(_arch(_uni))))
			(_sig(_int data_chk2_d_xor -2 0 1574(_arch(_uni))))
			(_sig(_int data_chk2_e_xor -2 0 1575(_arch(_uni))))
			(_sig(_int data_chk2_f_xor -2 0 1576(_arch(_uni))))
			(_sig(_int data_chk2_a_xor_reg -2 0 1578(_arch(_uni))))
			(_sig(_int data_chk2_b_xor_reg -2 0 1579(_arch(_uni))))
			(_sig(_int data_chk2_c_xor_reg -2 0 1580(_arch(_uni))))
			(_sig(_int data_chk2_d_xor_reg -2 0 1581(_arch(_uni))))
			(_sig(_int data_chk2_e_xor_reg -2 0 1582(_arch(_uni))))
			(_sig(_int data_chk2_f_xor_reg -2 0 1583(_arch(_uni))))
			(_sig(_int data_chk3_a 9 0 1587(_arch(_uni))))
			(_sig(_int data_chk3_b 9 0 1588(_arch(_uni))))
			(_sig(_int data_chk3_c 9 0 1589(_arch(_uni))))
			(_sig(_int data_chk3_d 9 0 1590(_arch(_uni))))
			(_sig(_int data_chk3_e 9 0 1591(_arch(_uni))))
			(_sig(_int data_chk3_a_xor -2 0 1593(_arch(_uni))))
			(_sig(_int data_chk3_b_xor -2 0 1594(_arch(_uni))))
			(_sig(_int data_chk3_c_xor -2 0 1595(_arch(_uni))))
			(_sig(_int data_chk3_d_xor -2 0 1596(_arch(_uni))))
			(_sig(_int data_chk3_e_xor -2 0 1597(_arch(_uni))))
			(_sig(_int data_chk3_f_xor -2 0 1598(_arch(_uni))))
			(_sig(_int data_chk3_a_xor_reg -2 0 1600(_arch(_uni))))
			(_sig(_int data_chk3_b_xor_reg -2 0 1601(_arch(_uni))))
			(_sig(_int data_chk3_c_xor_reg -2 0 1602(_arch(_uni))))
			(_sig(_int data_chk3_d_xor_reg -2 0 1603(_arch(_uni))))
			(_sig(_int data_chk3_e_xor_reg -2 0 1604(_arch(_uni))))
			(_sig(_int data_chk3_f_xor_reg -2 0 1605(_arch(_uni))))
			(_sig(_int data_chk4_a 9 0 1609(_arch(_uni))))
			(_sig(_int data_chk4_b 9 0 1610(_arch(_uni))))
			(_sig(_int data_chk4_c 9 0 1611(_arch(_uni))))
			(_sig(_int data_chk4_d 9 0 1612(_arch(_uni))))
			(_sig(_int data_chk4_e 9 0 1613(_arch(_uni))))
			(_sig(_int data_chk4_a_xor -2 0 1615(_arch(_uni))))
			(_sig(_int data_chk4_b_xor -2 0 1616(_arch(_uni))))
			(_sig(_int data_chk4_c_xor -2 0 1617(_arch(_uni))))
			(_sig(_int data_chk4_d_xor -2 0 1618(_arch(_uni))))
			(_sig(_int data_chk4_e_xor -2 0 1619(_arch(_uni))))
			(_sig(_int data_chk4_f_xor -2 0 1620(_arch(_uni))))
			(_sig(_int data_chk4_a_xor_reg -2 0 1622(_arch(_uni))))
			(_sig(_int data_chk4_b_xor_reg -2 0 1623(_arch(_uni))))
			(_sig(_int data_chk4_c_xor_reg -2 0 1624(_arch(_uni))))
			(_sig(_int data_chk4_d_xor_reg -2 0 1625(_arch(_uni))))
			(_sig(_int data_chk4_e_xor_reg -2 0 1626(_arch(_uni))))
			(_sig(_int data_chk4_f_xor_reg -2 0 1627(_arch(_uni))))
			(_sig(_int data_chk5_a 9 0 1631(_arch(_uni))))
			(_sig(_int data_chk5_b 9 0 1632(_arch(_uni))))
			(_sig(_int data_chk5_c 9 0 1633(_arch(_uni))))
			(_sig(_int data_chk5_d 9 0 1634(_arch(_uni))))
			(_sig(_int data_chk5_e 9 0 1635(_arch(_uni))))
			(_sig(_int data_chk5_a_xor -2 0 1637(_arch(_uni))))
			(_sig(_int data_chk5_b_xor -2 0 1638(_arch(_uni))))
			(_sig(_int data_chk5_c_xor -2 0 1639(_arch(_uni))))
			(_sig(_int data_chk5_d_xor -2 0 1640(_arch(_uni))))
			(_sig(_int data_chk5_e_xor -2 0 1641(_arch(_uni))))
			(_sig(_int data_chk5_f_xor -2 0 1642(_arch(_uni))))
			(_sig(_int data_chk5_a_xor_reg -2 0 1644(_arch(_uni))))
			(_sig(_int data_chk5_b_xor_reg -2 0 1645(_arch(_uni))))
			(_sig(_int data_chk5_c_xor_reg -2 0 1646(_arch(_uni))))
			(_sig(_int data_chk5_d_xor_reg -2 0 1647(_arch(_uni))))
			(_sig(_int data_chk5_e_xor_reg -2 0 1648(_arch(_uni))))
			(_sig(_int data_chk5_f_xor_reg -2 0 1649(_arch(_uni))))
			(_sig(_int data_chk6_a -2 0 1653(_arch(_uni))))
			(_sig(_int data_chk6_b -2 0 1654(_arch(_uni))))
			(_sig(_int data_chk6_a_reg -2 0 1656(_arch(_uni))))
			(_sig(_int data_chk6_b_reg -2 0 1657(_arch(_uni))))
			(_sig(_int data_chk7_a 9 0 1661(_arch(_uni))))
			(_sig(_int data_chk7_b 9 0 1662(_arch(_uni))))
			(_sig(_int data_chk7_c 9 0 1663(_arch(_uni))))
			(_sig(_int data_chk7_d 9 0 1664(_arch(_uni))))
			(_sig(_int data_chk7_e 9 0 1665(_arch(_uni))))
			(_sig(_int data_chk7_f 11 0 1666(_arch(_uni))))
			(_sig(_int data_chk7_a_xor -2 0 1668(_arch(_uni))))
			(_sig(_int data_chk7_b_xor -2 0 1669(_arch(_uni))))
			(_sig(_int data_chk7_c_xor -2 0 1670(_arch(_uni))))
			(_sig(_int data_chk7_d_xor -2 0 1671(_arch(_uni))))
			(_sig(_int data_chk7_e_xor -2 0 1672(_arch(_uni))))
			(_sig(_int data_chk7_f_xor -2 0 1673(_arch(_uni))))
			(_sig(_int data_chk7_a_xor_reg -2 0 1675(_arch(_uni))))
			(_sig(_int data_chk7_b_xor_reg -2 0 1676(_arch(_uni))))
			(_sig(_int data_chk7_c_xor_reg -2 0 1677(_arch(_uni))))
			(_sig(_int data_chk7_d_xor_reg -2 0 1678(_arch(_uni))))
			(_sig(_int data_chk7_e_xor_reg -2 0 1679(_arch(_uni))))
			(_sig(_int data_chk7_f_xor_reg -2 0 1680(_arch(_uni))))
			(_prcs
				(line__1973(_arch 24 0 1973(_assignment(_alias((data_chk0_a)(data_chk0(t_0_5))))(_trgt(20))(_sens(12(t_0_5))))))
				(line__1974(_arch 25 0 1974(_assignment(_alias((data_chk0_b)(data_chk0(t_6_11))))(_trgt(21))(_sens(12(t_6_11))))))
				(line__1975(_arch 26 0 1975(_assignment(_alias((data_chk0_c)(data_chk0(t_12_17))))(_trgt(22))(_sens(12(t_12_17))))))
				(line__1976(_arch 27 0 1976(_assignment(_alias((data_chk0_d)(data_chk0(t_18_23))))(_trgt(23))(_sens(12(t_18_23))))))
				(line__1977(_arch 28 0 1977(_assignment(_alias((data_chk0_e)(data_chk0(t_24_29))))(_trgt(24))(_sens(12(t_24_29))))))
				(line__1978(_arch 29 0 1978(_assignment(_alias((data_chk0_f)(data_chk0(t_30_34))))(_trgt(25))(_sens(12(t_30_34))))))
				(line__2044(_arch 30 0 2044(_assignment(_alias((data_chk1_a)(data_chk1(t_0_5))))(_trgt(38))(_sens(13(t_0_5))))))
				(line__2045(_arch 31 0 2045(_assignment(_alias((data_chk1_b)(data_chk1(t_6_11))))(_trgt(39))(_sens(13(t_6_11))))))
				(line__2046(_arch 32 0 2046(_assignment(_alias((data_chk1_c)(data_chk1(t_12_17))))(_trgt(40))(_sens(13(t_12_17))))))
				(line__2047(_arch 33 0 2047(_assignment(_alias((data_chk1_d)(data_chk1(t_18_23))))(_trgt(41))(_sens(13(t_18_23))))))
				(line__2048(_arch 34 0 2048(_assignment(_alias((data_chk1_e)(data_chk1(t_24_29))))(_trgt(42))(_sens(13(t_24_29))))))
				(line__2049(_arch 35 0 2049(_assignment(_alias((data_chk1_f)(data_chk1(t_30_34))))(_trgt(43))(_sens(13(t_30_34))))))
				(line__2118(_arch 36 0 2118(_assignment(_alias((data_chk2_a)(data_chk2(t_0_5))))(_trgt(56))(_sens(14(t_0_5))))))
				(line__2119(_arch 37 0 2119(_assignment(_alias((data_chk2_b)(data_chk2(t_6_11))))(_trgt(57))(_sens(14(t_6_11))))))
				(line__2120(_arch 38 0 2120(_assignment(_alias((data_chk2_c)(data_chk2(t_12_17))))(_trgt(58))(_sens(14(t_12_17))))))
				(line__2121(_arch 39 0 2121(_assignment(_alias((data_chk2_d)(data_chk2(t_18_23))))(_trgt(59))(_sens(14(t_18_23))))))
				(line__2122(_arch 40 0 2122(_assignment(_alias((data_chk2_e)(data_chk2(t_24_29))))(_trgt(60))(_sens(14(t_24_29))))))
				(line__2123(_arch 41 0 2123(_assignment(_alias((data_chk2_f)(data_chk2(t_30_34))))(_trgt(61))(_sens(14(t_30_34))))))
				(line__2190(_arch 42 0 2190(_assignment(_alias((data_chk3_a)(data_chk3(t_0_5))))(_trgt(74))(_sens(15(t_0_5))))))
				(line__2191(_arch 43 0 2191(_assignment(_alias((data_chk3_b)(data_chk3(t_6_11))))(_trgt(75))(_sens(15(t_6_11))))))
				(line__2192(_arch 44 0 2192(_assignment(_alias((data_chk3_c)(data_chk3(t_12_17))))(_trgt(76))(_sens(15(t_12_17))))))
				(line__2193(_arch 45 0 2193(_assignment(_alias((data_chk3_d)(data_chk3(t_18_23))))(_trgt(77))(_sens(15(t_18_23))))))
				(line__2194(_arch 46 0 2194(_assignment(_alias((data_chk3_e)(data_chk3(t_24_29))))(_trgt(78))(_sens(15(t_24_29))))))
				(line__2196(_arch 47 0 2196(_assignment(_alias((data_chk3_f_xor)(data_chk3(30))))(_simpleassign BUF)(_trgt(84))(_sens(15(30))))))
				(line__2257(_arch 48 0 2257(_assignment(_alias((data_chk4_a)(data_chk4(t_0_5))))(_trgt(91))(_sens(16(t_0_5))))))
				(line__2258(_arch 49 0 2258(_assignment(_alias((data_chk4_b)(data_chk4(t_6_11))))(_trgt(92))(_sens(16(t_6_11))))))
				(line__2259(_arch 50 0 2259(_assignment(_alias((data_chk4_c)(data_chk4(t_12_17))))(_trgt(93))(_sens(16(t_12_17))))))
				(line__2260(_arch 51 0 2260(_assignment(_alias((data_chk4_d)(data_chk4(t_18_23))))(_trgt(94))(_sens(16(t_18_23))))))
				(line__2261(_arch 52 0 2261(_assignment(_alias((data_chk4_e)(data_chk4(t_24_29))))(_trgt(95))(_sens(16(t_24_29))))))
				(line__2263(_arch 53 0 2263(_assignment(_alias((data_chk4_f_xor)(data_chk4(30))))(_simpleassign BUF)(_trgt(101))(_sens(16(30))))))
				(line__2324(_arch 54 0 2324(_assignment(_alias((data_chk5_a)(data_chk5(t_0_5))))(_trgt(108))(_sens(17(t_0_5))))))
				(line__2325(_arch 55 0 2325(_assignment(_alias((data_chk5_b)(data_chk5(t_6_11))))(_trgt(109))(_sens(17(t_6_11))))))
				(line__2326(_arch 56 0 2326(_assignment(_alias((data_chk5_c)(data_chk5(t_12_17))))(_trgt(110))(_sens(17(t_12_17))))))
				(line__2327(_arch 57 0 2327(_assignment(_alias((data_chk5_d)(data_chk5(t_18_23))))(_trgt(111))(_sens(17(t_18_23))))))
				(line__2328(_arch 58 0 2328(_assignment(_alias((data_chk5_e)(data_chk5(t_24_29))))(_trgt(112))(_sens(17(t_24_29))))))
				(line__2330(_arch 59 0 2330(_assignment(_alias((data_chk5_f_xor)(data_chk5(30))))(_simpleassign BUF)(_trgt(118))(_sens(17(30))))))
				(line__2379(_arch 60 0 2379(_assignment(_alias((data_chk6_a)(data_chk6_xor)))(_simpleassign BUF)(_trgt(125))(_sens(19)))))
				(line__2380(_arch 61 0 2380(_assignment(_alias((data_chk6_b)(data_chk6(6))))(_simpleassign BUF)(_trgt(126))(_sens(18(6))))))
				(line__2432(_arch 62 0 2432(_assignment(_alias((data_chk7_a)(DataIn(0))(DataIn(1))(DataIn(2))(DataIn(4))(DataIn(5))(DataIn(7))))(_trgt(129))(_sens(1(7))(1(5))(1(4))(1(2))(1(1))(1(0))))))
				(line__2433(_arch 63 0 2433(_assignment(_alias((data_chk7_b)(DataIn(10))(DataIn(11))(DataIn(12))(DataIn(14))(DataIn(17))(DataIn(18))))(_trgt(130))(_sens(1(18))(1(17))(1(14))(1(12))(1(11))(1(10))))))
				(line__2434(_arch 64 0 2434(_assignment(_alias((data_chk7_c)(DataIn(21))(DataIn(23))(DataIn(24))(DataIn(26))(DataIn(27))(DataIn(29))))(_trgt(131))(_sens(1(29))(1(27))(1(26))(1(24))(1(23))(1(21))))))
				(line__2435(_arch 65 0 2435(_assignment(_alias((data_chk7_d)(DataIn(32))(DataIn(33))(DataIn(36))(DataIn(38))(DataIn(39))(DataIn(41))))(_trgt(132))(_sens(1(41))(1(39))(1(38))(1(36))(1(33))(1(32))))))
				(line__2436(_arch 66 0 2436(_assignment(_alias((data_chk7_e)(DataIn(44))(DataIn(46))(DataIn(47))(DataIn(50))(DataIn(51))(DataIn(53))))(_trgt(133))(_sens(1(53))(1(51))(1(50))(1(47))(1(46))(1(44))))))
				(line__2437(_arch 67 0 2437(_assignment(_alias((data_chk7_f)(DataIn(56))(DataIn(57))(DataIn(58))(DataIn(60))(DataIn(63))))(_trgt(134))(_sens(1(63))(1(60))(1(58))(1(57))(1(56))))))
			)
		)
		(_part (15(30))(16(30))(17(30))(18(6))
		)
	)
	(_generate Decode_Bits 0 2498(_if 171)
		(_inst Parity_chk0_1 0 2533(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 172))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_0_5)))
				((Res)(chk0_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 173))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_2 0 2539(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 174))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_6_11)))
				((Res)(chk0_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 175))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_3 0 2545(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 176))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_12_17)))
				((Res)(chk0_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 177))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_4 0 2555(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 178))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_18_23)))
				((Res)(chk0_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 179))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_5 0 2561(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 180))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_24_29)))
				((Res)(chk0_1(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 181))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_6 0 2567(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 182))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk0(t_30_34)))
				((Res)(chk0_1(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 183))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_7 0 2580(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 184))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(chk0_1))
				((Res)(syndrome_i(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 185))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_1 0 2595(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 186))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_0_5)))
				((Res)(chk1_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 187))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_2 0 2601(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 188))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_6_11)))
				((Res)(chk1_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 189))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_3 0 2607(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 190))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_12_17)))
				((Res)(chk1_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 191))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_4 0 2618(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 192))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_18_23)))
				((Res)(chk1_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 193))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_5 0 2624(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 194))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_24_29)))
				((Res)(chk1_1(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 195))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_6 0 2630(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 196))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk1(t_30_34)))
				((Res)(chk1_1(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 197))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_7 0 2643(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 198))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(chk1_1))
				((Res)(syndrome_i(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 199))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_1 0 2664(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 200))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_0_5)))
				((Res)(chk2_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 201))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_2 0 2670(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 202))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_6_11)))
				((Res)(chk2_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 203))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_3 0 2676(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 204))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_12_17)))
				((Res)(chk2_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 205))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_4 0 2687(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 206))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_18_23)))
				((Res)(chk2_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 207))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_5 0 2693(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 208))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_24_29)))
				((Res)(chk2_1(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 209))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_6 0 2699(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 210))
				((C_SIZE)((i 5)))
			)
			(_port
				((InA)(data_chk2(t_30_34)))
				((Res)(chk2_1(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 211))
					((C_SIZE)((i 5)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_7 0 2712(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 212))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(chk2_1))
				((Res)(syndrome_i(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 213))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_1 0 2730(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 214))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk3_i(t_0_7)))
				((Res)(chk3_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 215))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_2 0 2736(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 216))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk3_i(t_8_15)))
				((Res)(chk3_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 217))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_3 0 2745(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 218))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk3_i(t_16_23)))
				((Res)(chk3_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 219))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_4 0 2751(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 220))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk3_i(t_24_31)))
				((Res)(chk3_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 221))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_5 0 2764(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 222))
				((C_SIZE)((i 4)))
			)
			(_port
				((InA)(chk3_1))
				((Res)(syndrome_i(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 223))
					((C_SIZE)((i 4)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_1 0 2780(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 224))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk4_i(t_0_7)))
				((Res)(chk4_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 225))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_2 0 2786(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 226))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk4_i(t_8_15)))
				((Res)(chk4_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 227))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_3 0 2792(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 228))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk4_i(t_16_23)))
				((Res)(chk4_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 229))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_4 0 2798(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 230))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk4_i(t_24_31)))
				((Res)(chk4_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 231))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_5 0 2805(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 232))
				((C_SIZE)((i 4)))
			)
			(_port
				((InA)(chk4_1))
				((Res)(syndrome_i(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 233))
					((C_SIZE)((i 4)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk5_1 0 2822(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 234))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk5_i(t_0_7)))
				((Res)(chk5_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 235))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk5_2 0 2828(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 236))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk5_i(t_8_15)))
				((Res)(chk5_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 237))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk5_3 0 2834(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 238))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk5_i(t_16_23)))
				((Res)(chk5_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 239))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk5_4 0 2840(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 240))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk5_i(t_24_31)))
				((Res)(chk5_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 241))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk5_5 0 2847(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 242))
				((C_SIZE)((i 4)))
			)
			(_port
				((InA)(chk5_1))
				((Res)(syndrome_i(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 243))
					((C_SIZE)((i 4)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_1 0 2862(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 244))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk6_i))
				((Res)(syndrome_i(6)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 245))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_1 0 2894(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 246))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_0_5)))
				((Res)(chk7_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 247))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_2 0 2900(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 248))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_6_11)))
				((Res)(chk7_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 249))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_3 0 2906(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 250))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_12_17)))
				((Res)(chk7_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 251))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_4 0 2912(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 252))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk7(t_18_24)))
				((Res)(chk7_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 253))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_5 0 2918(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 254))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk7(t_25_31)))
				((Res)(chk7_1(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 255))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_6 0 2924(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 256))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk7(t_32_38)))
				((Res)(chk7_1(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 257))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_7 0 2930(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 258))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_39_44)))
				((Res)(chk7_1(6)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 259))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_8 0 2936(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 260))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_45_50)))
				((Res)(chk7_1(7)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 261))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_9 0 2942(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 262))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_51_56)))
				((Res)(chk7_1(8)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 263))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_10 0 2948(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 264))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_57_62)))
				((Res)(chk7_1(9)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 265))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_11 0 2954(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 266))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk7(t_63_68)))
				((Res)(chk7_1(10)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 267))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk7_12 0 2960(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 268))
				((C_SIZE)((i 3)))
			)
			(_port
				((InA)(data_chk7(t_69_71)))
				((Res)(chk7_1(11)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 269))
					((C_SIZE)((i 3)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_generate Use_LUT6 0 3060(_if 270)
			(_inst UE_MUXF7 0 3061(_comp .unisim.VCOMPONENTS.MUXF7)
				(_port
					((O)(UE))
					((I0)(ue_i_0))
					((I1)(ue_i_1))
					((S)(Syndrome_Chk(7)))
				)
				(_use(_ent unisim MUXF7)
				)
			)
		)
		(_generate Use_RTL 0 3072(_if 271)
			(_object
				(_prcs
					(line__3077(_arch 86 0 3077(_assignment(_trgt(10))(_sens(164)(165)(6(7))))))
				)
			)
			(_part (6(7))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~7~13 0 2499(_scalar (_to i 0 i 7))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 2499(_array -2((_to i 0 i 7)))))
			(_sig(_int syndrome_i 13 0 2499(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~6~1369 0 2501(_scalar (_to i 0 i 6))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1370 0 2501(_array -2((_to i 0 i 6)))))
			(_sig(_int chk0_1 15 0 2501(_arch(_uni))))
			(_sig(_int chk1_1 15 0 2502(_arch(_uni))))
			(_sig(_int chk2_1 15 0 2503(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~31~13 0 2504(_scalar (_to i 0 i 31))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 2504(_array -2((_to i 0 i 31)))))
			(_sig(_int data_chk3_i 17 0 2504(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~3~13 0 2505(_scalar (_to i 0 i 3))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 2505(_array -2((_to i 0 i 3)))))
			(_sig(_int chk3_1 19 0 2505(_arch(_uni))))
			(_sig(_int data_chk4_i 17 0 2506(_arch(_uni))))
			(_sig(_int chk4_1 19 0 2507(_arch(_uni))))
			(_sig(_int data_chk5_i 17 0 2508(_arch(_uni))))
			(_sig(_int chk5_1 19 0 2509(_arch(_uni))))
			(_sig(_int data_chk6_i 13 0 2511(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~71~13 0 2513(_scalar (_to i 0 i 71))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~71}~13 0 2513(_array -2((_to i 0 i 71)))))
			(_sig(_int data_chk7 21 0 2513(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~11~13 0 2514(_scalar (_to i 0 i 11))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 2514(_array -2((_to i 0 i 11)))))
			(_sig(_int chk7_1 23 0 2514(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~2~13 0 2518(_scalar (_to i 0 i 2))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 2518(_array -2((_to i 0 i 2)))))
			(_sig(_int syndrome_0_to_2 25 0 2518(_arch(_uni))))
			(_type(_int ~NATURAL~range~3~to~6~13 0 2519(_scalar (_to i 3 i 6))))
			(_type(_int ~STD_LOGIC_VECTOR{3~to~6}~13 0 2519(_array -2((_to i 3 i 6)))))
			(_sig(_int syndrome_3_to_6 27 0 2519(_arch(_uni))))
			(_sig(_int syndrome_3_to_6_multi -2 0 2520(_arch(_uni))))
			(_sig(_int syndrome_3_to_6_zero -2 0 2521(_arch(_uni))))
			(_sig(_int ue_i_0 -2 0 2522(_arch(_uni))))
			(_sig(_int ue_i_1 -2 0 2523(_arch(_uni))))
			(_prcs
				(line__2531(_arch 68 0 2531(_assignment(_alias((chk0_1(6))(CheckIn(0))))(_trgt(148(6)))(_sens(2(0))))))
				(line__2593(_arch 69 0 2593(_assignment(_alias((chk1_1(6))(CheckIn(1))))(_trgt(149(6)))(_sens(2(1))))))
				(line__2662(_arch 70 0 2662(_assignment(_alias((chk2_1(6))(CheckIn(2))))(_trgt(150(6)))(_sens(2(2))))))
				(line__2728(_arch 71 0 2728(_assignment(_alias((data_chk3_i)(data_chk3)(CheckIn(3))))(_trgt(151))(_sens(15)(2(3))))))
				(line__2775(_arch 72 0 2775(_assignment(_alias((data_chk4_i)(data_chk4)(CheckIn(4))))(_trgt(153))(_sens(16)(2(4))))))
				(line__2817(_arch 73 0 2817(_assignment(_alias((data_chk5_i)(data_chk5)(CheckIn(5))))(_trgt(155))(_sens(17)(2(5))))))
				(line__2860(_arch 74 0 2860(_assignment(_alias((data_chk6_i)(data_chk6)(CheckIn(6))))(_trgt(157))(_sens(18)(2(6))))))
				(line__2877(_arch 75 0 2877(_assignment(_alias((data_chk7)(DataIn(0))(DataIn(1))(DataIn(2))(DataIn(3))(DataIn(4))(DataIn(5))(DataIn(6))(DataIn(7))(DataIn(8))(DataIn(9))(DataIn(10))(DataIn(11))(DataIn(12))(DataIn(13))(DataIn(14))(DataIn(15))(DataIn(16))(DataIn(17))(DataIn(18))(DataIn(19))(DataIn(20))(DataIn(21))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))(DataIn(26))(DataIn(27))(DataIn(28))(DataIn(29))(DataIn(30))(DataIn(31))(DataIn(32))(DataIn(33))(DataIn(34))(DataIn(35))(DataIn(36))(DataIn(37))(DataIn(38))(DataIn(39))(DataIn(40))(DataIn(41))(DataIn(42))(DataIn(43))(DataIn(44))(DataIn(45))(DataIn(46))(DataIn(47))(DataIn(48))(DataIn(49))(DataIn(50))(DataIn(51))(DataIn(52))(DataIn(53))(DataIn(54))(DataIn(55))(DataIn(56))(DataIn(57))(DataIn(58))(DataIn(59))(DataIn(60))(DataIn(61))(DataIn(62))(DataIn(63))(CheckIn(6))(CheckIn(5))(CheckIn(4))(CheckIn(3))(CheckIn(2))(CheckIn(1))(CheckIn(0))(CheckIn(7))))(_trgt(158))(_sens(1(63))(1(62))(1(61))(1(60))(1(59))(1(58))(1(57))(1(56))(1(55))(1(54))(1(53))(1(52))(1(51))(1(50))(1(49))(1(48))(1(47))(1(46))(1(45))(1(44))(1(43))(1(42))(1(41))(1(40))(1(39))(1(38))(1(37))(1(36))(1(35))(1(34))(1(33))(1(32))(1(31))(1(30))(1(29))(1(28))(1(27))(1(26))(1(25))(1(24))(1(23))(1(22))(1(21))(1(20))(1(19))(1(18))(1(17))(1(16))(1(15))(1(14))(1(13))(1(12))(1(11))(1(10))(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(2(7))(2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))))))
				(line__2986(_arch 76 0 2986(_assignment(_trgt(147(7))))))
				(line__2992(_arch 77 0 2992(_assignment(_alias((Syndrome)(syndrome_i)))(_trgt(4))(_sens(147)))))
				(line__2996(_arch 78 0 2996(_assignment(_alias((Syndrome_7)(chk7_1(t_0_11))))(_trgt(5))(_sens(159(t_0_11))))))
				(line__3007(_arch 79 0 3007(_assignment(_alias((syndrome_0_to_2)(Syndrome_Chk(0))(Syndrome_Chk(1))(Syndrome_Chk(2))))(_trgt(160))(_sens(6(2))(6(1))(6(0))))))
				(line__3010(_arch 80 0 3010(_assignment(_alias((syndrome_3_to_6)(Syndrome_Chk(3))(Syndrome_Chk(4))(Syndrome_Chk(5))(Syndrome_Chk(6))))(_trgt(161))(_sens(6(6))(6(5))(6(4))(6(3))))))
				(line__3012(_arch 81 0 3012(_assignment(_trgt(163))(_sens(161)))))
				(line__3016(_arch 82 0 3016(_assignment(_trgt(162))(_sens(161)))))
				(line__3035(_arch 83 0 3035(_assignment(_trgt(11))(_sens(162)(6(7))(7)))))
				(line__3054(_arch 84 0 3054(_assignment(_trgt(164))(_sens(160)(163)(7)))))
				(line__3055(_arch 85 0 3055(_assignment(_trgt(165))(_sens(162)(7)))))
			)
		)
		(_part (2(0))(2(1))(2(2))
		)
	)
	(_object
		(_gen(_int C_ENCODE -1 0 1275 \true\ (_ent gms((i 1)))))
		(_gen(_int C_REG -1 0 1276 \false\ (_ent gms((i 0)))))
		(_gen(_int C_USE_LUT6 -1 0 1277 \true\ (_ent gms((i 1)))))
		(_port(_int Clk -2 0 1280(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 1282(_array -2((_dto i 63 i 0)))))
		(_port(_int DataIn 0 0 1282(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 1283(_array -2((_dto i 7 i 0)))))
		(_port(_int CheckIn 1 0 1283(_ent(_in))))
		(_port(_int CheckOut 1 0 1284(_ent(_out))))
		(_port(_int Syndrome 1 0 1285(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 1286(_array -2((_dto i 11 i 0)))))
		(_port(_int Syndrome_7 2 0 1286(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 1287(_array -2((_to i 0 i 7)))))
		(_port(_int Syndrome_Chk 3 0 1287(_ent(_in))))
		(_port(_int Enable_ECC -2 0 1289(_ent(_in))))
		(_port(_int UE_Q -2 0 1290(_ent(_in))))
		(_port(_int CE_Q -2 0 1291(_ent(_in))))
		(_port(_int UE -2 0 1292(_ent(_out))))
		(_port(_int CE -2 0 1293(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13 0 1313(_array -2((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~34}~13 0 1337(_array -2((_to i 0 i 34)))))
		(_sig(_int data_chk0 5 0 1337(_arch(_uni))))
		(_sig(_int data_chk1 5 0 1338(_arch(_uni))))
		(_sig(_int data_chk2 5 0 1339(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~30}~13 0 1340(_array -2((_to i 0 i 30)))))
		(_sig(_int data_chk3 6 0 1340(_arch(_uni))))
		(_sig(_int data_chk4 6 0 1341(_arch(_uni))))
		(_sig(_int data_chk5 6 0 1342(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 1344(_array -2((_to i 0 i 6)))))
		(_sig(_int data_chk6 7 0 1344(_arch(_uni))))
		(_sig(_int data_chk6_xor -2 0 1345(_arch(_uni))))
		(_prcs
			(line__1364(_arch 0 0 1364(_assignment(_alias((data_chk0)(DataIn(0))(DataIn(1))(DataIn(3))(DataIn(4))(DataIn(6))(DataIn(8))(DataIn(10))(DataIn(11))(DataIn(13))(DataIn(15))(DataIn(17))(DataIn(19))(DataIn(21))(DataIn(23))(DataIn(25))(DataIn(26))(DataIn(28))(DataIn(30))(DataIn(32))(DataIn(34))(DataIn(36))(DataIn(38))(DataIn(40))(DataIn(42))(DataIn(44))(DataIn(46))(DataIn(48))(DataIn(50))(DataIn(52))(DataIn(54))(DataIn(56))(DataIn(57))(DataIn(59))(DataIn(61))(DataIn(63))))(_trgt(12))(_sens(1(63))(1(61))(1(59))(1(57))(1(56))(1(54))(1(52))(1(50))(1(48))(1(46))(1(44))(1(42))(1(40))(1(38))(1(36))(1(34))(1(32))(1(30))(1(28))(1(26))(1(25))(1(23))(1(21))(1(19))(1(17))(1(15))(1(13))(1(11))(1(10))(1(8))(1(6))(1(4))(1(3))(1(1))(1(0))))))
			(line__1382(_arch 1 0 1382(_assignment(_alias((data_chk1)(DataIn(0))(DataIn(2))(DataIn(3))(DataIn(5))(DataIn(6))(DataIn(9))(DataIn(10))(DataIn(12))(DataIn(13))(DataIn(16))(DataIn(17))(DataIn(20))(DataIn(21))(DataIn(24))(DataIn(25))(DataIn(27))(DataIn(28))(DataIn(31))(DataIn(32))(DataIn(35))(DataIn(36))(DataIn(39))(DataIn(40))(DataIn(43))(DataIn(44))(DataIn(47))(DataIn(48))(DataIn(51))(DataIn(52))(DataIn(55))(DataIn(56))(DataIn(58))(DataIn(59))(DataIn(62))(DataIn(63))))(_trgt(13))(_sens(1(63))(1(62))(1(59))(1(58))(1(56))(1(55))(1(52))(1(51))(1(48))(1(47))(1(44))(1(43))(1(40))(1(39))(1(36))(1(35))(1(32))(1(31))(1(28))(1(27))(1(25))(1(24))(1(21))(1(20))(1(17))(1(16))(1(13))(1(12))(1(10))(1(9))(1(6))(1(5))(1(3))(1(2))(1(0))))))
			(line__1399(_arch 2 0 1399(_assignment(_alias((data_chk2)(DataIn(1))(DataIn(2))(DataIn(3))(DataIn(7))(DataIn(8))(DataIn(9))(DataIn(10))(DataIn(14))(DataIn(15))(DataIn(16))(DataIn(17))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))(DataIn(29))(DataIn(30))(DataIn(31))(DataIn(32))(DataIn(37))(DataIn(38))(DataIn(39))(DataIn(40))(DataIn(45))(DataIn(46))(DataIn(47))(DataIn(48))(DataIn(53))(DataIn(54))(DataIn(55))(DataIn(56))(DataIn(60))(DataIn(61))(DataIn(62))(DataIn(63))))(_trgt(14))(_sens(1(63))(1(62))(1(61))(1(60))(1(56))(1(55))(1(54))(1(53))(1(48))(1(47))(1(46))(1(45))(1(40))(1(39))(1(38))(1(37))(1(32))(1(31))(1(30))(1(29))(1(25))(1(24))(1(23))(1(22))(1(17))(1(16))(1(15))(1(14))(1(10))(1(9))(1(8))(1(7))(1(3))(1(2))(1(1))))))
			(line__1415(_arch 3 0 1415(_assignment(_alias((data_chk3)(DataIn(4))(DataIn(5))(DataIn(6))(DataIn(7))(DataIn(8))(DataIn(9))(DataIn(10))(DataIn(18))(DataIn(19))(DataIn(20))(DataIn(21))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))(DataIn(33))(DataIn(34))(DataIn(35))(DataIn(36))(DataIn(37))(DataIn(38))(DataIn(39))(DataIn(40))(DataIn(49))(DataIn(50))(DataIn(51))(DataIn(52))(DataIn(53))(DataIn(54))(DataIn(55))(DataIn(56))))(_trgt(15))(_sens(1(56))(1(55))(1(54))(1(53))(1(52))(1(51))(1(50))(1(49))(1(40))(1(39))(1(38))(1(37))(1(36))(1(35))(1(34))(1(33))(1(25))(1(24))(1(23))(1(22))(1(21))(1(20))(1(19))(1(18))(1(10))(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))))))
			(line__1431(_arch 4 0 1431(_assignment(_alias((data_chk4)(DataIn(11))(DataIn(12))(DataIn(13))(DataIn(14))(DataIn(15))(DataIn(16))(DataIn(17))(DataIn(18))(DataIn(19))(DataIn(20))(DataIn(21))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))(DataIn(41))(DataIn(42))(DataIn(43))(DataIn(44))(DataIn(45))(DataIn(46))(DataIn(47))(DataIn(48))(DataIn(49))(DataIn(50))(DataIn(51))(DataIn(52))(DataIn(53))(DataIn(54))(DataIn(55))(DataIn(56))))(_trgt(16))(_sens(1(56))(1(55))(1(54))(1(53))(1(52))(1(51))(1(50))(1(49))(1(48))(1(47))(1(46))(1(45))(1(44))(1(43))(1(42))(1(41))(1(25))(1(24))(1(23))(1(22))(1(21))(1(20))(1(19))(1(18))(1(17))(1(16))(1(15))(1(14))(1(13))(1(12))(1(11))))))
			(line__1447(_arch 5 0 1447(_assignment(_alias((data_chk5)(DataIn(26))(DataIn(27))(DataIn(28))(DataIn(29))(DataIn(30))(DataIn(31))(DataIn(32))(DataIn(33))(DataIn(34))(DataIn(35))(DataIn(36))(DataIn(37))(DataIn(38))(DataIn(39))(DataIn(40))(DataIn(41))(DataIn(42))(DataIn(43))(DataIn(44))(DataIn(45))(DataIn(46))(DataIn(47))(DataIn(48))(DataIn(49))(DataIn(50))(DataIn(51))(DataIn(52))(DataIn(53))(DataIn(54))(DataIn(55))(DataIn(56))))(_trgt(17))(_sens(1(56))(1(55))(1(54))(1(53))(1(52))(1(51))(1(50))(1(49))(1(48))(1(47))(1(46))(1(45))(1(44))(1(43))(1(42))(1(41))(1(40))(1(39))(1(38))(1(37))(1(36))(1(35))(1(34))(1(33))(1(32))(1(31))(1(30))(1(29))(1(28))(1(27))(1(26))))))
			(line__1464(_arch 6 0 1464(_assignment(_alias((data_chk6)(DataIn(57))(DataIn(58))(DataIn(59))(DataIn(60))(DataIn(61))(DataIn(62))(DataIn(63))))(_trgt(18))(_sens(1(63))(1(62))(1(61))(1(60))(1(59))(1(58))(1(57))))))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_static
		(33686018)
		(50529027)
		(50463491)
		(50528771)
		(50463235)
		(50529026)
		(50463490)
		(50528770)
		(131586)
	)
	(_model . IMP 272 -1)
)
V 000044 55 21993         1580964474705 IMP
(_unit VHDL(checkbit_handler 0 3223(imp 0 3250))
	(_version vde)
	(_time 1580964474706 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 9297969d98c5c384919593c780c8ca959697c4949a9493)
	(_ent
		(_time 1580964474703)
	)
	(_comp
		(XOR18
			(_object
				(_gen(_int C_USE_LUT6 -1 0 3257(_ent)))
				(_port(_int InA 4 0 3259(_ent (_in))))
				(_port(_int res -2 0 3260(_ent (_out))))
			)
		)
		(Parity
			(_object
				(_gen(_int C_USE_LUT6 -1 0 3265(_ent)))
				(_gen(_int C_SIZE -3 0 3266(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SIZE-1}~13 0 3268(_array -2((_to i 0 c 29)))))
				(_port(_int InA 8 0 3268(_ent (_in))))
				(_port(_int Res -2 0 3269(_ent (_out))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF7
			(_object
				(_port(_int O -4 1 66343(_ent (_out))))
				(_port(_int I0 -4 1 66343(_ent (_in))))
				(_port(_int I1 -4 1 66343(_ent (_in))))
				(_port(_int S -4 1 66343(_ent (_in))))
			)
		)
	)
	(_generate Encode_Bits 0 3305(_if 30)
		(_inst XOR18_I0 0 3314(_comp XOR18)
			(_gen
				((C_USE_LUT6)(_code 31))
			)
			(_port
				((InA)(data_chk0))
				((res)(CheckOut(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 32))
				)
				(_port
					((InA)(InA))
					((res)(res))
				)
			)
		)
		(_inst XOR18_I1 0 3324(_comp XOR18)
			(_gen
				((C_USE_LUT6)(_code 33))
			)
			(_port
				((InA)(data_chk1))
				((res)(CheckOut(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 34))
				)
				(_port
					((InA)(InA))
					((res)(res))
				)
			)
		)
		(_inst XOR18_I2 0 3334(_comp XOR18)
			(_gen
				((C_USE_LUT6)(_code 35))
			)
			(_port
				((InA)(data_chk2))
				((res)(CheckOut(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 36))
				)
				(_port
					((InA)(InA))
					((res)(res))
				)
			)
		)
		(_inst XOR18_I3 0 3346(_comp XOR18)
			(_gen
				((C_USE_LUT6)(_code 37))
			)
			(_port
				((InA)(data_chk3_i))
				((res)(CheckOut(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 38))
				)
				(_port
					((InA)(InA))
					((res)(res))
				)
			)
		)
		(_inst XOR18_I4 0 3358(_comp XOR18)
			(_gen
				((C_USE_LUT6)(_code 39))
			)
			(_port
				((InA)(data_chk4_i))
				((res)(CheckOut(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 40))
				)
				(_port
					((InA)(InA))
					((res)(res))
				)
			)
		)
		(_inst Parity_chk5_1 0 3368(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 41))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk5))
				((Res)(CheckOut(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 42))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst XOR18_I6 0 3381(_comp XOR18)
			(_gen
				((C_USE_LUT6)(_code 43))
			)
			(_port
				((InA)(data_chk6))
				((res)(CheckOut(6)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 44))
				)
				(_port
					((InA)(InA))
					((res)(res))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~17~133 0 3306(_scalar (_to i 0 i 17))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~134 0 3306(_array -2((_to i 0 i 17)))))
			(_sig(_int data_chk3_i 9 0 3306(_arch(_uni))))
			(_sig(_int data_chk4_i 9 0 3307(_arch(_uni))))
			(_sig(_int data_chk6 9 0 3308(_arch(_uni))))
			(_prcs
				(line__3344(_arch 6 0 3344(_assignment(_trgt(18))(_sens(15)))))
				(line__3356(_arch 7 0 3356(_assignment(_trgt(19))(_sens(16)))))
				(line__3377(_arch 8 0 3377(_assignment(_alias((data_chk6)(DataIn(0))(DataIn(1))(DataIn(2))(DataIn(4))(DataIn(5))(DataIn(7))(DataIn(10))(DataIn(11))(DataIn(12))(DataIn(14))(DataIn(17))(DataIn(18))(DataIn(21))(DataIn(23))(DataIn(24))(DataIn(26))(DataIn(27))(DataIn(29))))(_trgt(20))(_sens(0(29))(0(27))(0(26))(0(24))(0(23))(0(21))(0(18))(0(17))(0(14))(0(12))(0(11))(0(10))(0(7))(0(5))(0(4))(0(2))(0(1))(0(0))))))
			)
		)
	)
	(_generate Decode_Bits 0 3393(_if 45)
		(_inst Parity_chk0_1 0 3419(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 46))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_0_5)))
				((Res)(chk0_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 47))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_2 0 3425(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 48))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_6_11)))
				((Res)(chk0_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 49))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_3 0 3431(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 50))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk0(t_12_17)))
				((Res)(chk0_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 51))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk0_4 0 3437(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 52))
				((C_SIZE)((i 4)))
			)
			(_port
				((InA)(chk0_1))
				((Res)(syndrome_i(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 53))
					((C_SIZE)((i 4)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_1 0 3449(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 54))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_0_5)))
				((Res)(chk1_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 55))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_2 0 3455(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 56))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_6_11)))
				((Res)(chk1_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 57))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_3 0 3461(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 58))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk1(t_12_17)))
				((Res)(chk1_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 59))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk1_4 0 3467(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 60))
				((C_SIZE)((i 4)))
			)
			(_port
				((InA)(chk1_1))
				((Res)(syndrome_i(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 61))
					((C_SIZE)((i 4)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_1 0 3479(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 62))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_0_5)))
				((Res)(chk2_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 63))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_2 0 3485(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 64))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_6_11)))
				((Res)(chk2_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 65))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_3 0 3491(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 66))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk2(t_12_17)))
				((Res)(chk2_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 67))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk2_4 0 3497(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 68))
				((C_SIZE)((i 4)))
			)
			(_port
				((InA)(chk2_1))
				((Res)(syndrome_i(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 69))
					((C_SIZE)((i 4)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_1 0 3508(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 70))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk3_i(t_0_7)))
				((Res)(chk3_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 71))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_2 0 3514(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 72))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk3_i(t_8_15)))
				((Res)(chk3_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 73))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk3_3 0 3522(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 74))
				((C_SIZE)((i 2)))
			)
			(_port
				((InA)(chk3_1))
				((Res)(syndrome_i(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 75))
					((C_SIZE)((i 2)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_1 0 3535(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 76))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk4_i(t_0_7)))
				((Res)(chk4_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 77))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk4_2 0 3541(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 78))
				((C_SIZE)((i 8)))
			)
			(_port
				((InA)(data_chk4_i(t_8_15)))
				((Res)(chk4_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 79))
					((C_SIZE)((i 8)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk5_1 0 3563(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 80))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk5_i))
				((Res)(syndrome_i(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 81))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_1 0 3580(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 82))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk6(t_0_5)))
				((Res)(chk6_1(0)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 83))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_2 0 3586(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 84))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk6(t_6_11)))
				((Res)(chk6_1(1)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 85))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_3 0 3592(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 86))
				((C_SIZE)((i 6)))
			)
			(_port
				((InA)(data_chk6(t_12_17)))
				((Res)(chk6_1(2)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 87))
					((C_SIZE)((i 6)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_4 0 3598(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 88))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk6(t_18_24)))
				((Res)(chk6_1(3)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 89))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_5 0 3604(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 90))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk6(t_25_31)))
				((Res)(chk6_1(4)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 91))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_inst Parity_chk6_6 0 3610(_comp Parity)
			(_gen
				((C_USE_LUT6)(_code 92))
				((C_SIZE)((i 7)))
			)
			(_port
				((InA)(data_chk6(t_32_38)))
				((Res)(chk6_1(5)))
			)
			(_use(_implicit)
				(_gen
					((C_USE_LUT6)(_code 93))
					((C_SIZE)((i 7)))
				)
				(_port
					((InA)(InA))
					((Res)(Res))
				)
			)
		)
		(_generate Use_LUT6 0 3663(_if 94)
			(_inst UE_MUXF7 0 3665(_comp .unisim.VCOMPONENTS.MUXF7)
				(_port
					((O)(UE))
					((I0)(ue_i_0))
					((I1)(ue_i_1))
					((S)(Syndrome_Chk(6)))
				)
				(_use(_ent unisim MUXF7)
				)
			)
		)
		(_generate Use_RTL 0 3673(_if 95)
			(_object
				(_prcs
					(line__3675(_arch 28 0 3675(_assignment(_trgt(10))(_sens(36)(37)(6(6))))))
				)
			)
			(_part (6(6))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~6~13 0 3394(_scalar (_to i 0 i 6))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 3394(_array -2((_to i 0 i 6)))))
			(_sig(_int syndrome_i 11 0 3394(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~3~13 0 3395(_scalar (_to i 0 i 3))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 3395(_array -2((_to i 0 i 3)))))
			(_sig(_int chk0_1 13 0 3395(_arch(_uni))))
			(_sig(_int chk1_1 13 0 3396(_arch(_uni))))
			(_sig(_int chk2_1 13 0 3397(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~15~13 0 3398(_scalar (_to i 0 i 15))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~15}~13 0 3398(_array -2((_to i 0 i 15)))))
			(_sig(_int data_chk3_i 15 0 3398(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~1~13 0 3399(_scalar (_to i 0 i 1))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 3399(_array -2((_to i 0 i 1)))))
			(_sig(_int chk3_1 17 0 3399(_arch(_uni))))
			(_sig(_int data_chk4_i 15 0 3400(_arch(_uni))))
			(_sig(_int chk4_1 17 0 3401(_arch(_uni))))
			(_sig(_int data_chk5_i 11 0 3402(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~38~13 0 3403(_scalar (_to i 0 i 38))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~38}~13 0 3403(_array -2((_to i 0 i 38)))))
			(_sig(_int data_chk6 19 0 3403(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~5~135 0 3404(_scalar (_to i 0 i 5))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~136 0 3404(_array -2((_to i 0 i 5)))))
			(_sig(_int chk6_1 21 0 3404(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~2~13 0 3406(_scalar (_to i 0 i 2))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 3406(_array -2((_to i 0 i 2)))))
			(_sig(_int syndrome_0_to_2 23 0 3406(_arch(_uni))))
			(_type(_int ~NATURAL~range~3~to~5~13 0 3407(_scalar (_to i 3 i 5))))
			(_type(_int ~STD_LOGIC_VECTOR{3~to~5}~13 0 3407(_array -2((_to i 3 i 5)))))
			(_sig(_int syndrome_3_to_5 25 0 3407(_arch(_uni))))
			(_sig(_int syndrome_3_to_5_multi -2 0 3408(_arch(_uni))))
			(_sig(_int syndrome_3_to_5_zero -2 0 3409(_arch(_uni))))
			(_sig(_int ue_i_0 -2 0 3410(_arch(_uni))))
			(_sig(_int ue_i_1 -2 0 3411(_arch(_uni))))
			(_prcs
				(line__3417(_arch 9 0 3417(_assignment(_alias((chk0_1(3))(CheckIn(0))))(_trgt(22(3)))(_sens(1(0))))))
				(line__3447(_arch 10 0 3447(_assignment(_alias((chk1_1(3))(CheckIn(1))))(_trgt(23(3)))(_sens(1(1))))))
				(line__3477(_arch 11 0 3477(_assignment(_alias((chk2_1(3))(CheckIn(2))))(_trgt(24(3)))(_sens(1(2))))))
				(line__3506(_arch 12 0 3506(_assignment(_alias((data_chk3_i)(data_chk3)(CheckIn(3))))(_trgt(25))(_sens(15)(1(3))))))
				(line__3533(_arch 13 0 3533(_assignment(_alias((data_chk4_i)(data_chk4)(CheckIn(4))))(_trgt(27))(_sens(16)(1(4))))))
				(line__3551(_arch 14 0 3551(_assignment(_trgt(21(4))))))
				(line__3555(_arch 15 0 3555(_assignment(_alias((Syndrome_4)(chk4_1)))(_trgt(4))(_sens(28)))))
				(line__3562(_arch 16 0 3562(_assignment(_alias((data_chk5_i)(data_chk5)(CheckIn(5))))(_trgt(29))(_sens(17)(1(5))))))
				(line__3573(_arch 17 0 3573(_assignment(_alias((data_chk6)(DataIn(0))(DataIn(1))(DataIn(2))(DataIn(3))(DataIn(4))(DataIn(5))(DataIn(6))(DataIn(7))(DataIn(8))(DataIn(9))(DataIn(10))(DataIn(11))(DataIn(12))(DataIn(13))(DataIn(14))(DataIn(15))(DataIn(16))(DataIn(17))(DataIn(18))(DataIn(19))(DataIn(20))(DataIn(21))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))(DataIn(26))(DataIn(27))(DataIn(28))(DataIn(29))(DataIn(30))(DataIn(31))(CheckIn(5))(CheckIn(4))(CheckIn(3))(CheckIn(2))(CheckIn(1))(CheckIn(0))(CheckIn(6))))(_trgt(30))(_sens(0(31))(0(30))(0(29))(0(28))(0(27))(0(26))(0(25))(0(24))(0(23))(0(22))(0(21))(0(20))(0(19))(0(18))(0(17))(0(16))(0(15))(0(14))(0(13))(0(12))(0(11))(0(10))(0(9))(0(8))(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))(1(6))(1(0))(1(1))(1(2))(1(3))(1(4))(1(5))))))
				(line__3619(_arch 18 0 3619(_assignment(_trgt(21(6))))))
				(line__3621(_arch 19 0 3621(_assignment(_alias((Syndrome)(syndrome_i)))(_trgt(3))(_sens(21)))))
				(line__3627(_arch 20 0 3627(_assignment(_alias((Syndrome_6)(chk6_1(t_0_5))))(_trgt(5))(_sens(31(t_0_5))))))
				(line__3640(_arch 21 0 3640(_assignment(_alias((syndrome_0_to_2)(Syndrome_Chk(0))(Syndrome_Chk(1))(Syndrome_Chk(2))))(_trgt(32))(_sens(6(2))(6(1))(6(0))))))
				(line__3642(_arch 22 0 3642(_assignment(_alias((syndrome_3_to_5)(Syndrome_Chk(3))(Syndrome_Chk(4))(Syndrome_Chk(5))))(_trgt(33))(_sens(6(5))(6(4))(6(3))))))
				(line__3644(_arch 23 0 3644(_assignment(_trgt(35))(_sens(33)))))
				(line__3645(_arch 24 0 3645(_assignment(_trgt(34))(_sens(33)))))
				(line__3652(_arch 25 0 3652(_assignment(_trgt(11))(_sens(34)(6(6))(7)))))
				(line__3658(_arch 26 0 3658(_assignment(_trgt(36))(_sens(32)(35)(7)))))
				(line__3659(_arch 27 0 3659(_assignment(_trgt(37))(_sens(34)(7)))))
			)
		)
		(_part (1(0))(1(1))(1(2))
		)
	)
	(_object
		(_gen(_int C_ENCODE -1 0 3225 \true\ (_ent gms((i 1)))))
		(_gen(_int C_USE_LUT6 -1 0 3226 \true\ (_ent gms((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 3229(_array -2((_to i 0 i 31)))))
		(_port(_int DataIn 0 0 3229(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 3230(_array -2((_to i 0 i 6)))))
		(_port(_int CheckIn 1 0 3230(_ent(_in))))
		(_port(_int CheckOut 1 0 3231(_ent(_out))))
		(_port(_int Syndrome 1 0 3232(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 3233(_array -2((_to i 0 i 1)))))
		(_port(_int Syndrome_4 2 0 3233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 3234(_array -2((_to i 0 i 5)))))
		(_port(_int Syndrome_6 3 0 3234(_ent(_out))))
		(_port(_int Syndrome_Chk 1 0 3236(_ent(_in))))
		(_port(_int Enable_ECC -2 0 3237(_ent(_in))))
		(_port(_int UE_Q -2 0 3238(_ent(_in))))
		(_port(_int CE_Q -2 0 3239(_ent(_in))))
		(_port(_int UE -2 0 3240(_ent(_out))))
		(_port(_int CE -2 0 3241(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~13 0 3259(_array -2((_to i 0 i 17)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~132 0 3272(_array -2((_to i 0 i 17)))))
		(_sig(_int data_chk0 5 0 3272(_arch(_uni))))
		(_sig(_int data_chk1 5 0 3273(_arch(_uni))))
		(_sig(_int data_chk2 5 0 3274(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~14}~13 0 3275(_array -2((_to i 0 i 14)))))
		(_sig(_int data_chk3 6 0 3275(_arch(_uni))))
		(_sig(_int data_chk4 6 0 3276(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 3277(_array -2((_to i 0 i 5)))))
		(_sig(_int data_chk5 7 0 3277(_arch(_uni))))
		(_prcs
			(line__3281(_arch 0 0 3281(_assignment(_alias((data_chk0)(DataIn(0))(DataIn(1))(DataIn(3))(DataIn(4))(DataIn(6))(DataIn(8))(DataIn(10))(DataIn(11))(DataIn(13))(DataIn(15))(DataIn(17))(DataIn(19))(DataIn(21))(DataIn(23))(DataIn(25))(DataIn(26))(DataIn(28))(DataIn(30))))(_trgt(12))(_sens(0(30))(0(28))(0(26))(0(25))(0(23))(0(21))(0(19))(0(17))(0(15))(0(13))(0(11))(0(10))(0(8))(0(6))(0(4))(0(3))(0(1))(0(0))))))
			(line__3285(_arch 1 0 3285(_assignment(_alias((data_chk1)(DataIn(0))(DataIn(2))(DataIn(3))(DataIn(5))(DataIn(6))(DataIn(9))(DataIn(10))(DataIn(12))(DataIn(13))(DataIn(16))(DataIn(17))(DataIn(20))(DataIn(21))(DataIn(24))(DataIn(25))(DataIn(27))(DataIn(28))(DataIn(31))))(_trgt(13))(_sens(0(31))(0(28))(0(27))(0(25))(0(24))(0(21))(0(20))(0(17))(0(16))(0(13))(0(12))(0(10))(0(9))(0(6))(0(5))(0(3))(0(2))(0(0))))))
			(line__3289(_arch 2 0 3289(_assignment(_alias((data_chk2)(DataIn(1))(DataIn(2))(DataIn(3))(DataIn(7))(DataIn(8))(DataIn(9))(DataIn(10))(DataIn(14))(DataIn(15))(DataIn(16))(DataIn(17))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))(DataIn(29))(DataIn(30))(DataIn(31))))(_trgt(14))(_sens(0(31))(0(30))(0(29))(0(25))(0(24))(0(23))(0(22))(0(17))(0(16))(0(15))(0(14))(0(10))(0(9))(0(8))(0(7))(0(3))(0(2))(0(1))))))
			(line__3293(_arch 3 0 3293(_assignment(_alias((data_chk3)(DataIn(4))(DataIn(5))(DataIn(6))(DataIn(7))(DataIn(8))(DataIn(9))(DataIn(10))(DataIn(18))(DataIn(19))(DataIn(20))(DataIn(21))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))))(_trgt(15))(_sens(0(25))(0(24))(0(23))(0(22))(0(21))(0(20))(0(19))(0(18))(0(10))(0(9))(0(8))(0(7))(0(6))(0(5))(0(4))))))
			(line__3297(_arch 4 0 3297(_assignment(_alias((data_chk4)(DataIn(11))(DataIn(12))(DataIn(13))(DataIn(14))(DataIn(15))(DataIn(16))(DataIn(17))(DataIn(18))(DataIn(19))(DataIn(20))(DataIn(21))(DataIn(22))(DataIn(23))(DataIn(24))(DataIn(25))))(_trgt(16))(_sens(0(25))(0(24))(0(23))(0(22))(0(21))(0(20))(0(19))(0(18))(0(17))(0(16))(0(15))(0(14))(0(13))(0(12))(0(11))))))
			(line__3301(_arch 5 0 3301(_assignment(_alias((data_chk5)(DataIn(26))(DataIn(27))(DataIn(28))(DataIn(29))(DataIn(30))(DataIn(31))))(_trgt(17))(_sens(0(31))(0(30))(0(29))(0(28))(0(27))(0(26))))))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_static
		(131586)
		(197379)
		(197378)
		(197123)
	)
	(_model . IMP 96 -1)
)
V 000044 55 2675          1580964474714 IMP
(_unit VHDL(correct_one_bit_64 0 3827(imp 0 3837))
	(_version vde)
	(_time 1580964474715 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code a1a4a5f6f6f7f7b6a7aeb4fbf3a6a5a4f7a7f7a7f4)
	(_ent
		(_time 1580964474712)
	)
	(_comp
		(.unisim.VCOMPONENTS.MUXCY_L
			(_object
				(_port(_int LO -4 1 66343(_ent (_out))))
				(_port(_int CI -4 1 66343(_ent (_in))))
				(_port(_int DI -4 1 66343(_ent (_in))))
				(_port(_int S -4 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.XORCY
			(_object
				(_port(_int O -4 1 66343(_ent (_out))))
				(_port(_int CI -4 1 66343(_ent (_in))))
				(_port(_int LI -4 1 66343(_ent (_in))))
			)
		)
	)
	(_inst Corr_MUXCY 0 3881(_comp .unisim.VCOMPONENTS.MUXCY_L)
		(_port
			((LO)(corr_c))
			((CI)((i 2)))
			((DI)(Syndrome(_object 2)))
			((S)(corr_sel))
		)
		(_use(_ent unisim MUXCY_L)
			(_port
				((LO)(LO))
				((CI)(CI))
				((DI)(DI))
				((S)(S))
			)
		)
	)
	(_inst Corr_XORCY 0 3888(_comp .unisim.VCOMPONENTS.XORCY)
		(_port
			((O)(DCorr))
			((CI)(corr_c))
			((LI)(DIn))
		)
		(_use(_ent unisim XORCY)
		)
	)
	(_object
		(_gen(_int C_USE_LUT6 -1 0 3829 \true\ (_ent((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 3830(_array -2((_to i 0 i 7)))))
		(_gen(_int Correct_Value 0 0 3830(_ent gms)))
		(_port(_int DIn -2 0 3832(_ent(_in))))
		(_port(_int Syndrome 0 0 3833(_ent(_in))))
		(_port(_int DCorr -2 0 3834(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 3846(_array -2((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 0 3846(_array -2((_to i 0 i 7)))))
		(_cnst(_int di_index -3 0 3856(_arch gms(_code 3))))
		(_sig(_int corr_sel -2 0 3858(_arch(_uni))))
		(_sig(_int corr_c -2 0 3859(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 3860(_array -2((_to i 0 i 6)))))
		(_sig(_int lut_compare 3 0 3860(_arch(_uni))))
		(_sig(_int lut_corr_val 3 0 3861(_arch(_uni))))
		(_prcs
			(Remove_DI_Index(_arch 0 0 3865(_prcs(_simple)(_trgt(5)(6))(_sens(1)))))
			(line__3879(_arch 1 0 3879(_assignment(_trgt(3))(_sens(5)(6)))))
		)
		(_subprogram
			(_int find_one 2 0 3846(_arch(_func -3)))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_model . IMP 4 -1)
)
V 000044 55 2668          1580964474723 IMP
(_unit VHDL(correct_one_bit 0 4041(imp 0 4051))
	(_version vde)
	(_time 1580964474724 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code a1a4a5f6f6f7f7b6a6a1b4fbf3a6a5a4f7a7f7a7f4)
	(_ent
		(_time 1580964474721)
	)
	(_comp
		(.unisim.VCOMPONENTS.MUXCY_L
			(_object
				(_port(_int LO -4 1 66343(_ent (_out))))
				(_port(_int CI -4 1 66343(_ent (_in))))
				(_port(_int DI -4 1 66343(_ent (_in))))
				(_port(_int S -4 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.XORCY
			(_object
				(_port(_int O -4 1 66343(_ent (_out))))
				(_port(_int CI -4 1 66343(_ent (_in))))
				(_port(_int LI -4 1 66343(_ent (_in))))
			)
		)
	)
	(_inst Corr_MUXCY 0 4108(_comp .unisim.VCOMPONENTS.MUXCY_L)
		(_port
			((LO)(corr_c))
			((CI)((i 2)))
			((DI)(Syndrome(_object 2)))
			((S)(corr_sel))
		)
		(_use(_ent unisim MUXCY_L)
			(_port
				((LO)(LO))
				((CI)(CI))
				((DI)(DI))
				((S)(S))
			)
		)
	)
	(_inst Corr_XORCY 0 4115(_comp .unisim.VCOMPONENTS.XORCY)
		(_port
			((O)(DCorr))
			((CI)(corr_c))
			((LI)(DIn))
		)
		(_use(_ent unisim XORCY)
		)
	)
	(_object
		(_gen(_int C_USE_LUT6 -1 0 4043 \true\ (_ent((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~12 0 4044(_array -2((_to i 0 i 6)))))
		(_gen(_int Correct_Value 0 0 4044(_ent)))
		(_port(_int DIn -2 0 4046(_ent(_in))))
		(_port(_int Syndrome 0 0 4047(_ent(_in))))
		(_port(_int DCorr -2 0 4048(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 4060(_array -2((_to i 0 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~132 0 4060(_array -2((_to i 0 i 6)))))
		(_cnst(_int di_index -3 0 4070(_arch gms(_code 3))))
		(_sig(_int corr_sel -2 0 4072(_arch(_uni))))
		(_sig(_int corr_c -2 0 4073(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 4074(_array -2((_to i 0 i 5)))))
		(_sig(_int lut_compare 3 0 4074(_arch(_uni))))
		(_sig(_int lut_corr_val 3 0 4075(_arch(_uni))))
		(_prcs
			(Remove_DI_Index(_arch 0 0 4078(_prcs(_simple)(_trgt(5)(6))(_sens(1)))))
			(line__4106(_arch 1 0 4106(_assignment(_trgt(3))(_sens(5)(6)))))
		)
		(_subprogram
			(_int find_one 2 0 4060(_arch(_func -3)))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_model . IMP 4 -1)
)
V 000044 55 4759          1580964474730 IMP
(_unit VHDL(xor18 0 4270(imp 0 4278))
	(_version vde)
	(_time 1580964474731 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code b1b5bee5e6e7e7a2b5e4a9eae8b7e7b6b3b2b0b2b9)
	(_ent
		(_time 1580964474728)
	)
	(_comp
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_type(_int ~BIT_VECTOR~154413 1 66343(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 1 1 66343(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port(_int O -3 1 66343(_ent (_out))))
				(_port(_int I0 -3 1 66343(_ent (_in))))
				(_port(_int I1 -3 1 66343(_ent (_in))))
				(_port(_int I2 -3 1 66343(_ent (_in))))
				(_port(_int I3 -3 1 66343(_ent (_in))))
				(_port(_int I4 -3 1 66343(_ent (_in))))
				(_port(_int I5 -3 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MUXCY_L
			(_object
				(_port(_int LO -3 1 66343(_ent (_out))))
				(_port(_int CI -3 1 66343(_ent (_in))))
				(_port(_int DI -3 1 66343(_ent (_in))))
				(_port(_int S -3 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.XORCY
			(_object
				(_port(_int O -3 1 66343(_ent (_out))))
				(_port(_int CI -3 1 66343(_ent (_in))))
				(_port(_int LI -3 1 66343(_ent (_in))))
			)
		)
	)
	(_generate Using_LUT6 0 4285(_if 1)
		(_inst XOR6_1_LUT 0 4293(_comp .unisim.VCOMPONENTS.LUT6)
			(_gen
				((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
			)
			(_port
				((O)(xor6_1))
				((I0)(InA(17)))
				((I1)(InA(16)))
				((I2)(InA(15)))
				((I3)(InA(14)))
				((I4)(InA(13)))
				((I5)(InA(12)))
			)
			(_use(_ent unisim LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
			)
		)
		(_inst XOR_1st_MUXCY 0 4305(_comp .unisim.VCOMPONENTS.MUXCY_L)
			(_port
				((LO)(xor18_c1))
				((CI)((i 2)))
				((DI)((i 3)))
				((S)(xor6_1))
			)
			(_use(_ent unisim MUXCY_L)
				(_port
					((LO)(LO))
					((CI)(CI))
					((DI)(DI))
					((S)(S))
				)
			)
		)
		(_inst XOR6_2_LUT 0 4312(_comp .unisim.VCOMPONENTS.LUT6)
			(_gen
				((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
			)
			(_port
				((O)(xor6_2))
				((I0)(InA(11)))
				((I1)(InA(10)))
				((I2)(InA(9)))
				((I3)(InA(8)))
				((I4)(InA(7)))
				((I5)(InA(6)))
			)
			(_use(_ent unisim LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
			)
		)
		(_inst XOR_2nd_MUXCY 0 4324(_comp .unisim.VCOMPONENTS.MUXCY_L)
			(_port
				((LO)(xor18_c2))
				((CI)(xor18_c1))
				((DI)(xor6_1))
				((S)(xor6_2))
			)
			(_use(_ent unisim MUXCY_L)
			)
		)
		(_inst XOR6_3_LUT 0 4331(_comp .unisim.VCOMPONENTS.LUT6)
			(_gen
				((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
			)
			(_port
				((O)(xor6_3))
				((I0)(InA(5)))
				((I1)(InA(4)))
				((I2)(InA(3)))
				((I3)(InA(2)))
				((I4)(InA(1)))
				((I5)(InA(0)))
			)
			(_use(_ent unisim LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
			)
		)
		(_inst XOR18_XORCY 0 4343(_comp .unisim.VCOMPONENTS.XORCY)
			(_port
				((O)(res))
				((CI)(xor18_c2))
				((LI)(xor6_3))
			)
			(_use(_ent unisim XORCY)
			)
		)
		(_object
			(_sig(_int xor6_1 -2 0 4286(_arch(_uni))))
			(_sig(_int xor6_2 -2 0 4287(_arch(_uni))))
			(_sig(_int xor6_3 -2 0 4288(_arch(_uni))))
			(_sig(_int xor18_c1 -2 0 4289(_arch(_uni))))
			(_sig(_int xor18_c2 -2 0 4290(_arch(_uni))))
		)
	)
	(_generate Not_Using_LUT6 0 4351(_if 2)
		(_object
			(_prcs
				(line__4354(_arch 0 0 4354(_assignment(_trgt(1))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))(0(16))(0(17))))))
			)
		)
		(_part (0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))(0(16))(0(17))
		)
	)
	(_object
		(_gen(_int C_USE_LUT6 -1 0 4272 \FALSE\ (_ent gms((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~17}~12 0 4274(_array -2((_to i 0 i 17)))))
		(_port(_int InA 0 0 4274(_ent(_in))))
		(_port(_int res -2 0 4275(_ent(_out))))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_model . IMP 3 -1)
)
V 000044 55 8470          1580964474738 IMP
(_unit VHDL(parity 0 4500(imp 0 4514))
	(_version vde)
	(_time 1580964474739 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code b1b5b6e5b1e7e7a7ebe0a5eae9b6b1b7b0b6b3b7b8)
	(_ent
		(_time 1580964474736)
	)
	(_comp
		(.unisim.VCOMPONENTS.LUT6
			(_object
				(_type(_int ~BIT_VECTOR~154413 1 66343(_array -6((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 1 1 66343(_ent(_string \"0000000000000000000000000000000000000000000000000000000000000000"\))))
				(_port(_int O -5 1 66343(_ent (_out))))
				(_port(_int I0 -5 1 66343(_ent (_in))))
				(_port(_int I1 -5 1 66343(_ent (_in))))
				(_port(_int I2 -5 1 66343(_ent (_in))))
				(_port(_int I3 -5 1 66343(_ent (_in))))
				(_port(_int I4 -5 1 66343(_ent (_in))))
				(_port(_int I5 -5 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF7
			(_object
				(_port(_int O -5 1 66343(_ent (_out))))
				(_port(_int I0 -5 1 66343(_ent (_in))))
				(_port(_int I1 -5 1 66343(_ent (_in))))
				(_port(_int S -5 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF8
			(_object
				(_port(_int O -5 1 66343(_ent (_out))))
				(_port(_int I0 -5 1 66343(_ent (_in))))
				(_port(_int I1 -5 1 66343(_ent (_in))))
				(_port(_int S -5 1 66343(_ent (_in))))
			)
		)
	)
	(_generate Using_LUT6 0 4532(_if 6)
		(_generate Single_LUT6 0 4537(_if 7)
			(_inst XOR6_LUT 0 4547(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
				(_port
					((O)(Res))
					((I0)(inA6(5)))
					((I1)(inA6(4)))
					((I2)(inA6(3)))
					((I3)(inA6(2)))
					((I4)(inA6(1)))
					((I5)(inA6(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~5~13 0 4538(_scalar (_to i 0 i 5))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 4538(_array -3((_to i 0 i 5)))))
				(_sig(_int inA6 2 0 4538(_arch(_uni))))
				(_prcs
					(Assign_InA(_arch 0 0 4541(_prcs(_simple)(_trgt(2(_range 8))(2))(_sens(0)))))
				)
			)
		)
		(_generate Use_MUXF7 0 4563(_if 9)
			(_inst XOR6_LUT 0 4575(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
				(_port
					((O)(result6))
					((I0)(inA7(5)))
					((I1)(inA7(4)))
					((I2)(inA7(3)))
					((I3)(inA7(2)))
					((I4)(inA7(1)))
					((I5)(inA7(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
					)
				)
			)
			(_inst XOR6_LUT_N 0 4587(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"1001011001101001011010011001011001101001100101101001011001101001"\))
				)
				(_port
					((O)(result6n))
					((I0)(inA7(5)))
					((I1)(inA7(4)))
					((I2)(inA7(3)))
					((I3)(inA7(2)))
					((I4)(inA7(1)))
					((I5)(inA7(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"1001011001101001011010011001011001101001100101101001011001101001"\))
					)
				)
			)
			(_inst MUXF7_LUT 0 4599(_comp .unisim.VCOMPONENTS.MUXF7)
				(_port
					((O)(Res))
					((I0)(result6))
					((I1)(result6n))
					((S)(inA7(6)))
				)
				(_use(_ent unisim MUXF7)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~6~13 0 4564(_scalar (_to i 0 i 6))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 4564(_array -3((_to i 0 i 6)))))
				(_sig(_int inA7 4 0 4564(_arch(_uni))))
				(_sig(_int result6 -3 0 4565(_arch(_uni))))
				(_sig(_int result6n -3 0 4566(_arch(_uni))))
				(_prcs
					(Assign_InA(_arch 1 0 4569(_prcs(_simple)(_trgt(3(_range 10))(3))(_sens(0)))))
				)
			)
		)
		(_generate Use_MUXF8 0 4610(_if 11)
			(_inst XOR6_LUT1 0 4626(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
				(_port
					((O)(result6_1))
					((I0)(inA8(5)))
					((I1)(inA8(4)))
					((I2)(inA8(3)))
					((I3)(inA8(2)))
					((I4)(inA8(1)))
					((I5)(inA8(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
					)
				)
			)
			(_inst XOR6_LUT2_N 0 4638(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"1001011001101001011010011001011001101001100101101001011001101001"\))
				)
				(_port
					((O)(result6_1n))
					((I0)(inA8(5)))
					((I1)(inA8(4)))
					((I2)(inA8(3)))
					((I3)(inA8(2)))
					((I4)(inA8(1)))
					((I5)(inA8(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"1001011001101001011010011001011001101001100101101001011001101001"\))
					)
				)
			)
			(_inst MUXF7_LUT1 0 4650(_comp .unisim.VCOMPONENTS.MUXF7)
				(_port
					((O)(result7_1))
					((I0)(result6_1))
					((I1)(result6_1n))
					((S)(inA8(6)))
				)
				(_use(_ent unisim MUXF7)
				)
			)
			(_inst XOR6_LUT3 0 4657(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
				)
				(_port
					((O)(result6_2))
					((I0)(inA8(5)))
					((I1)(inA8(4)))
					((I2)(inA8(3)))
					((I3)(inA8(2)))
					((I4)(inA8(1)))
					((I5)(inA8(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"0110100110010110100101100110100110010110011010010110100110010110"\))
					)
				)
			)
			(_inst XOR6_LUT4_N 0 4669(_comp .unisim.VCOMPONENTS.LUT6)
				(_gen
					((INIT)(_string \"1001011001101001011010011001011001101001100101101001011001101001"\))
				)
				(_port
					((O)(result6_2n))
					((I0)(inA8(5)))
					((I1)(inA8(4)))
					((I2)(inA8(3)))
					((I3)(inA8(2)))
					((I4)(inA8(1)))
					((I5)(inA8(0)))
				)
				(_use(_ent unisim LUT6)
					(_gen
						((INIT)(_string \"1001011001101001011010011001011001101001100101101001011001101001"\))
					)
				)
			)
			(_inst MUXF7_LUT2 0 4681(_comp .unisim.VCOMPONENTS.MUXF7)
				(_port
					((O)(result7_1n))
					((I0)(result6_2n))
					((I1)(result6_2))
					((S)(inA8(6)))
				)
				(_use(_ent unisim MUXF7)
				)
			)
			(_inst MUXF8_LUT 0 4688(_comp .unisim.VCOMPONENTS.MUXF8)
				(_port
					((O)(res))
					((I0)(result7_1))
					((I1)(result7_1n))
					((S)(inA8(7)))
				)
				(_use(_ent unisim MUXF8)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~7~13 0 4611(_scalar (_to i 0 i 7))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 4611(_array -3((_to i 0 i 7)))))
				(_sig(_int inA8 6 0 4611(_arch(_uni))))
				(_sig(_int result6_1 -3 0 4612(_arch(_uni))))
				(_sig(_int result6_1n -3 0 4613(_arch(_uni))))
				(_sig(_int result6_2 -3 0 4614(_arch(_uni))))
				(_sig(_int result6_2n -3 0 4615(_arch(_uni))))
				(_sig(_int result7_1 -3 0 4616(_arch(_uni))))
				(_sig(_int result7_1n -3 0 4617(_arch(_uni))))
				(_prcs
					(Assign_InA(_arch 2 0 4620(_prcs(_simple)(_trgt(6(_range 12))(6))(_sens(0)))))
				)
			)
		)
	)
	(_generate Not_Using_LUT6 0 4699(_if 13)
		(_object
			(_prcs
				(line__4701(_arch 3 0 4701(_assignment(_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen(_int C_USE_LUT6 -1 0 4502 \true\ (_ent gms((i 1)))))
		(_gen(_int C_SIZE -2 0 4503 \6\ (_ent gms((i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SIZE-1}~12 0 4506(_array -3((_to i 0 c 14)))))
		(_port(_int InA 0 0 4506(_ent(_in))))
		(_port(_int Res -3 0 4507(_ent(_out))))
		(_prcs
			(line__0(_int 4 0 0(_prcs)))
		)
		(_subprogram
			(_int ParityGen 5 0 4520(_arch(_func -3(_range(_to 0 2147483647)))))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_static
		(33686018 514)
		(33686018 131586)
		(33686018 33686018)
	)
	(_model . IMP 15 -1)
)
V 000046 55 3052          1580964474747 trans
(_unit VHDL(ecc_gen 0 4764(trans 0 4796))
	(_version vde)
	(_time 1580964474748 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\))
	(_parameters tan)
	(_code c0c5c295c39797d5c792d79a94c695c6c5c6c3c6c3)
	(_ent
		(_time 1580964474745)
	)
	(_generate columns 0 4859(_for 3 )
		(_generate column0 0 4861(_if 10)
			(_object
				(_prcs
					(line__4862(_arch 0 0 4862(_assignment(_trgt(1(_object 5))))))
				)
			)
		)
		(_generate column_combos3 0 4865(_if 11)
			(_object
				(_prcs
					(line__4866(_arch 1 0 4866(_assignment(_trgt(1(_object 5))))))
				)
			)
		)
		(_generate column_combos5 0 4869(_if 12)
			(_object
				(_prcs
					(line__4870(_arch 2 0 4870(_assignment(_trgt(1(_object 5))))))
				)
			)
		)
		(_generate column_datawidth 0 4873(_if 13)
			(_object
				(_prcs
					(line__4874(_arch 3 0 4874(_assignment(_trgt(1(_object 5))))))
				)
			)
		)
		(_generate column_gen 0 4877(_if 14)
			(_object
				(_prcs
					(line__4878(_arch 4 0 4878(_assignment(_trgt(1(_object 5)))(_sens(1(_index 15)))(_mon)(_read(1(_index 16))))))
				)
			)
		)
		(_generate out_assign 0 4881(_for 4 )
			(_object
				(_cnst(_int s 4 0 4881(_arch)))
				(_prcs
					(line__4882(_arch 5 0 4882(_assignment(_trgt(0(_index 17)))(_sens(1(_object 5(_object 6))))(_read(1(_object 5(_object 6)))))))
				)
			)
			(_part (1(_object 5(_object 6)))
			)
		)
		(_object
			(_cnst(_int n 3 0 4859(_arch)))
			(_type(_int ~INTEGER~range~ECC_WIDTH-1~downto~0~136 0 4881(_scalar (_dto c 18 i 0))))
		)
	)
	(_object
		(_gen(_int CODE_WIDTH -1 0 4766 \72\ (_ent gms((i 72)))))
		(_gen(_int ECC_WIDTH -1 0 4767 \8\ (_ent gms((i 8)))))
		(_gen(_int DATA_WIDTH -1 0 4768 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{CODE_WIDTH*ECC_WIDTH-1~downto~0}~12 0 4792(_array -2((_dto c 19 i 0)))))
		(_port(_int h_rows 0 0 4792(_ent(_out))))
		(_cnst(_int COMBOS_3 -1 0 4852(_arch gms(_code 20))))
		(_cnst(_int COMBOS_5 -1 0 4853(_arch gms(_code 21))))
		(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~134 0 4855(_array -2((_dto c 22 i 0)))))
		(_type(_int twoDarray 0 4855(_array 1((_dto c 23 i 0)))))
		(_sig(_int ht_matrix 2 0 4856(_arch(_uni))))
		(_type(_int ~INTEGER~range~CODE_WIDTH-1~downto~0~135 0 4859(_scalar (_dto c 24 i 0))))
		(_prcs
			(line__0(_int 6 0 0(_prcs)))
		)
		(_subprogram
			(_int factorial 7 0 4801(_arch(_func -1)))
			(_int combos 8 0 4815(_arch(_func)))
			(_int next_combo 9 0 4821(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(197379)
		(50529027 3)
		(50529027 197379)
		(3)
	)
	(_model . trans 25 -1)
)
V 000055 55 24756         1580964474758 implementation
(_unit VHDL(lite_ecc_reg 0 5037(implementation 0 5198))
	(_version vde)
	(_time 1580964474759 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\))
	(_parameters tan)
	(_code d0d58482d98680c6d5d083d3c58a82d6d3d586d7d2d6d5)
	(_ent
		(_time 1580964474754)
	)
	(_inst I_AXI_LITE_IF 0 5419(_ent . axi_lite_if)
		(_gen
			((C_S_AXI_ADDR_WIDTH)(_code 59))
			((C_S_AXI_DATA_WIDTH)(_code 60))
			((C_REGADDR_WIDTH)(_code 61))
			((C_DWIDTH)(_code 62))
		)
		(_port
			((LMB_Clk)(S_AXI_AClk))
			((LMB_Rst)(S_AXI_AReset))
			((S_AXI_AWADDR)(AXI_CTRL_AWADDR))
			((S_AXI_AWVALID)(AXI_CTRL_AWVALID))
			((S_AXI_AWREADY)(AXI_CTRL_AWREADY))
			((S_AXI_WDATA)(AXI_CTRL_WDATA))
			((S_AXI_WSTRB)(axi_lite_wstrb_int))
			((S_AXI_WVALID)(AXI_CTRL_WVALID))
			((S_AXI_WREADY)(AXI_CTRL_WREADY))
			((S_AXI_BRESP)(AXI_CTRL_BRESP))
			((S_AXI_BVALID)(AXI_CTRL_BVALID))
			((S_AXI_BREADY)(AXI_CTRL_BREADY))
			((S_AXI_ARADDR)(AXI_CTRL_ARADDR))
			((S_AXI_ARVALID)(AXI_CTRL_ARVALID))
			((S_AXI_ARREADY)(AXI_CTRL_ARREADY))
			((S_AXI_RDATA)(AXI_CTRL_RDATA))
			((S_AXI_RRESP)(AXI_CTRL_RRESP))
			((S_AXI_RVALID)(AXI_CTRL_RVALID))
			((S_AXI_RREADY)(AXI_CTRL_RREADY))
			((RegWr)(RegWr_i))
			((RegWrData)(RegWrData_i))
			((RegAddr)(RegAddr_i))
			((RegRdData)(RegRdData_i))
		)
	)
	(_generate GEN_ADDR_REG_SNG 0 5530(_if 63)
		(_generate GEN_L_ADDR 0 5557(_for 48 )
			(_object
				(_cnst(_int i 48 0 5557(_arch)))
				(_prcs
					(line__5559(_arch 9 0 5559(_assignment(_trgt(59(_object 58))))))
				)
			)
		)
		(_generate GEN_ADDR 0 5566(_for 49 )
			(_generate GEN_FA_LITE 0 5569(_if 64)
				(_object
					(_prcs
						(line__5571(_arch 10 0 5571(_assignment(_trgt(59(_object 59)))(_sens(57(_object 59)))(_read(57(_object 59))))))
					)
				)
				(_part (57(_object 59))
				)
			)
			(_generate GEN_FA_AXI 0 5574(_if 65)
				(_object
					(_prcs
						(line__5578(_arch 11 0 5578(_assignment(_trgt(59(_object 59)))(_sens(57(_object 59))(65(_object 59))(29))(_read(57(_object 59))(65(_object 59))))))
					)
				)
				(_part (57(_object 59))(65(_object 59))
				)
			)
			(_object
				(_cnst(_int i 49 0 5566(_arch)))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~1345 0 5533(_scalar (_range 66))))
			(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~1346 0 5533(_array -3((_range 67)))))
			(_sig(_int BRAM_Addr_A_d3 47 0 5533(_arch(_uni((_others(i 2)))))))
			(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~13 0 5557(_scalar (_dto c 68 i 0))))
			(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~13 0 5566(_scalar (_range 69))))
			(_prcs
				(BRAM_ADDR_REG(_arch 8 0 5537(_prcs(_trgt(57)(58)(65))(_sens(0)(57)(58)(65)(26)(28))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_ADDR_REG_DUAL 0 5600(_if 70)
		(_generate GEN_L_ADDR 0 5634(_for 52 )
			(_object
				(_cnst(_int i 52 0 5634(_arch)))
				(_prcs
					(line__5636(_arch 13 0 5636(_assignment(_trgt(59(_object 60))))))
				)
			)
		)
		(_generate GEN_ADDR 0 5644(_for 53 )
			(_generate GEN_FA_LITE 0 5647(_if 71)
				(_object
					(_prcs
						(line__5651(_arch 14 0 5651(_assignment(_trgt(59(_object 61)))(_sens(57(_object 61))(66(_object 61))(29))(_read(57(_object 61))(66(_object 61))))))
					)
				)
				(_part (57(_object 61))(66(_object 61))
				)
			)
			(_generate GEN_FA_AXI 0 5654(_if 72)
				(_object
					(_prcs
						(line__5658(_arch 15 0 5658(_assignment(_trgt(59(_object 61)))(_sens(57(_object 61))(68(_object 61))(29))(_read(57(_object 61))(68(_object 61))))))
					)
				)
				(_part (57(_object 61))(68(_object 61))
				)
			)
			(_object
				(_cnst(_int i 53 0 5644(_arch)))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~1347 0 5603(_scalar (_range 73))))
			(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~1348 0 5603(_array -3((_range 74)))))
			(_sig(_int BRAM_Addr_B_d1 51 0 5603(_arch(_uni((_others(i 2)))))))
			(_sig(_int BRAM_Addr_B_d2 51 0 5604(_arch(_uni((_others(i 2)))))))
			(_sig(_int BRAM_Addr_B_d3 51 0 5605(_arch(_uni((_others(i 2)))))))
			(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~1349 0 5634(_scalar (_dto c 75 i 0))))
			(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~1350 0 5644(_scalar (_range 76))))
			(_prcs
				(BRAM_ADDR_REG(_arch 12 0 5609(_prcs(_trgt(57)(66)(67)(68))(_sens(0)(57)(66)(67)(68)(26)(27)(28))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate FAULT_INJECT 0 5672(_if 77)
		(_generate GEN_32_FAULT 0 5686(_if 78)
			(_object
				(_prcs
					(line__5689(_arch 16 0 5689(_assignment(_trgt(41))(_sens(37)(39)))))
					(line__5690(_arch 17 0 5690(_assignment(_trgt(45))(_sens(37)(39)))))
					(FaultInjectDataReg(_arch 18 0 5694(_prcs(_simple)(_trgt(63(t_0_31))(63)(64))(_sens(0))(_read(33)(41)(45)(1)(21)))))
				)
			)
		)
		(_generate GEN_64_FAULT 0 5725(_if 79)
			(_object
				(_prcs
					(line__5728(_arch 19 0 5728(_assignment(_trgt(41))(_sens(37)(39)))))
					(line__5729(_arch 20 0 5729(_assignment(_trgt(42))(_sens(37)(39)))))
					(line__5730(_arch 21 0 5730(_assignment(_trgt(45))(_sens(37)(39)))))
					(FaultInjectDataReg(_arch 22 0 5733(_prcs(_simple)(_trgt(63(t_0_31))(63(t_32_63))(63)(64))(_sens(0))(_read(33)(41)(42)(45)(1)(21)))))
				)
			)
		)
		(_generate GEN_128_FAULT 0 5768(_if 80)
			(_object
				(_prcs
					(line__5771(_arch 23 0 5771(_assignment(_trgt(41))(_sens(37)(39)))))
					(line__5772(_arch 24 0 5772(_assignment(_trgt(42))(_sens(37)(39)))))
					(line__5773(_arch 25 0 5773(_assignment(_trgt(43))(_sens(37)(39)))))
					(line__5774(_arch 26 0 5774(_assignment(_trgt(44))(_sens(37)(39)))))
					(line__5775(_arch 27 0 5775(_assignment(_trgt(45))(_sens(37)(39)))))
					(FaultInjectDataReg(_arch 28 0 5779(_prcs(_simple)(_trgt(63(t_0_31))(63(t_32_63))(63(t_64_95))(63(t_96_127))(63)(64))(_sens(0))(_read(33)(41)(42)(43)(44)(45)(1)(21)))))
				)
			)
		)
	)
	(_generate NO_FAULT_INJECT 0 5817(_if 81)
		(_object
			(_prcs
				(line__5819(_arch 29 0 5819(_assignment(_trgt(63)))))
				(line__5820(_arch 30 0 5820(_assignment(_trgt(64)))))
			)
		)
	)
	(_generate CE_FAILING_REGISTERS 0 5829(_if 82)
		(_object
			(_prcs
				(line__5837(_arch 31 0 5837(_assignment(_trgt(47))(_sens(48(30))(22)))))
				(CE_FailingReg(_arch 32 0 5840(_prcs(_simple)(_trgt(46(_range 83))(46))(_sens(0))(_read(47)(59(_range 84))(1)))))
			)
		)
	)
	(_generate NO_CE_FAILING_REGISTERS 0 5914(_if 85)
		(_object
			(_prcs
				(line__5916(_arch 33 0 5916(_assignment(_trgt(46)))))
			)
		)
	)
	(_generate ECC_STATUS_REGISTERS 0 6018(_if 86)
		(_object
			(_prcs
				(line__6022(_arch 34 0 6022(_assignment(_alias((ECC_StatusReg_WE(30))(Sl_CE)))(_trgt(49(30)))(_sens(24)))))
				(line__6023(_arch 35 0 6023(_assignment(_alias((ECC_StatusReg_WE(31))(Sl_UE)))(_trgt(49(31)))(_sens(25)))))
				(StatusReg(_arch 36 0 6025(_prcs(_trgt(48(31))(48(30))(48))(_sens(0)(33(31))(33(30))(37)(39)(1)(24)(25))(_dssslsensitivity 1))))
				(line__6052(_arch 37 0 6052(_assignment(_trgt(51))(_sens(37)(39)))))
				(EnableIRQReg(_arch 38 0 6054(_prcs(_trgt(50(31))(50(30))(50))(_sens(0)(33(31))(33(30))(1))(_dssslsensitivity 1)(_read(51)))))
				(line__6068(_arch 39 0 6068(_assignment(_trgt(2))(_sens(48(31))(48(30))(50(31))(50(30))))))
				(REG_UE(_arch 40 0 6077(_prcs(_trgt(62))(_sens(0)(48(31))(61)(62)(1)(25))(_dssslsensitivity 1))))
				(line__6095(_arch 41 0 6095(_assignment(_alias((ECC_UE)(ECC_UE_i)))(_simpleassign BUF)(_trgt(3))(_sens(62)))))
			)
		)
	)
	(_generate NO_ECC_STATUS_REGISTERS 0 6108(_if 87)
		(_object
			(_prcs
				(line__6110(_arch 42 0 6110(_assignment(_trgt(50)))))
				(line__6111(_arch 43 0 6111(_assignment(_trgt(48)))))
				(line__6112(_arch 44 0 6112(_assignment(_alias((Interrupt)(_string \"0"\)))(_trgt(2)))))
				(line__6113(_arch 45 0 6113(_assignment(_alias((ECC_UE)(_string \"0"\)))(_trgt(3)))))
			)
		)
	)
	(_generate GEN_ECC_ONOFF 0 6122(_if 88)
		(_object
			(_prcs
				(line__6125(_arch 46 0 6125(_assignment(_trgt(53))(_sens(37)(39)))))
				(EnableIRQReg(_arch 47 0 6127(_prcs(_trgt(52(31)))(_sens(0)(33(31))(1))(_dssslsensitivity 1)(_read(53)))))
				(line__6144(_arch 48 0 6144(_assignment(_alias((Enable_ECC_i)(ECC_OnOffReg(31))))(_simpleassign BUF)(_trgt(61))(_sens(52(31))))))
				(line__6145(_arch 49 0 6145(_assignment(_alias((Enable_ECC)(Enable_ECC_i)))(_simpleassign BUF)(_trgt(20))(_sens(61)))))
			)
		)
		(_part (52(31))
		)
	)
	(_generate GEN_NO_ECC_ONOFF 0 6154(_if 89)
		(_object
			(_prcs
				(line__6156(_arch 50 0 6156(_assignment(_alias((Enable_ECC)(_string \"0"\)))(_trgt(20)))))
				(line__6162(_arch 51 0 6162(_assignment(_trgt(52(31))))))
			)
		)
	)
	(_generate CE_COUNTER 0 6174(_if 90)
		(_object
			(_type(_int ~NATURAL~range~31-C_CE_COUNTER_WIDTH~to~31~13 0 6176(_scalar (_to c 91 i 31))))
			(_type(_int ~STD_LOGIC_VECTOR{31-C_CE_COUNTER_WIDTH~to~31}~13 0 6176(_array -3((_to c 92 i 31)))))
			(_sig(_int CE_CounterReg_plus_1 55 0 6176(_arch(_uni))))
			(_prcs
				(line__6179(_arch 52 0 6179(_assignment(_trgt(55))(_sens(37)(39)))))
				(line__6186(_arch 53 0 6186(_assignment(_trgt(56))(_sens(69(_index 93))(23))(_read(69(_index 94))))))
				(CountReg(_arch 54 0 6191(_prcs(_trgt(54))(_sens(0)(33(_range 95))(55)(56)(69(_range 96))(1))(_dssslsensitivity 1)(_read(33(_range 97))(69(_range 98))))))
				(line__6205(_arch 55 0 6205(_assignment(_trgt(69))(_sens(54)))))
			)
		)
	)
	(_generate GEN_REG_32_DATA 0 6230(_if 99)
		(_object
			(_prcs
				(SelRegRdData(_arch 56 0 6233(_prcs(_simple)(_trgt(35(_range 100))(35(t_0_31))(35(_range 101))(35(t_31_31))(35(t_30_31))(35))(_sens(37)(46)(48)(50)(52)(54)(63)(64)))))
			)
		)
	)
	(_generate GEN_REG_64_DATA 0 6283(_if 102)
		(_object
			(_prcs
				(SelRegRdData(_arch 57 0 6286(_prcs(_simple)(_trgt(35(_range 103))(35(t_0_31))(35(_range 104))(35(t_31_31))(35(t_30_31))(35))(_sens(37)(46)(48)(50)(52)(54)(63)(64)))))
			)
		)
	)
	(_generate GEN_REG_128_DATA 0 6337(_if 105)
		(_object
			(_prcs
				(SelRegRdData(_arch 58 0 6340(_prcs(_simple)(_trgt(35(_range 106))(35(t_0_31))(35(_range 107))(35(t_31_31))(35(t_30_31))(35))(_sens(37)(46)(48)(50)(52)(54)(63)(64)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 5041(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 0 0 5041(_ent gms(_string \"AXI4"\))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 5044 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 5047 \32\ (_ent gms((i 32)))))
		(_gen(_int C_SINGLE_PORT_BRAM -2 0 5050 \1\ (_ent gms((i 1)))))
		(_gen(_int C_BRAM_ADDR_ADJUST_FACTOR -2 0 5053 \2\ (_ent gms((i 2)))))
		(_gen(_int C_S_AXI_CTRL_ADDR_WIDTH -2 0 5058 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_CTRL_DATA_WIDTH -2 0 5061 \32\ (_ent gms((i 32)))))
		(_gen(_int C_ECC_WIDTH -2 0 5066 \8\ (_ent gms((i 8)))))
		(_gen(_int C_FAULT_INJECT -2 0 5069 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_RESET_VALUE -2 0 5072 \1\ (_ent((i 1)))))
		(_gen(_int C_ENABLE_AXI_CTRL_REG_IF -2 0 5079 \0\ (_ent((i 0)))))
		(_gen(_int C_CE_FAILING_REGISTERS -2 0 5082 \0\ (_ent((i 0)))))
		(_gen(_int C_UE_FAILING_REGISTERS -2 0 5085 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_STATUS_REGISTERS -2 0 5088 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_REGISTER -2 0 5091 \0\ (_ent((i 0)))))
		(_gen(_int C_CE_COUNTER_WIDTH -2 0 5094 \0\ (_ent gms((i 0)))))
		(_port(_int S_AXI_AClk -3 0 5104(_ent(_in)(_event))))
		(_port(_int S_AXI_AResetn -3 0 5105(_ent(_in))))
		(_port(_int Interrupt -3 0 5112(_ent(_out((i 2))))))
		(_port(_int ECC_UE -3 0 5113(_ent(_out((i 2))))))
		(_port(_int AXI_CTRL_AWVALID -3 0 5121(_ent(_in))))
		(_port(_int AXI_CTRL_AWREADY -3 0 5122(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~12 0 5123(_array -3((_dto c 108 i 0)))))
		(_port(_int AXI_CTRL_AWADDR 1 0 5123(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~12 0 5127(_array -3((_dto c 109 i 0)))))
		(_port(_int AXI_CTRL_WDATA 2 0 5127(_ent(_in))))
		(_port(_int AXI_CTRL_WVALID -3 0 5128(_ent(_in))))
		(_port(_int AXI_CTRL_WREADY -3 0 5129(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5133(_array -3((_dto i 1 i 0)))))
		(_port(_int AXI_CTRL_BRESP 3 0 5133(_ent(_out))))
		(_port(_int AXI_CTRL_BVALID -3 0 5134(_ent(_out))))
		(_port(_int AXI_CTRL_BREADY -3 0 5135(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~122 0 5139(_array -3((_dto c 110 i 0)))))
		(_port(_int AXI_CTRL_ARADDR 4 0 5139(_ent(_in))))
		(_port(_int AXI_CTRL_ARVALID -3 0 5140(_ent(_in))))
		(_port(_int AXI_CTRL_ARREADY -3 0 5141(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~124 0 5145(_array -3((_dto c 111 i 0)))))
		(_port(_int AXI_CTRL_RDATA 5 0 5145(_ent(_out))))
		(_port(_int AXI_CTRL_RRESP 3 0 5146(_ent(_out))))
		(_port(_int AXI_CTRL_RVALID -3 0 5147(_ent(_out))))
		(_port(_int AXI_CTRL_RREADY -3 0 5148(_ent(_in))))
		(_port(_int Enable_ECC -3 0 5156(_ent(_out))))
		(_port(_int FaultInjectClr -3 0 5159(_ent(_in))))
		(_port(_int CE_Failing_We -3 0 5162(_ent(_in))))
		(_port(_int CE_CounterReg_Inc -3 0 5168(_ent(_in))))
		(_port(_int Sl_CE -3 0 5171(_ent(_in))))
		(_port(_int Sl_UE -3 0 5173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~12 0 5176(_array -3((_range 112)))))
		(_port(_int BRAM_Addr_A 6 0 5176(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~126 0 5177(_array -3((_range 113)))))
		(_port(_int BRAM_Addr_B 7 0 5177(_ent(_in))))
		(_port(_int BRAM_Addr_En -3 0 5178(_ent(_in))))
		(_port(_int Active_Wr -3 0 5179(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~12 0 5185(_array -3((_to i 0 c 114)))))
		(_port(_int FaultInjectData 8 0 5185(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ECC_WIDTH-1}~12 0 5186(_array -3((_to i 0 c 115)))))
		(_port(_int FaultInjectECC 9 0 5186(_ent(_out))))
		(_cnst(_int C_RESET_ACTIVE -3 0 5219(_arch((i 2)))))
		(_cnst(_int IF_IS_AXI4 -4 0 5223(_arch gms(_code 116))))
		(_cnst(_int IF_IS_AXI4LITE -4 0 5224(_arch gms(_code 117))))
		(_cnst(_int C_HAS_FAULT_INJECT -4 0 5231(_arch gms(_code 118))))
		(_cnst(_int C_HAS_CE_FAILING_REGISTERS -4 0 5232(_arch gms(_code 119))))
		(_cnst(_int C_HAS_UE_FAILING_REGISTERS -4 0 5233(_arch gms(_code 120))))
		(_cnst(_int C_HAS_ECC_STATUS_REGISTERS -4 0 5234(_arch gms(_code 121))))
		(_cnst(_int C_HAS_ECC_ONOFF -4 0 5235(_arch gms(_code 122))))
		(_cnst(_int C_HAS_CE_COUNTER -4 0 5236(_arch gms(_code 123))))
		(_cnst(_int C_REGADDR_WIDTH -2 0 5242(_arch((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 5243(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_ECC_StatusReg 10 0 5243(_arch(_string \"00000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~131 0 5244(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_ECC_EnableIRQReg 11 0 5244(_arch(_string \"00000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR~133 0 5245(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_ECC_OnOffReg 12 0 5245(_arch(_string \"00000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR~135 0 5246(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_CounterReg 13 0 5246(_arch(_string \"00000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR~137 0 5248(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingData_31_0 14 0 5248(_arch(_string \"01000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~139 0 5249(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingData_63_31 15 0 5249(_arch(_string \"01000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1311 0 5250(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingData_95_64 16 0 5250(_arch(_string \"01000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1313 0 5251(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingData_127_96 17 0 5251(_arch(_string \"01000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1315 0 5253(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingECC 18 0 5253(_arch(_string \"01100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1317 0 5255(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingAddress_31_0 19 0 5255(_arch(_string \"01110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1319 0 5256(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_CE_FailingAddress_63_32 20 0 5256(_arch(_string \"01110001"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1321 0 5258(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingData_31_0 21 0 5258(_arch(_string \"10000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1323 0 5259(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingData_63_31 22 0 5259(_arch(_string \"10000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1325 0 5260(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingData_95_64 23 0 5260(_arch(_string \"10000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1327 0 5261(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingData_127_96 24 0 5261(_arch(_string \"10000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1329 0 5263(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingECC 25 0 5263(_arch(_string \"10100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1331 0 5265(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingAddress_31_0 26 0 5265(_arch(_string \"10110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1333 0 5266(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_UE_FailingAddress_63_32 27 0 5266(_arch(_string \"10110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1335 0 5268(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_FaultInjectData_31_0 28 0 5268(_arch(_string \"11000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1337 0 5269(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_FaultInjectData_63_32 29 0 5269(_arch(_string \"11000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1339 0 5270(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_FaultInjectData_95_64 30 0 5270(_arch(_string \"11000010"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1341 0 5271(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_FaultInjectData_127_96 31 0 5271(_arch(_string \"11000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1343 0 5273(_array -3((_to i 0 i 7)))))
		(_cnst(_int C_FaultInjectECC 32 0 5273(_arch(_string \"11100000"\))))
		(_cnst(_int C_ECC_STATUS_CE -6 0 5279(_arch((i 30)))))
		(_cnst(_int C_ECC_STATUS_UE -6 0 5280(_arch((i 31)))))
		(_cnst(_int C_ECC_STATUS_WIDTH -6 0 5281(_arch((i 2)))))
		(_cnst(_int C_ECC_ENABLE_IRQ_CE -6 0 5282(_arch((i 30)))))
		(_cnst(_int C_ECC_ENABLE_IRQ_UE -6 0 5283(_arch((i 31)))))
		(_cnst(_int C_ECC_ENABLE_IRQ_WIDTH -6 0 5284(_arch((i 2)))))
		(_cnst(_int C_ECC_ON_OFF_WIDTH -6 0 5285(_arch((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~C_S_AXI_ADDR_WIDTH}~13 0 5290(_array -3((_dto i 31 c 124)))))
		(_cnst(_int MSB_ZERO 33 0 5290(_arch((_others(i 2))))))
		(_sig(_int S_AXI_AReset -3 0 5300(_arch(_uni))))
		(_cnst(_int C_DWIDTH -2 0 5306(_arch((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DWIDTH-1}~13 0 5307(_array -3((_to i 0 i 31)))))
		(_sig(_int RegWrData 34 0 5307(_arch(_uni((_others(i 2)))))))
		(_sig(_int RegWrData_i 34 0 5308(_arch(_uni((_others(i 2)))))))
		(_sig(_int RegRdData 34 0 5312(_arch(_uni((_others(i 2)))))))
		(_sig(_int RegRdData_i 34 0 5313(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REGADDR_WIDTH-1}~13 0 5317(_array -3((_to i 0 i 7)))))
		(_sig(_int RegAddr 35 0 5317(_arch(_uni((_others(i 2)))))))
		(_sig(_int RegAddr_i 35 0 5318(_arch(_uni((_others(i 2)))))))
		(_sig(_int RegWr -3 0 5322(_arch(_uni))))
		(_sig(_int RegWr_i -3 0 5323(_arch(_uni))))
		(_sig(_int FaultInjectData_WE_0 -3 0 5328(_arch(_uni((i 2))))))
		(_sig(_int FaultInjectData_WE_1 -3 0 5329(_arch(_uni((i 2))))))
		(_sig(_int FaultInjectData_WE_2 -3 0 5330(_arch(_uni((i 2))))))
		(_sig(_int FaultInjectData_WE_3 -3 0 5331(_arch(_uni((i 2))))))
		(_sig(_int FaultInjectECC_WE -3 0 5333(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 5337(_array -3((_to i 0 i 31)))))
		(_sig(_int CE_FailingAddress 36 0 5337(_arch(_uni((_others(i 2)))))))
		(_sig(_int CE_Failing_We_i -3 0 5338(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32-C_ECC_STATUS_WIDTH~to~31}~13 0 5349(_array -3((_to i 30 i 31)))))
		(_sig(_int ECC_StatusReg 37 0 5349(_arch(_uni((_others(i 2)))))))
		(_sig(_int ECC_StatusReg_WE 37 0 5350(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{32-C_ECC_ENABLE_IRQ_WIDTH~to~31}~13 0 5351(_array -3((_to i 30 i 31)))))
		(_sig(_int ECC_EnableIRQReg 38 0 5351(_arch(_uni((_others(i 2)))))))
		(_sig(_int ECC_EnableIRQReg_WE -3 0 5352(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32-C_ECC_ON_OFF_WIDTH~to~31}~13 0 5355(_array -3((_to i 31 i 31)))))
		(_sig(_int ECC_OnOffReg 39 0 5355(_arch(_uni((_others(i 2)))))))
		(_sig(_int ECC_OnOffReg_WE -3 0 5356(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{32-C_CE_COUNTER_WIDTH~to~31}~13 0 5359(_array -3((_to c 125 i 31)))))
		(_sig(_int CE_CounterReg 40 0 5359(_arch(_uni((_others(i 2)))))))
		(_sig(_int CE_CounterReg_WE -3 0 5360(_arch(_uni((i 2))))))
		(_sig(_int CE_CounterReg_Inc_i -3 0 5361(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~13 0 5368(_array -3((_range 126)))))
		(_sig(_int BRAM_Addr_A_d1 41 0 5368(_arch(_uni((_others(i 2)))))))
		(_sig(_int BRAM_Addr_A_d2 41 0 5369(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 5370(_array -3((_dto c 127 i 0)))))
		(_sig(_int FailingAddr_Ld 42 0 5370(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH/8-1~downto~0}~13 0 5372(_array -3((_dto c 128 i 0)))))
		(_sig(_int axi_lite_wstrb_int 43 0 5372(_arch(_uni((_others(i 2)))))))
		(_sig(_int Enable_ECC_i -3 0 5374(_arch(_uni((i 2))))))
		(_sig(_int ECC_UE_i -3 0 5375(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~13 0 5378(_array -3((_to i 0 c 129)))))
		(_sig(_int FaultInjectData_i 44 0 5378(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ECC_WIDTH-1}~13 0 5379(_array -3((_to i 0 c 130)))))
		(_sig(_int FaultInjectECC_i 45 0 5379(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__5389(_arch 0 0 5389(_assignment(_trgt(30))(_sens(63)))))
			(line__5390(_arch 1 0 5390(_assignment(_trgt(31))(_sens(64)))))
			(line__5396(_arch 2 0 5396(_assignment(_trgt(32))(_sens(1)))))
			(line__5465(_arch 3 0 5465(_assignment(_alias((RegWr)(RegWr_i)))(_simpleassign BUF)(_trgt(39))(_sens(40)))))
			(line__5466(_arch 4 0 5466(_assignment(_alias((RegWrData)(RegWrData_i)))(_trgt(33))(_sens(34)))))
			(line__5467(_arch 5 0 5467(_assignment(_alias((RegAddr)(RegAddr_i)))(_trgt(37))(_sens(38)))))
			(line__5468(_arch 6 0 5468(_assignment(_alias((RegRdData_i)(RegRdData)))(_trgt(36))(_sens(35)))))
			(line__5514(_arch 7 0 5514(_assignment(_trgt(60)))))
		)
		(_subprogram
			(_ext Equal_String(3 0))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(axi_bram_ctrl_funcs)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(514)
		(514)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(877221953)
		(877221953 1163151692)
	)
	(_model . implementation 131 -1)
)
V 000055 55 70744         1580964474785 implementation
(_unit VHDL(axi_lite 0 6621(implementation 0 6841))
	(_version vde)
	(_time 1580964474786 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\))
	(_parameters tan)
	(_code efeae9bdb1b8b2fab8ebbee0f6b4bae9eae9eee8e7e9e6)
	(_ent
		(_time 1580964474767)
	)
	(_generate GEN_NO_RD_CMD_OPT 0 7047(_if 216)
		(_generate GEN_NO_REGS 0 7066(_if 217)
			(_generate GEN_DIS_ECC 0 7092(_if 218)
				(_object
					(_prcs
						(line__7093(_arch 13 0 7093(_assignment(_alias((Enable_ECC)(_string \"0"\)))(_trgt(112)))))
					)
				)
			)
			(_object
				(_prcs
					(line__7069(_arch 0 0 7069(_assignment(_alias((AXI_CTRL_AWREADY)(_string \"0"\)))(_trgt(23)))))
					(line__7070(_arch 1 0 7070(_assignment(_alias((AXI_CTRL_WREADY)(_string \"0"\)))(_trgt(27)))))
					(line__7071(_arch 2 0 7071(_assignment(_trgt(28)))))
					(line__7072(_arch 3 0 7072(_assignment(_alias((AXI_CTRL_BVALID)(_string \"0"\)))(_trgt(29)))))
					(line__7073(_arch 4 0 7073(_assignment(_alias((AXI_CTRL_ARREADY)(_string \"0"\)))(_trgt(33)))))
					(line__7074(_arch 5 0 7074(_assignment(_trgt(34)))))
					(line__7075(_arch 6 0 7075(_assignment(_trgt(35)))))
					(line__7076(_arch 7 0 7076(_assignment(_alias((AXI_CTRL_RVALID)(_string \"0"\)))(_trgt(36)))))
					(line__7079(_arch 8 0 7079(_assignment(_trgt(106)))))
					(line__7080(_arch 9 0 7080(_assignment(_trgt(107)))))
					(line__7083(_arch 10 0 7083(_assignment(_alias((ECC_Interrupt)(_string \"0"\)))(_trgt(2)))))
					(line__7084(_arch 11 0 7084(_assignment(_alias((ECC_UE)(_string \"0"\)))(_trgt(3)))))
					(line__7086(_arch 12 0 7086(_assignment(_alias((BRAM_Addr_En)(_string \"0"\)))(_trgt(120)))))
				)
			)
		)
		(_generate GEN_REGS 0 7127(_if 219)
			(_inst I_LITE_ECC_REG 0 7142(_ent . lite_ecc_reg)
				(_gen
					((C_S_AXI_PROTOCOL)(_code 220))
					((C_S_AXI_ADDR_WIDTH)(_code 221))
					((C_S_AXI_DATA_WIDTH)(_code 222))
					((C_SINGLE_PORT_BRAM)(_code 223))
					((C_S_AXI_CTRL_ADDR_WIDTH)(_code 224))
					((C_S_AXI_CTRL_DATA_WIDTH)(_code 225))
					((C_ECC_WIDTH)(_code 226))
					((C_FAULT_INJECT)(_code 227))
					((C_ECC_ONOFF_RESET_VALUE)(_code 228))
					((C_CE_FAILING_REGISTERS)(_code 229))
					((C_UE_FAILING_REGISTERS)(_code 230))
					((C_ECC_STATUS_REGISTERS)(_code 231))
					((C_ECC_ONOFF_REGISTER)(_code 232))
					((C_CE_COUNTER_WIDTH)(_code 233))
				)
				(_port
					((S_AXI_AClk)(S_AXI_AClk))
					((S_AXI_AResetn)(S_AXI_AResetn))
					((Interrupt)(ECC_Interrupt))
					((ECC_UE)(ECC_UE))
					((AXI_CTRL_AWVALID)(AXI_CTRL_AWVALID))
					((AXI_CTRL_AWREADY)(AXI_CTRL_AWREADY))
					((AXI_CTRL_AWADDR)(AXI_CTRL_AWADDR))
					((AXI_CTRL_WDATA)(AXI_CTRL_WDATA))
					((AXI_CTRL_WVALID)(AXI_CTRL_WVALID))
					((AXI_CTRL_WREADY)(AXI_CTRL_WREADY))
					((AXI_CTRL_BRESP)(AXI_CTRL_BRESP))
					((AXI_CTRL_BVALID)(AXI_CTRL_BVALID))
					((AXI_CTRL_BREADY)(AXI_CTRL_BREADY))
					((AXI_CTRL_ARADDR)(AXI_CTRL_ARADDR))
					((AXI_CTRL_ARVALID)(AXI_CTRL_ARVALID))
					((AXI_CTRL_ARREADY)(AXI_CTRL_ARREADY))
					((AXI_CTRL_RDATA)(AXI_CTRL_RDATA))
					((AXI_CTRL_RRESP)(AXI_CTRL_RRESP))
					((AXI_CTRL_RVALID)(AXI_CTRL_RVALID))
					((AXI_CTRL_RREADY)(AXI_CTRL_RREADY))
					((Enable_ECC)(Enable_ECC))
					((FaultInjectClr)(FaultInjectClr))
					((CE_Failing_We)(CE_Failing_We))
					((CE_CounterReg_Inc)(CE_Failing_We))
					((Sl_CE)(Sl_CE))
					((Sl_UE)(Sl_UE))
					((BRAM_Addr_A)(BRAM_Addr_A_i(_range 234)))
					((BRAM_Addr_B)(BRAM_Addr_B_i(_range 235)))
					((BRAM_Addr_En)(BRAM_Addr_En))
					((Active_Wr)(Active_Wr))
					((FaultInjectData)(FaultInjectData))
					((FaultInjectECC)(FaultInjectECC))
				)
			)
			(_object
				(_prcs
					(line__7216(_arch 14 0 7216(_assignment(_trgt(98))(_sens(64)))))
					(line__7217(_arch 15 0 7217(_assignment(_trgt(99))(_sens(110)(112)))))
					(line__7218(_arch 16 0 7218(_assignment(_trgt(119))(_sens(113)(114)(115)(116)))))
					(REG_BVALID_CNT(_arch 17 0 7225(_prcs(_trgt(64))(_sens(0)(63)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_ADDR 0 7326(_for 38 )
			(_generate GEN_ADDR_SNG_PORT 0 7335(_if 236)
				(_object
					(_prcs
						(line__7348(_arch 28 0 7348(_assignment(_trgt(92(_object 27)))(_sens(51)(4(_object 27))(14(_object 27))(15))(_read(4(_object 27))(14(_object 27))))))
					)
				)
			)
			(_generate GEN_ADDR_DUAL_PORT 0 7364(_if 237)
				(_object
					(_prcs
						(line__7366(_arch 29 0 7366(_assignment(_trgt(92(_object 27)))(_sens(4(_object 27)))(_read(4(_object 27))))))
						(line__7367(_arch 30 0 7367(_assignment(_trgt(94(_object 27)))(_sens(14(_object 27)))(_read(14(_object 27))))))
					)
				)
				(_part (4(_object 27))(14(_object 27))
				)
			)
			(_object
				(_cnst(_int i 38 0 7326(_arch)))
			)
		)
		(_generate GEN_ARREADY 0 7390(_if 238)
			(_object
				(_prcs
					(REG_ARREADY(_arch 31 0 7393(_prcs(_trgt(55))(_sens(0)(50)(55)(74)(1)(15)(21))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_ARREADY_ECC 0 7424(_if 239)
			(_object
				(_prcs
					(line__7426(_arch 32 0 7426(_assignment(_alias((axi_arready_int)(axi_arready_reg)))(_simpleassign BUF)(_trgt(55))(_sens(54)))))
				)
			)
		)
		(_generate GEN_WRDATA 0 7449(_for 39 )
			(_generate GEN_NO_ECC 0 7458(_if 240)
				(_object
					(_prcs
						(line__7460(_arch 33 0 7460(_assignment(_trgt(97(_object 28)))(_sens(7(_object 28)))(_read(7(_object 28))))))
					)
				)
				(_part (7(_object 28))
				)
			)
			(_generate GEN_W_ECC 0 7471(_if 241)
				(_object
					(_prcs
						(line__7473(_arch 34 0 7473(_assignment(_trgt(97(_object 28)))(_sens(106(_object 28))(117(_object 28)))(_read(106(_object 28))(117(_object 28))))))
					)
				)
				(_part (106(_object 28))(117(_object 28))
				)
			)
			(_object
				(_cnst(_int i 39 0 7449(_arch)))
			)
		)
		(_generate GEN_R 0 7576(_if 242)
			(_object
				(_prcs
					(REG_RVALID(_arch 40 0 7586(_prcs(_trgt(71))(_sens(0)(69)(71)(74)(1)(21))(_dssslsensitivity 1))))
					(REG_RLAST(_arch 41 0 7614(_prcs(_trgt(74))(_sens(0)(72)(74)(1)(21))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_R_ECC 0 7645(_if 243)
			(_object
				(_prcs
					(REG_RVALID(_arch 42 0 7655(_prcs(_trgt(71))(_sens(0)(70)(71)(74)(1)(21))(_dssslsensitivity 1))))
					(REG_RLAST(_arch 43 0 7683(_prcs(_trgt(74))(_sens(0)(73)(74)(1)(21))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate RDATA_NO_ECC 0 7724(_if 244)
			(_generate GEN_RDATA_SNG_PORT 0 7734(_if 245)
				(_object
					(_prcs
						(line__7736(_arch 45 0 7736(_assignment(_trgt(76(_range 246)))(_sens(42(_range 247)))(_read(42(_range 248))))))
					)
				)
			)
			(_generate GEN_RDATA_DUAL_PORT 0 7745(_if 249)
				(_object
					(_prcs
						(line__7747(_arch 46 0 7747(_assignment(_trgt(76(_range 250)))(_sens(47(_range 251)))(_read(47(_range 252))))))
					)
				)
			)
			(_object
				(_prcs
					(line__7727(_arch 44 0 7727(_assignment(_trgt(17))(_sens(76)))))
				)
			)
		)
		(_generate RDATA_W_ECC 0 7759(_if 253)
			(_generate RDATA_W_HAMMING 0 7805(_if 254)
				(_inst PARITY_CHK4 0 7833(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 255))
						((C_SIZE)(_code 256))
					)
					(_port
						((InA)(syndrome_4_reg(t_0_1)))
						((Res)(syndrome_reg_i(4)))
					)
				)
				(_inst PARITY_CHK6 0 7841(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 257))
						((C_SIZE)(_code 258))
					)
					(_port
						((InA)(syndrome_6_reg(t_0_5)))
						((Res)(syndrome_reg_i(6)))
					)
				)
				(_generate GEN_CORR_32 0 7854(_for 48 )
					(_inst CORR_ONE_BIT_32 0 7862(_ent . Correct_One_Bit)
						(_gen
							((C_USE_LUT6)(_code 259))
							((Correct_Value)(_code 260))
						)
						(_port
							((DIn)(axi_rdata_int(_index 261)))
							((Syndrome)(syndrome_reg_i))
							((DCorr)(axi_rdata_int_corr(_index 262)))
						)
					)
					(_object
						(_cnst(_int i 48 0 7854(_arch)))
					)
				)
				(_object
					(_type(_int ~INTEGER~range~0~to~C_S_AXI_DATA_WIDTH-1~13 0 7854(_scalar (_to i 0 c 263))))
					(_prcs
						(REG_SYNDROME(_arch 50 0 7817(_prcs(_trgt(124)(125)(126))(_sens(0)(121)(122)(123))(_dssslsensitivity 1))))
						(line__7831(_arch 51 0 7831(_assignment(_alias((syndrome_reg_i(t_0_3))(syndrome_reg(t_0_3))))(_trgt(127(t_0_3)))(_sens(124(t_0_3))))))
						(line__7839(_arch 52 0 7839(_assignment(_alias((syndrome_reg_i(5))(syndrome_reg(5))))(_trgt(127(5)))(_sens(124(5))))))
					)
				)
				(_part (124(5))
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~6~13 0 7761(_scalar (_to i 0 i 6))))
				(_type(_int syndrome_bits 0 7761(_array -3((_to i 0 i 6)))))
				(_type(_int ~NATURAL~range~0~to~31~13 0 7762(_scalar (_to i 0 i 31))))
				(_type(_int correct_data_table_type 0 7762(_array 45((_to i 0 i 31)))))
				(_cnst(_int correct_data_table 47 0 7763(_arch((0(_string \"1100001"\))(1(_string \"1010001"\))(2(_string \"0110001"\))(3(_string \"1110001"\))(4(_string \"1001001"\))(5(_string \"0101001"\))(6(_string \"1101001"\))(7(_string \"0011001"\))(8(_string \"1011001"\))(9(_string \"0111001"\))(10(_string \"1111001"\))(11(_string \"1000101"\))(12(_string \"0100101"\))(13(_string \"1100101"\))(14(_string \"0010101"\))(15(_string \"1010101"\))(16(_string \"0110101"\))(17(_string \"1110101"\))(18(_string \"0001101"\))(19(_string \"1001101"\))(20(_string \"0101101"\))(21(_string \"1101101"\))(22(_string \"0011101"\))(23(_string \"1011101"\))(24(_string \"0111101"\))(25(_string \"1111101"\))(26(_string \"1000011"\))(27(_string \"0100011"\))(28(_string \"1100011"\))(29(_string \"0010011"\))(30(_string \"1010011"\))(31(_string \"0110011"\))))))
				(_prcs
					(line__7779(_arch 47 0 7779(_assignment(_trgt(17))(_sens(76)(77)(105)(112)))))
					(line__7781(_arch 48 0 7781(_assignment(_trgt(108(_range 264)))(_sens(77(_range 265)))(_read(77(_range 266))))))
					(REG_RDATA(_arch 49 0 7786(_prcs(_simple)(_trgt(76(_range 267))(76))(_sens(0))(_read(109(_range 268))(1)))))
				)
			)
		)
		(_generate GEN_LITE_SM_RL 0 7884(_if 269)
			(_object
				(_prcs
					(line__7885(_arch 53 0 7885(_prcs(_simple)(_trgt(79))(_sens(0))(_read(51)(79)))))
					(line__7895(_arch 54 0 7895(_prcs(_simple)(_trgt(80))(_sens(0))(_read(51)(80)))))
					(LITE_SM_CMB_PROCESS(_arch 55 0 7929(_prcs(_simple)(_trgt(52)(53)(58)(63)(69)(72)(87)(88)(89))(_sens(51)(66)(71)(79)(80)(5)(8)(9)(15)(21)))))
				)
			)
		)
		(_generate GEN_LITE_SM_NO_RL 0 8162(_if 270)
			(_object
				(_prcs
					(LITE_SM_CMB_PROCESS(_arch 56 0 8187(_prcs(_simple)(_trgt(52)(53)(58)(63)(69)(72)(87)(88)(89))(_sens(51)(66)(71)(5)(8)(9)(15)(21)))))
				)
			)
		)
		(_generate GEN_ECC 0 8466(_if 271)
			(_generate GEN_WRDATA_CMB 0 8571(_for 69 )
				(_object
					(_cnst(_int i 69 0 8571(_arch)))
					(_prcs
						(line__8574(_arch 63 0 8574(_assignment(_trgt(118(_range 272)))(_sens(108(_range 273))(115)(130(_range 274))(132(_object 34)))(_read(108(_range 275))(130(_range 276))(132(_object 34))))))
					)
				)
			)
			(_generate GEN_HAMMING_ECC 0 8614(_if 277)
				(_inst CHK_HANDLER_WR_32 0 8624(_ent . checkbit_handler)
					(_gen
						((C_ENCODE)(_code 278))
						((C_USE_LUT6)(_code 279))
					)
					(_port
						((DataIn)(WrData))
						((CheckIn)(_code 280))
						((CheckOut)(WrECC))
						((Syndrome)(_open))
						((Syndrome_4)(_open))
						((Syndrome_6)(_open))
						((Syndrome_Chk)(_code 281))
						((Enable_ECC)(_code 282))
						((UE_Q)(_code 283))
						((CE_Q)(_code 284))
						((UE)(_open))
						((CE)(_open))
					)
				)
				(_inst CHK_HANDLER_RD_32 0 8651(_ent . checkbit_handler)
					(_gen
						((C_ENCODE)(_code 285))
						((C_USE_LUT6)(_code 286))
					)
					(_port
						((DataIn)(bram_din_a_i(_range 287)))
						((CheckIn)(bram_din_a_i(_range 288)))
						((CheckOut)(_open))
						((Syndrome)(Syndrome))
						((Syndrome_4)(Syndrome_4))
						((Syndrome_6)(Syndrome_6))
						((Syndrome_Chk)(syndrome_reg_i))
						((Enable_ECC)(Enable_ECC))
						((UE_Q)(UE_Q))
						((CE_Q)(CE_Q))
						((UE)(Sl_UE_i))
						((CE)(Sl_CE_i))
					)
				)
			)
			(_generate GEN_HSIAO_ECC 0 8692(_if 289)
				(_inst ECC_GEN_HSIAO 0 8715(_ent . ecc_gen)
					(_gen
						((CODE_WIDTH)(_code 290))
						((ECC_WIDTH)(_code 291))
						((DATA_WIDTH)(_code 292))
					)
					(_port
						((h_rows)(h_rows(_range 293)))
					)
				)
				(_generate GEN_RD_ECC 0 8748(_for 81 )
					(_object
						(_cnst(_int m 81 0 8748(_arch)))
						(_prcs
							(line__8750(_arch 68 0 8750(_assignment(_trgt(135(_object 39)))(_sens(134(_range 294))(139(_range 295)))(_read(134(_range 296))(139(_range 297))))))
						)
					)
				)
				(_generate H_COL 0 8766(_for 82 )
					(_generate H_BIT 0 8768(_for 84 )
						(_object
							(_cnst(_int p 84 0 8768(_arch)))
							(_prcs
								(line__8770(_arch 70 0 8770(_assignment(_trgt(138(_object 40(_object 41))))(_sens(139(_index 298)))(_read(139(_index 299))))))
							)
						)
						(_part (139(_index 300))
						)
					)
					(_object
						(_cnst(_int n 82 0 8766(_arch)))
						(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~1343 0 8768(_scalar (_to i 0 c 301))))
					)
				)
				(_generate GEN_FLIP_BIT 0 8775(_for 83 )
					(_object
						(_cnst(_int r 83 0 8775(_arch)))
						(_prcs
							(line__8777(_arch 71 0 8777(_assignment(_trgt(140(_object 42)))(_sens(136)(138(_object 42)))(_read(138(_object 42))))))
						)
					)
				)
				(_object
					(_cnst(_int CODE_WIDTH -2 0 8694(_arch gms(_code 302))))
					(_cnst(_int ECC_WIDTH -2 0 8695(_arch gms(_code 303))))
					(_type(_int ~INTEGER~range~C_S_AXI_DATA_WIDTH-1~downto~0~1331 0 8697(_scalar (_dto c 304 i 0))))
					(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~13 0 8697(_scalar (_dto c 305 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~13 0 8697(_array -3((_dto c 306 i 0)))))
					(_type(_int type_int0 0 8697(_array 72((_dto c 307 i 0)))))
					(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~1332 0 8699(_scalar (_dto c 308 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~1333 0 8699(_array -3((_dto c 309 i 0)))))
					(_sig(_int syndrome_ns 75 0 8699(_arch(_uni))))
					(_sig(_int syndrome_r 75 0 8700(_arch(_uni))))
					(_type(_int ~NATURAL~range~C_S_AXI_DATA_WIDTH-1~downto~0~1334 0 8702(_scalar (_dto c 310 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1335 0 8702(_array -3((_dto c 311 i 0)))))
					(_sig(_int ecc_rddata_r 77 0 8702(_arch(_uni))))
					(_sig(_int h_matrix 73 0 8703(_arch(_uni))))
					(_type(_int ~NATURAL~range~CODE_WIDTH*ECC_WIDTH-1~downto~0~13 0 8705(_scalar (_dto c 312 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{CODE_WIDTH*ECC_WIDTH-1~downto~0}~13 0 8705(_array -3((_dto c 313 i 0)))))
					(_sig(_int h_rows 79 0 8705(_arch(_uni))))
					(_sig(_int flip_bits 77 0 8706(_arch(_uni))))
					(_cnst(_int DQ_WIDTH -2 0 8730(_prcs 0 gms(_code 314))))
					(_type(_int ~STD_LOGIC_VECTOR{DQ_WIDTH-1~downto~C_S_AXI_DATA_WIDTH}~13 0 8731(_array -3((_range 315)))))
					(_var(_int ecc_wrdata_tmp 80 0 8731(_prcs 0)))
					(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~1340 0 8748(_scalar (_to i 0 c 316))))
					(_type(_int ~INTEGER~range~0~to~C_S_AXI_DATA_WIDTH-1~1342 0 8766(_scalar (_to i 0 c 317))))
					(_type(_int ~INTEGER~range~0~to~C_S_AXI_DATA_WIDTH-1~1344 0 8775(_scalar (_to i 0 c 318))))
					(_prcs
						(HSIAO_ECC(_arch 67 0 8728(_prcs(_simple)(_trgt(128(_range 319)))(_sens(117)(139)))))
						(REG_SYNDROME(_arch 69 0 8755(_prcs(_trgt(136)(137))(_sens(0)(134(_range 320))(135))(_dssslsensitivity 1)(_read(134(_range 321))))))
						(line__8781(_arch 72 0 8781(_assignment(_trgt(77(_range 322)))(_sens(137(_range 323))(140(_range 324)))(_read(137(_range 325))(140(_range 326))))))
						(line__8784(_arch 73 0 8784(_assignment(_trgt(104))(_sens(136(_range 327))(136(_range 328)))(_read(136(_range 329))(136(_range 330))))))
						(line__8785(_arch 74 0 8785(_assignment(_trgt(105))(_sens(136(_range 331))(136(_range 332)))(_read(136(_range 333))(136(_range 334))))))
					)
				)
			)
			(_generate GEN_DIN_A 0 8823(_if 335)
				(_generate GEN_DIN_A_HAMMING 0 8831(_if 336)
					(_object
						(_prcs
							(line__8833(_arch 78 0 8833(_assignment(_trgt(133(_range 337)))(_sens(42(_range 338)))(_read(42(_range 339))))))
						)
					)
				)
				(_generate GEN_DIN_A_HSIAO 0 8843(_if 340)
					(_object
						(_prcs
							(line__8845(_arch 79 0 8845(_assignment(_trgt(134))(_sens(42(_range 341)))(_read(42(_range 342))))))
						)
					)
				)
			)
			(_generate GEN_DIN_B 0 8860(_if 343)
				(_generate GEN_DIN_B_HAMMING 0 8868(_if 344)
					(_object
						(_prcs
							(line__8870(_arch 80 0 8870(_assignment(_trgt(133(_range 345)))(_sens(114)(42(_range 346))(47(_range 347)))(_read(42(_range 348))(47(_range 349))))))
						)
					)
				)
				(_generate GEN_DIN_B_HSIAO 0 8883(_if 350)
					(_object
						(_prcs
							(line__8885(_arch 81 0 8885(_assignment(_trgt(134))(_sens(114)(42(_range 351))(47(_range 352)))(_read(42(_range 353))(47(_range 354))))))
						)
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~6~1322 0 8468(_scalar (_to i 0 i 6))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 8468(_array -3((_to i 0 i 6)))))
				(_cnst(_int null7 50 0 8468(_arch(_string \"0000000"\))))
				(_type(_int ~NATURAL~range~C_INT_ECC_WIDTH-1~downto~0~1323 0 8470(_scalar (_dto c 355 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_INT_ECC_WIDTH-1~downto~0}~1324 0 8470(_array -3((_dto c 356 i 0)))))
				(_sig(_int WrECC 52 0 8470(_arch(_uni))))
				(_type(_int ~NATURAL~range~C_ECC_WIDTH-1~downto~0~13 0 8471(_scalar (_dto c 357 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_ECC_WIDTH-1~downto~0}~13 0 8471(_array -3((_dto c 358 i 0)))))
				(_sig(_int WrECC_i 54 0 8471(_arch(_uni((_others(i 2)))))))
				(_type(_int ~NATURAL~range~C_S_AXI_DATA_WIDTH-1~downto~0~1325 0 8472(_scalar (_dto c 359 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1326 0 8472(_array -3((_dto c 360 i 0)))))
				(_sig(_int wrdata_i 56 0 8472(_arch(_uni))))
				(_sig(_int AXI_WDATA_Q 56 0 8473(_arch(_uni))))
				(_type(_int ~NATURAL~range~{C_S_AXI_DATA_WIDTH/8-1}~downto~0~13 0 8474(_scalar (_dto c 361 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH/8-1}~downto~0}~13 0 8474(_array -3((_dto c 362 i 0)))))
				(_sig(_int AXI_WSTRB_Q 58 0 8474(_arch(_uni))))
				(_type(_int ~NATURAL~range~0~to~C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~13 0 8476(_scalar (_to i 0 c 363))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1}~13 0 8476(_array -3((_to i 0 c 364)))))
				(_sig(_int bram_din_a_i 60 0 8476(_arch(_uni((_others(i 2)))))))
				(_type(_int ~NATURAL~range~C_S_AXI_DATA_WIDTH+C_INT_ECC_WIDTH-1~downto~0~13 0 8477(_scalar (_dto c 365 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_INT_ECC_WIDTH-1~downto~0}~13 0 8477(_array -3((_dto c 366 i 0)))))
				(_sig(_int bram_rddata_in 62 0 8477(_arch(_uni((_others(i 2)))))))
				(_type(_int ~NATURAL~range~0~to~6~1327 0 8480(_scalar (_to i 0 i 6))))
				(_type(_int syndrome_bits 0 8480(_array -3((_to i 0 i 6)))))
				(_type(_int ~NATURAL~range~0~to~31~1328 0 8481(_scalar (_to i 0 i 31))))
				(_type(_int correct_data_table_type 0 8481(_array 64((_to i 0 i 31)))))
				(_cnst(_int correct_data_table 66 0 8483(_arch((0(_string \"1100001"\))(1(_string \"1010001"\))(2(_string \"0110001"\))(3(_string \"1110001"\))(4(_string \"1001001"\))(5(_string \"0101001"\))(6(_string \"1101001"\))(7(_string \"0011001"\))(8(_string \"1011001"\))(9(_string \"0111001"\))(10(_string \"1111001"\))(11(_string \"1000101"\))(12(_string \"0100101"\))(13(_string \"1100101"\))(14(_string \"0010101"\))(15(_string \"1010101"\))(16(_string \"0110101"\))(17(_string \"1110101"\))(18(_string \"0001101"\))(19(_string \"1001101"\))(20(_string \"0101101"\))(21(_string \"1101101"\))(22(_string \"0011101"\))(23(_string \"1011101"\))(24(_string \"0111101"\))(25(_string \"1111101"\))(26(_string \"1000011"\))(27(_string \"0100011"\))(28(_string \"1100011"\))(29(_string \"0010011"\))(30(_string \"1010011"\))(31(_string \"0110011"\))))))
				(_type(_int ~NATURAL~range~0~to~6~1329 0 8494(_scalar (_to i 0 i 6))))
				(_type(_int bool_array 0 8494(_array -5((_to i 0 i 6)))))
				(_cnst(_int inverted_bit 68 0 8495(_arch(((i 0))((i 0))((i 1))((i 0))((i 1))((i 0))((i 0))))))
				(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH_BYTES-1~downto~0~13 0 8571(_scalar (_dto c 367 i 0))))
				(_prcs
					(line__8501(_arch 58 0 8501(_assignment(_trgt(120))(_sens(87)(90)(91)))))
					(REG_RMW_SIGS(_arch 59 0 8510(_prcs(_trgt(114)(115)(116))(_sens(0)(113)(114)(115)(1))(_dssslsensitivity 1))))
					(line__8531(_arch 60 0 8531(_assignment(_trgt(113))(_sens(52)))))
					(STORE_WRITE_DBUS(_arch 61 0 8535(_prcs(_trgt(131)(132))(_sens(0)(1)(7)(8))(_dssslsensitivity 1)(_read(9)))))
					(line__8552(_arch 62 0 8552(_assignment(_trgt(130))(_sens(115)(131)(7)))))
					(REG_WRDATA(_arch 64 0 8581(_prcs(_trgt(117))(_sens(0)(118))(_dssslsensitivity 1))))
					(line__8596(_arch 65 0 8596(_assignment(_trgt(97(_index 368))))))
					(line__8597(_arch 66 0 8597(_assignment(_trgt(97(_range 369)))(_sens(107)(128)))))
					(CORR_REG(_arch 75 0 8794(_prcs(_trgt(110)(111))(_sens(0)(71)(104)(105)(112)(115)(21))(_dssslsensitivity 1))))
					(line__8811(_arch 76 0 8811(_assignment(_alias((Sl_CE)(CE_Q)))(_simpleassign BUF)(_trgt(102))(_sens(110)))))
					(line__8812(_arch 77 0 8812(_assignment(_alias((Sl_UE)(UE_Q)))(_simpleassign BUF)(_trgt(103))(_sens(111)))))
					(line__8896(_arch 82 0 8896(_assignment(_trgt(109(_range 370)))(_sens(133(_range 371))(134(_range 372)))(_read(133(_range 373))(134(_range 374))))))
				)
			)
		)
		(_generate GEN_BRAM_EN_DUAL_PORT 0 8936(_if 375)
			(_object
				(_prcs
					(line__8938(_arch 85 0 8938(_assignment(_alias((bram_en_b_int)(bram_en_b_cmb)))(_simpleassign BUF)(_trgt(91))(_sens(89)))))
					(line__8939(_arch 86 0 8939(_assignment(_alias((BRAM_En_B)(bram_en_b_int)))(_simpleassign BUF)(_trgt(43))(_sens(91)))))
				)
			)
		)
		(_generate GEN_BRAM_EN_SNG_PORT 0 8949(_if 376)
			(_object
				(_prcs
					(line__8951(_arch 87 0 8951(_assignment(_alias((BRAM_En_B)(_string \"0"\)))(_trgt(43)))))
				)
			)
		)
		(_generate GEN_BRAM_WE 0 8962(_for 40 )
			(_object
				(_cnst(_int i 40 0 8962(_arch)))
				(_prcs
					(line__8964(_arch 88 0 8964(_assignment(_trgt(39(_object 43)))(_sens(87(_object 43)))(_read(87(_object 43))))))
				)
			)
			(_part (87(_object 43))
			)
		)
		(_generate GEN_L_BRAM_ADDR 0 8980(_for 41 )
			(_object
				(_cnst(_int i 41 0 8980(_arch)))
				(_prcs
					(line__8982(_arch 91 0 8982(_assignment(_trgt(95(_object 44))))))
					(line__8983(_arch 92 0 8983(_assignment(_trgt(96(_object 44))))))
				)
			)
		)
		(_generate GEN_U_BRAM_ADDR 0 8994(_for 42 )
			(_generate GEN_BRAM_ADDR_DUAL_PORT 0 9007(_if 377)
				(_object
					(_prcs
						(line__9009(_arch 94 0 9009(_assignment(_trgt(96(_object 45)))(_sens(94(_object 45)))(_read(94(_object 45))))))
					)
				)
				(_part (94(_object 45))
				)
			)
			(_generate GEN_BRAM_ADDR_SNG_PORT 0 9019(_if 378)
				(_object
					(_prcs
						(line__9021(_arch 95 0 9021(_assignment(_trgt(96(_object 45))))))
					)
				)
			)
			(_object
				(_cnst(_int i 42 0 8994(_arch)))
				(_prcs
					(line__8998(_arch 93 0 8998(_assignment(_trgt(95(_object 45)))(_sens(92(_object 45)))(_read(92(_object 45))))))
				)
			)
			(_part (92(_object 45))
			)
		)
		(_generate GEN_BRAM_WRDATA 0 9036(_for 43 )
			(_object
				(_cnst(_int i 43 0 9036(_arch)))
				(_prcs
					(line__9038(_arch 96 0 9038(_assignment(_trgt(41(_object 46)))(_sens(97(_object 46)))(_read(97(_object 46))))))
				)
			)
			(_part (97(_object 46))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~13 0 7326(_scalar (_range 379))))
			(_type(_int ~INTEGER~range~C_S_AXI_DATA_WIDTH-1~downto~0~13 0 7449(_scalar (_dto c 380 i 0))))
			(_type(_int ~INTEGER~range~{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH}/8-1~downto~0~13 0 8962(_scalar (_dto c 381 i 0))))
			(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~13 0 8980(_scalar (_dto c 382 i 0))))
			(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~1362 0 8994(_scalar (_range 383))))
			(_type(_int ~INTEGER~range~{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1}~downto~0~13 0 9036(_scalar (_dto c 384 i 0))))
			(_prcs
				(line__7254(_arch 18 0 7254(_assignment(_alias((AXI_AWREADY)(axi_wready_int)))(_simpleassign BUF)(_trgt(6))(_sens(59)))))
				(line__7259(_arch 19 0 7259(_assignment(_alias((AXI_WREADY)(axi_wready_int)))(_simpleassign BUF)(_trgt(10))(_sens(59)))))
				(line__7263(_arch 20 0 7263(_assignment(_alias((AXI_BRESP)(axi_bresp_int)))(_trgt(11))(_sens(61)))))
				(line__7264(_arch 21 0 7264(_assignment(_alias((AXI_BVALID)(axi_bvalid_int)))(_simpleassign BUF)(_trgt(12))(_sens(62)))))
				(line__7268(_arch 22 0 7268(_assignment(_alias((AXI_ARREADY)(axi_arready_int)))(_simpleassign BUF)(_trgt(16))(_sens(55)))))
				(line__7272(_arch 23 0 7272(_assignment(_trgt(18))(_sens(67)(105)))))
				(line__7278(_arch 24 0 7278(_assignment(_alias((AXI_RVALID)(axi_rvalid_int)))(_simpleassign BUF)(_trgt(20))(_sens(71)))))
				(line__7279(_arch 25 0 7279(_assignment(_alias((AXI_RLAST)(axi_rlast_int)))(_simpleassign BUF)(_trgt(19))(_sens(74)))))
				(REG_ARESETN(_arch 26 0 7287(_prcs(_trgt(48)(49))(_sens(0)(48)(1))(_dssslsensitivity 1))))
				(line__7300(_arch 27 0 7300(_assignment(_trgt(50))(_sens(48)(49)))))
				(line__7497(_arch 35 0 7497(_assignment(_trgt(61))(_sens(111)))))
				(REG_BVALID_CNT(_arch 36 0 7508(_prcs(_trgt(66))(_sens(0)(63)(65)(66)(1))(_dssslsensitivity 1))))
				(line__7533(_arch 37 0 7533(_assignment(_trgt(65))(_sens(62)(66)(13)))))
				(REG_BVALID(_arch 38 0 7539(_prcs(_trgt(62))(_sens(0)(65)(66)(1))(_dssslsensitivity 1))))
				(line__7567(_arch 39 0 7567(_assignment(_trgt(67)))))
				(LITE_SM_REG_PROCESS(_arch 57 0 8421(_prcs(_trgt(51)(54)(59)(70)(73))(_sens(0)(52)(53)(58)(69)(72)(1))(_dssslsensitivity 1))))
				(line__8923(_arch 83 0 8923(_assignment(_alias((bram_en_a_int)(bram_en_a_cmb)))(_simpleassign BUF)(_trgt(90))(_sens(88)))))
				(line__8928(_arch 84 0 8928(_assignment(_trgt(38))(_sens(90)(1)))))
				(line__8971(_arch 89 0 8971(_assignment(_trgt(40))(_sens(95)))))
				(line__8972(_arch 90 0 8972(_assignment(_trgt(45))(_sens(96)))))
				(line__9043(_arch 97 0 9043(_assignment(_trgt(46)))))
				(line__9044(_arch 98 0 9044(_assignment(_trgt(44)))))
			)
		)
	)
	(_generate GEN_RD_CMD_OPT 0 9050(_if 385)
		(_generate GEN_NO_REGS 0 9070(_if 386)
			(_generate GEN_DIS_ECC 0 9096(_if 387)
				(_object
					(_prcs
						(line__9097(_arch 112 0 9097(_assignment(_alias((Enable_ECC)(_string \"0"\)))(_trgt(112)))))
					)
				)
			)
			(_object
				(_prcs
					(line__9073(_arch 99 0 9073(_assignment(_alias((AXI_CTRL_AWREADY)(_string \"0"\)))(_trgt(23)))))
					(line__9074(_arch 100 0 9074(_assignment(_alias((AXI_CTRL_WREADY)(_string \"0"\)))(_trgt(27)))))
					(line__9075(_arch 101 0 9075(_assignment(_trgt(28)))))
					(line__9076(_arch 102 0 9076(_assignment(_alias((AXI_CTRL_BVALID)(_string \"0"\)))(_trgt(29)))))
					(line__9077(_arch 103 0 9077(_assignment(_alias((AXI_CTRL_ARREADY)(_string \"0"\)))(_trgt(33)))))
					(line__9078(_arch 104 0 9078(_assignment(_trgt(34)))))
					(line__9079(_arch 105 0 9079(_assignment(_trgt(35)))))
					(line__9080(_arch 106 0 9080(_assignment(_alias((AXI_CTRL_RVALID)(_string \"0"\)))(_trgt(36)))))
					(line__9083(_arch 107 0 9083(_assignment(_trgt(106)))))
					(line__9084(_arch 108 0 9084(_assignment(_trgt(107)))))
					(line__9087(_arch 109 0 9087(_assignment(_alias((ECC_Interrupt)(_string \"0"\)))(_trgt(2)))))
					(line__9088(_arch 110 0 9088(_assignment(_alias((ECC_UE)(_string \"0"\)))(_trgt(3)))))
					(line__9090(_arch 111 0 9090(_assignment(_alias((BRAM_Addr_En)(_string \"0"\)))(_trgt(120)))))
				)
			)
		)
		(_generate GEN_REGS 0 9132(_if 388)
			(_inst I_LITE_ECC_REG 0 9147(_ent . lite_ecc_reg)
				(_gen
					((C_S_AXI_PROTOCOL)(_code 389))
					((C_S_AXI_ADDR_WIDTH)(_code 390))
					((C_S_AXI_DATA_WIDTH)(_code 391))
					((C_SINGLE_PORT_BRAM)(_code 392))
					((C_S_AXI_CTRL_ADDR_WIDTH)(_code 393))
					((C_S_AXI_CTRL_DATA_WIDTH)(_code 394))
					((C_ECC_WIDTH)(_code 395))
					((C_FAULT_INJECT)(_code 396))
					((C_ECC_ONOFF_RESET_VALUE)(_code 397))
					((C_CE_FAILING_REGISTERS)(_code 398))
					((C_UE_FAILING_REGISTERS)(_code 399))
					((C_ECC_STATUS_REGISTERS)(_code 400))
					((C_ECC_ONOFF_REGISTER)(_code 401))
					((C_CE_COUNTER_WIDTH)(_code 402))
				)
				(_port
					((S_AXI_AClk)(S_AXI_AClk))
					((S_AXI_AResetn)(S_AXI_AResetn))
					((Interrupt)(ECC_Interrupt))
					((ECC_UE)(ECC_UE))
					((AXI_CTRL_AWVALID)(AXI_CTRL_AWVALID))
					((AXI_CTRL_AWREADY)(AXI_CTRL_AWREADY))
					((AXI_CTRL_AWADDR)(AXI_CTRL_AWADDR))
					((AXI_CTRL_WDATA)(AXI_CTRL_WDATA))
					((AXI_CTRL_WVALID)(AXI_CTRL_WVALID))
					((AXI_CTRL_WREADY)(AXI_CTRL_WREADY))
					((AXI_CTRL_BRESP)(AXI_CTRL_BRESP))
					((AXI_CTRL_BVALID)(AXI_CTRL_BVALID))
					((AXI_CTRL_BREADY)(AXI_CTRL_BREADY))
					((AXI_CTRL_ARADDR)(AXI_CTRL_ARADDR))
					((AXI_CTRL_ARVALID)(AXI_CTRL_ARVALID))
					((AXI_CTRL_ARREADY)(AXI_CTRL_ARREADY))
					((AXI_CTRL_RDATA)(AXI_CTRL_RDATA))
					((AXI_CTRL_RRESP)(AXI_CTRL_RRESP))
					((AXI_CTRL_RVALID)(AXI_CTRL_RVALID))
					((AXI_CTRL_RREADY)(AXI_CTRL_RREADY))
					((Enable_ECC)(Enable_ECC))
					((FaultInjectClr)(FaultInjectClr))
					((CE_Failing_We)(CE_Failing_We))
					((CE_CounterReg_Inc)(CE_Failing_We))
					((Sl_CE)(Sl_CE))
					((Sl_UE)(Sl_UE))
					((BRAM_Addr_A)(BRAM_Addr_A_i(_range 403)))
					((BRAM_Addr_B)(BRAM_Addr_B_i(_range 404)))
					((BRAM_Addr_En)(BRAM_Addr_En))
					((Active_Wr)(Active_Wr))
					((FaultInjectData)(FaultInjectData))
					((FaultInjectECC)(FaultInjectECC))
				)
			)
			(_object
				(_prcs
					(line__9221(_arch 115 0 9221(_assignment(_trgt(98))(_sens(64)))))
					(line__9222(_arch 116 0 9222(_assignment(_trgt(99))(_sens(110)(112)))))
					(line__9223(_arch 117 0 9223(_assignment(_trgt(119))(_sens(113)(114)(115)(116)))))
					(REG_BVALID_CNT(_arch 118 0 9230(_prcs(_trgt(64))(_sens(0)(63)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_RL_CNT_REG 0 9322(_if 405)
			(_generate GEN_RL_CNT 0 9336(_for 91 )
				(_object
					(_cnst(_int i 91 0 9336(_arch)))
					(_prcs
						(line__9338(_arch 130 0 9338(_prcs(_trgt(81(_object 47))(81(_object 47)))(_sens(0)(81(_index 406))(1))(_dssslsensitivity 1)(_read(81(_index 407))))))
					)
				)
			)
			(_generate GEN_RL_CNT_WR_REG_ECC 0 9353(_if 408)
				(_generate GEN_RL_CNT_WR 0 9398(_for 92 )
					(_object
						(_cnst(_int i 92 0 9398(_arch)))
						(_prcs
							(line__9400(_arch 138 0 9400(_prcs(_trgt(82(_object 48))(82(_object 48)))(_sens(0)(82(_index 409))(1))(_dssslsensitivity 1)(_read(82(_index 410))))))
						)
					)
				)
				(_object
					(_type(_int ~INTEGER~range~C_READ_LATENCY-1~downto~1~1365 0 9398(_scalar (_dto c 411 i 1))))
					(_prcs
						(line__9355(_arch 133 0 9355(_assignment(_trgt(85))(_sens(51)(75)(5)(9)(15)))))
						(line__9356(_arch 134 0 9356(_assignment(_trgt(86))(_sens(62)(13)))))
						(line__9358(_arch 135 0 9358(_prcs(_trgt(84))(_sens(0)(83)(84)(85)(1))(_dssslsensitivity 1))))
						(line__9372(_arch 136 0 9372(_prcs(_trgt(83))(_sens(0)(83)(84))(_dssslsensitivity 1))))
						(GEN_RL_CNT_0_WR(_arch 137 0 9385(_prcs(_trgt(82(_object 6))(82(_object 6))(82(0)))(_sens(0)(60)(82(_index 412))(1))(_dssslsensitivity 1)(_read(82(_index 413))))))
					)
				)
			)
			(_object
				(_type(_int ~INTEGER~range~C_READ_LATENCY-1~downto~1~13 0 9336(_scalar (_dto c 414 i 1))))
				(_prcs
					(GEN_RL_CNT_0(_arch 129 0 9323(_prcs(_trgt(81(_object 6))(81(_object 6))(81(0)))(_sens(0)(56)(81(_index 415))(1))(_dssslsensitivity 1)(_read(81(_index 416))))))
					(line__9350(_arch 131 0 9350(_assignment(_trgt(57))(_sens(81(_index 417)))(_read(81(_index 418))))))
					(line__9352(_arch 132 0 9352(_assignment(_trgt(60))(_sens(5)(9)))))
				)
			)
		)
		(_generate GEN_NO_RL_CNT_REG 0 9414(_if 419)
			(_object
				(_prcs
					(line__9415(_arch 139 0 9415(_assignment(_trgt(81)))))
					(line__9416(_arch 140 0 9416(_assignment(_trgt(82)))))
					(line__9417(_arch 141 0 9417(_assignment(_trgt(57))(_sens(56)))))
				)
			)
		)
		(_generate GEN_ADDR 0 9426(_for 85 )
			(_generate GEN_ADDR_SNG_PORT 0 9435(_if 420)
				(_object
					(_prcs
						(line__9448(_arch 142 0 9448(_assignment(_trgt(92(_object 49)))(_sens(51)(4(_object 49))(14(_object 49))(15))(_read(4(_object 49))(14(_object 49))))))
					)
				)
			)
			(_generate GEN_ADDR_DUAL_PORT 0 9464(_if 421)
				(_object
					(_prcs
						(line__9466(_arch 143 0 9466(_assignment(_trgt(92(_object 49)))(_sens(4(_object 49)))(_read(4(_object 49))))))
						(line__9467(_arch 144 0 9467(_assignment(_trgt(94(_object 49)))(_sens(14(_object 49)))(_read(14(_object 49))))))
					)
				)
				(_part (4(_object 49))(14(_object 49))
				)
			)
			(_object
				(_cnst(_int i 85 0 9426(_arch)))
			)
		)
		(_generate GEN_ARREADY 0 9490(_if 422)
			(_generate GEN_ARREADY_RL 0 9493(_if 423)
				(_object
					(_prcs
						(REG_ARREADY(_arch 145 0 9495(_prcs(_trgt(55))(_sens(0)(50)(55)(74)(1)(15)(21))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate GEN_ARREADY_NORL 0 9513(_if 424)
				(_object
					(_sig(_int axi_arready_1st_addr -3 0 9514(_arch(_uni((i 2))))))
					(_sig(_int rd_active -3 0 9515(_arch(_uni((i 2))))))
					(_sig(_int rd_active_int -3 0 9516(_arch(_uni((i 2))))))
					(_sig(_int rd_cmd_reg -3 0 9517(_arch(_uni((i 2))))))
					(_prcs
						(line__9519(_arch 146 0 9519(_prcs(_trgt(142))(_sens(0)(1)(143))(_dssslsensitivity 1))))
						(line__9530(_arch 147 0 9530(_prcs(_trgt(144))(_sens(0)(55)(1)(15)(143))(_dssslsensitivity 1))))
						(line__9543(_arch 148 0 9543(_prcs(_trgt(141))(_sens(0)(50)(1)(15)(141))(_dssslsensitivity 1))))
						(line__9559(_arch 149 0 9559(_assignment(_trgt(143))(_sens(71)(21)(142)(144)))))
						(line__9562(_arch 150 0 9562(_assignment(_trgt(55))(_sens(49)(141)(143)))))
					)
				)
			)
		)
		(_generate GEN_ARREADY_ECC 0 9576(_if 425)
			(_object
				(_prcs
					(line__9578(_arch 151 0 9578(_assignment(_alias((axi_arready_int)(axi_arready_reg)))(_simpleassign BUF)(_trgt(55))(_sens(54)))))
				)
			)
		)
		(_generate GEN_WRDATA 0 9601(_for 86 )
			(_generate GEN_NO_ECC 0 9610(_if 426)
				(_object
					(_prcs
						(line__9612(_arch 152 0 9612(_assignment(_trgt(97(_object 50)))(_sens(7(_object 50)))(_read(7(_object 50))))))
					)
				)
				(_part (7(_object 50))
				)
			)
			(_generate GEN_W_ECC 0 9623(_if 427)
				(_object
					(_prcs
						(line__9625(_arch 153 0 9625(_assignment(_trgt(97(_object 50)))(_sens(106(_object 50))(117(_object 50)))(_read(106(_object 50))(117(_object 50))))))
					)
				)
				(_part (106(_object 50))(117(_object 50))
				)
			)
			(_object
				(_cnst(_int i 86 0 9601(_arch)))
			)
		)
		(_generate GEN_R 0 9728(_if 428)
			(_object
				(_prcs
					(REG_RVALID(_arch 159 0 9738(_prcs(_trgt(71))(_sens(0)(57)(69)(71)(74)(1)(21))(_dssslsensitivity 1))))
					(REG_RLAST(_arch 160 0 9767(_prcs(_trgt(74))(_sens(0)(57)(72)(74)(1)(21))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_R_ECC 0 9799(_if 429)
			(_object
				(_prcs
					(REG_RVALID(_arch 161 0 9809(_prcs(_trgt(71))(_sens(0)(70)(71)(74)(1)(21))(_dssslsensitivity 1))))
					(REG_RLAST(_arch 162 0 9837(_prcs(_trgt(74))(_sens(0)(73)(74)(1)(21))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate RDATA_NO_ECC 0 9878(_if 430)
			(_generate GEN_RDATA_SNG_PORT 0 9888(_if 431)
				(_object
					(_prcs
						(line__9890(_arch 164 0 9890(_assignment(_trgt(76(_range 432)))(_sens(42(_range 433)))(_read(42(_range 434))))))
					)
				)
			)
			(_generate GEN_RDATA_DUAL_PORT 0 9899(_if 435)
				(_object
					(_prcs
						(line__9901(_arch 165 0 9901(_assignment(_trgt(76(_range 436)))(_sens(47(_range 437)))(_read(47(_range 438))))))
					)
				)
			)
			(_object
				(_prcs
					(line__9881(_arch 163 0 9881(_assignment(_trgt(17))(_sens(76)))))
				)
			)
		)
		(_generate RDATA_W_ECC 0 9913(_if 439)
			(_generate RDATA_W_HAMMING 0 9959(_if 440)
				(_inst PARITY_CHK4 0 9987(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 441))
						((C_SIZE)(_code 442))
					)
					(_port
						((InA)(syndrome_4_reg(t_0_1)))
						((Res)(syndrome_reg_i(4)))
					)
				)
				(_inst PARITY_CHK6 0 9995(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 443))
						((C_SIZE)(_code 444))
					)
					(_port
						((InA)(syndrome_6_reg(t_0_5)))
						((Res)(syndrome_reg_i(6)))
					)
				)
				(_generate GEN_CORR_32 0 10008(_for 97 )
					(_inst CORR_ONE_BIT_32 0 10016(_ent . Correct_One_Bit)
						(_gen
							((C_USE_LUT6)(_code 445))
							((Correct_Value)(_code 446))
						)
						(_port
							((DIn)(axi_rdata_int(_index 447)))
							((Syndrome)(syndrome_reg_i))
							((DCorr)(axi_rdata_int_corr(_index 448)))
						)
					)
					(_object
						(_cnst(_int i 97 0 10008(_arch)))
					)
				)
				(_object
					(_type(_int ~INTEGER~range~0~to~C_S_AXI_DATA_WIDTH-1~1384 0 10008(_scalar (_to i 0 c 449))))
					(_prcs
						(REG_SYNDROME(_arch 169 0 9971(_prcs(_trgt(124)(125)(126))(_sens(0)(121)(122)(123))(_dssslsensitivity 1))))
						(line__9985(_arch 170 0 9985(_assignment(_alias((syndrome_reg_i(t_0_3))(syndrome_reg(t_0_3))))(_trgt(127(t_0_3)))(_sens(124(t_0_3))))))
						(line__9993(_arch 171 0 9993(_assignment(_alias((syndrome_reg_i(5))(syndrome_reg(5))))(_trgt(127(5)))(_sens(124(5))))))
					)
				)
				(_part (124(5))
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~6~1374 0 9915(_scalar (_to i 0 i 6))))
				(_type(_int syndrome_bits 0 9915(_array -3((_to i 0 i 6)))))
				(_type(_int ~NATURAL~range~0~to~31~1375 0 9916(_scalar (_to i 0 i 31))))
				(_type(_int correct_data_table_type 0 9916(_array 94((_to i 0 i 31)))))
				(_cnst(_int correct_data_table 96 0 9917(_arch((0(_string \"1100001"\))(1(_string \"1010001"\))(2(_string \"0110001"\))(3(_string \"1110001"\))(4(_string \"1001001"\))(5(_string \"0101001"\))(6(_string \"1101001"\))(7(_string \"0011001"\))(8(_string \"1011001"\))(9(_string \"0111001"\))(10(_string \"1111001"\))(11(_string \"1000101"\))(12(_string \"0100101"\))(13(_string \"1100101"\))(14(_string \"0010101"\))(15(_string \"1010101"\))(16(_string \"0110101"\))(17(_string \"1110101"\))(18(_string \"0001101"\))(19(_string \"1001101"\))(20(_string \"0101101"\))(21(_string \"1101101"\))(22(_string \"0011101"\))(23(_string \"1011101"\))(24(_string \"0111101"\))(25(_string \"1111101"\))(26(_string \"1000011"\))(27(_string \"0100011"\))(28(_string \"1100011"\))(29(_string \"0010011"\))(30(_string \"1010011"\))(31(_string \"0110011"\))))))
				(_prcs
					(line__9933(_arch 166 0 9933(_assignment(_trgt(17))(_sens(76)(77)(105)(112)))))
					(line__9935(_arch 167 0 9935(_assignment(_trgt(108(_range 450)))(_sens(77(_range 451)))(_read(77(_range 452))))))
					(REG_RDATA(_arch 168 0 9940(_prcs(_simple)(_trgt(76(_range 453))(76))(_sens(0))(_read(109(_range 454))(1)))))
				)
			)
		)
		(_generate GEN_SM_CMB_PROCESS_RL 0 10077(_if 455)
			(_object
				(_prcs
					(LITE_SM_CMB_PROCESS(_arch 172 0 10078(_prcs(_simple)(_trgt(52)(53)(58)(63)(69)(72)(87)(88)(89))(_sens(51)(66)(71)(75)(81)(83)(5)(8)(9)(15)(21))(_read(74)))))
				)
			)
		)
		(_generate GEN_SM_CMB_PROCESS_NORL 0 10367(_if 456)
			(_object
				(_prcs
					(LITE_SM_CMB_PROCESS(_arch 173 0 10368(_prcs(_simple)(_trgt(52)(53)(58)(63)(69)(72)(87)(88)(89))(_sens(51)(55)(66)(71)(74)(81)(5)(8)(9)(15)(21)))))
				)
			)
		)
		(_generate GEN_ECC 0 10671(_if 457)
			(_generate GEN_WRDATA_CMB 0 10776(_for 118 )
				(_object
					(_cnst(_int i 118 0 10776(_arch)))
					(_prcs
						(line__10779(_arch 180 0 10779(_assignment(_trgt(118(_range 458)))(_sens(108(_range 459))(115)(147(_range 460))(149(_object 56)))(_read(108(_range 461))(147(_range 462))(149(_object 56))))))
					)
				)
			)
			(_generate GEN_HAMMING_ECC 0 10819(_if 463)
				(_inst CHK_HANDLER_WR_32 0 10829(_ent . checkbit_handler)
					(_gen
						((C_ENCODE)(_code 464))
						((C_USE_LUT6)(_code 465))
					)
					(_port
						((DataIn)(WrData))
						((CheckIn)(_code 466))
						((CheckOut)(WrECC))
						((Syndrome)(_open))
						((Syndrome_4)(_open))
						((Syndrome_6)(_open))
						((Syndrome_Chk)(_code 467))
						((Enable_ECC)(_code 468))
						((UE_Q)(_code 469))
						((CE_Q)(_code 470))
						((UE)(_open))
						((CE)(_open))
					)
				)
				(_inst CHK_HANDLER_RD_32 0 10856(_ent . checkbit_handler)
					(_gen
						((C_ENCODE)(_code 471))
						((C_USE_LUT6)(_code 472))
					)
					(_port
						((DataIn)(bram_din_a_i(_range 473)))
						((CheckIn)(bram_din_a_i(_range 474)))
						((CheckOut)(_open))
						((Syndrome)(Syndrome))
						((Syndrome_4)(Syndrome_4))
						((Syndrome_6)(Syndrome_6))
						((Syndrome_Chk)(syndrome_reg_i))
						((Enable_ECC)(Enable_ECC))
						((UE_Q)(UE_Q))
						((CE_Q)(CE_Q))
						((UE)(Sl_UE_i))
						((CE)(Sl_CE_i))
					)
				)
			)
			(_generate GEN_HSIAO_ECC 0 10897(_if 475)
				(_inst ECC_GEN_HSIAO 0 10920(_ent . ecc_gen)
					(_gen
						((CODE_WIDTH)(_code 476))
						((ECC_WIDTH)(_code 477))
						((DATA_WIDTH)(_code 478))
					)
					(_port
						((h_rows)(h_rows(_range 479)))
					)
				)
				(_generate GEN_RD_ECC 0 10953(_for 130 )
					(_object
						(_cnst(_int m 130 0 10953(_arch)))
						(_prcs
							(line__10955(_arch 185 0 10955(_assignment(_trgt(152(_object 61)))(_sens(151(_range 480))(156(_range 481)))(_read(151(_range 482))(156(_range 483))))))
						)
					)
				)
				(_generate H_COL 0 10971(_for 131 )
					(_generate H_BIT 0 10973(_for 133 )
						(_object
							(_cnst(_int p 133 0 10973(_arch)))
							(_prcs
								(line__10975(_arch 187 0 10975(_assignment(_trgt(155(_object 62(_object 63))))(_sens(156(_index 484)))(_read(156(_index 485))))))
							)
						)
						(_part (156(_index 486))
						)
					)
					(_object
						(_cnst(_int n 131 0 10971(_arch)))
						(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~13131 0 10973(_scalar (_to i 0 c 487))))
					)
				)
				(_generate GEN_FLIP_BIT 0 10980(_for 132 )
					(_object
						(_cnst(_int r 132 0 10980(_arch)))
						(_prcs
							(line__10982(_arch 188 0 10982(_assignment(_trgt(157(_object 64)))(_sens(153)(155(_object 64)))(_read(155(_object 64))))))
						)
					)
				)
				(_object
					(_cnst(_int CODE_WIDTH -2 0 10899(_arch gms(_code 488))))
					(_cnst(_int ECC_WIDTH -2 0 10900(_arch gms(_code 489))))
					(_type(_int ~INTEGER~range~C_S_AXI_DATA_WIDTH-1~downto~0~13109 0 10902(_scalar (_dto c 490 i 0))))
					(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~13110 0 10902(_scalar (_dto c 491 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~13111 0 10902(_array -3((_dto c 492 i 0)))))
					(_type(_int type_int0 0 10902(_array 121((_dto c 493 i 0)))))
					(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~13112 0 10904(_scalar (_dto c 494 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~13113 0 10904(_array -3((_dto c 495 i 0)))))
					(_sig(_int syndrome_ns 124 0 10904(_arch(_uni))))
					(_sig(_int syndrome_r 124 0 10905(_arch(_uni))))
					(_type(_int ~NATURAL~range~C_S_AXI_DATA_WIDTH-1~downto~0~13114 0 10907(_scalar (_dto c 496 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13115 0 10907(_array -3((_dto c 497 i 0)))))
					(_sig(_int ecc_rddata_r 126 0 10907(_arch(_uni))))
					(_sig(_int h_matrix 122 0 10908(_arch(_uni))))
					(_type(_int ~NATURAL~range~CODE_WIDTH*ECC_WIDTH-1~downto~0~13116 0 10910(_scalar (_dto c 498 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{CODE_WIDTH*ECC_WIDTH-1~downto~0}~13117 0 10910(_array -3((_dto c 499 i 0)))))
					(_sig(_int h_rows 128 0 10910(_arch(_uni))))
					(_sig(_int flip_bits 126 0 10911(_arch(_uni))))
					(_cnst(_int DQ_WIDTH -2 0 10935(_prcs 0 gms(_code 500))))
					(_type(_int ~STD_LOGIC_VECTOR{DQ_WIDTH-1~downto~C_S_AXI_DATA_WIDTH}~13120 0 10936(_array -3((_range 501)))))
					(_var(_int ecc_wrdata_tmp 129 0 10936(_prcs 0)))
					(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~13126 0 10953(_scalar (_to i 0 c 502))))
					(_type(_int ~INTEGER~range~0~to~C_S_AXI_DATA_WIDTH-1~13130 0 10971(_scalar (_to i 0 c 503))))
					(_type(_int ~INTEGER~range~0~to~C_S_AXI_DATA_WIDTH-1~13132 0 10980(_scalar (_to i 0 c 504))))
					(_prcs
						(HSIAO_ECC(_arch 184 0 10933(_prcs(_simple)(_trgt(145(_range 505)))(_sens(117)(156)))))
						(REG_SYNDROME(_arch 186 0 10960(_prcs(_trgt(153)(154))(_sens(0)(151(_range 506))(152))(_dssslsensitivity 1)(_read(151(_range 507))))))
						(line__10986(_arch 189 0 10986(_assignment(_trgt(77(_range 508)))(_sens(154(_range 509))(157(_range 510)))(_read(154(_range 511))(157(_range 512))))))
						(line__10989(_arch 190 0 10989(_assignment(_trgt(104))(_sens(153(_range 513))(153(_range 514)))(_read(153(_range 515))(153(_range 516))))))
						(line__10990(_arch 191 0 10990(_assignment(_trgt(105))(_sens(153(_range 517))(153(_range 518)))(_read(153(_range 519))(153(_range 520))))))
					)
				)
			)
			(_generate GEN_DIN_A 0 11028(_if 521)
				(_generate GEN_DIN_A_HAMMING 0 11036(_if 522)
					(_object
						(_prcs
							(line__11038(_arch 195 0 11038(_assignment(_trgt(150(_range 523)))(_sens(42(_range 524)))(_read(42(_range 525))))))
						)
					)
				)
				(_generate GEN_DIN_A_HSIAO 0 11048(_if 526)
					(_object
						(_prcs
							(line__11050(_arch 196 0 11050(_assignment(_trgt(151))(_sens(42(_range 527)))(_read(42(_range 528))))))
						)
					)
				)
			)
			(_generate GEN_DIN_B 0 11065(_if 529)
				(_generate GEN_DIN_B_HAMMING 0 11073(_if 530)
					(_object
						(_prcs
							(line__11075(_arch 197 0 11075(_assignment(_trgt(150(_range 531)))(_sens(114)(42(_range 532))(47(_range 533)))(_read(42(_range 534))(47(_range 535))))))
						)
					)
				)
				(_generate GEN_DIN_B_HSIAO 0 11088(_if 536)
					(_object
						(_prcs
							(line__11090(_arch 198 0 11090(_assignment(_trgt(151))(_sens(114)(42(_range 537))(47(_range 538)))(_read(42(_range 539))(47(_range 540))))))
						)
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~6~1385 0 10673(_scalar (_to i 0 i 6))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~1386 0 10673(_array -3((_to i 0 i 6)))))
				(_cnst(_int null7 99 0 10673(_arch(_string \"0000000"\))))
				(_type(_int ~NATURAL~range~C_INT_ECC_WIDTH-1~downto~0~1387 0 10675(_scalar (_dto c 541 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_INT_ECC_WIDTH-1~downto~0}~1388 0 10675(_array -3((_dto c 542 i 0)))))
				(_sig(_int WrECC 101 0 10675(_arch(_uni))))
				(_type(_int ~NATURAL~range~C_ECC_WIDTH-1~downto~0~1389 0 10676(_scalar (_dto c 543 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_ECC_WIDTH-1~downto~0}~1390 0 10676(_array -3((_dto c 544 i 0)))))
				(_sig(_int WrECC_i 103 0 10676(_arch(_uni((_others(i 2)))))))
				(_type(_int ~NATURAL~range~C_S_AXI_DATA_WIDTH-1~downto~0~1391 0 10677(_scalar (_dto c 545 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1392 0 10677(_array -3((_dto c 546 i 0)))))
				(_sig(_int wrdata_i 105 0 10677(_arch(_uni))))
				(_sig(_int AXI_WDATA_Q 105 0 10678(_arch(_uni))))
				(_type(_int ~NATURAL~range~{C_S_AXI_DATA_WIDTH/8-1}~downto~0~1393 0 10679(_scalar (_dto c 547 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH/8-1}~downto~0}~1394 0 10679(_array -3((_dto c 548 i 0)))))
				(_sig(_int AXI_WSTRB_Q 107 0 10679(_arch(_uni))))
				(_type(_int ~NATURAL~range~0~to~C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~1395 0 10681(_scalar (_to i 0 c 549))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1}~1396 0 10681(_array -3((_to i 0 c 550)))))
				(_sig(_int bram_din_a_i 109 0 10681(_arch(_uni((_others(i 2)))))))
				(_type(_int ~NATURAL~range~C_S_AXI_DATA_WIDTH+C_INT_ECC_WIDTH-1~downto~0~1397 0 10682(_scalar (_dto c 551 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_INT_ECC_WIDTH-1~downto~0}~1398 0 10682(_array -3((_dto c 552 i 0)))))
				(_sig(_int bram_rddata_in 111 0 10682(_arch(_uni((_others(i 2)))))))
				(_type(_int ~NATURAL~range~0~to~6~1399 0 10685(_scalar (_to i 0 i 6))))
				(_type(_int syndrome_bits 0 10685(_array -3((_to i 0 i 6)))))
				(_type(_int ~NATURAL~range~0~to~31~13100 0 10686(_scalar (_to i 0 i 31))))
				(_type(_int correct_data_table_type 0 10686(_array 113((_to i 0 i 31)))))
				(_cnst(_int correct_data_table 115 0 10688(_arch((0(_string \"1100001"\))(1(_string \"1010001"\))(2(_string \"0110001"\))(3(_string \"1110001"\))(4(_string \"1001001"\))(5(_string \"0101001"\))(6(_string \"1101001"\))(7(_string \"0011001"\))(8(_string \"1011001"\))(9(_string \"0111001"\))(10(_string \"1111001"\))(11(_string \"1000101"\))(12(_string \"0100101"\))(13(_string \"1100101"\))(14(_string \"0010101"\))(15(_string \"1010101"\))(16(_string \"0110101"\))(17(_string \"1110101"\))(18(_string \"0001101"\))(19(_string \"1001101"\))(20(_string \"0101101"\))(21(_string \"1101101"\))(22(_string \"0011101"\))(23(_string \"1011101"\))(24(_string \"0111101"\))(25(_string \"1111101"\))(26(_string \"1000011"\))(27(_string \"0100011"\))(28(_string \"1100011"\))(29(_string \"0010011"\))(30(_string \"1010011"\))(31(_string \"0110011"\))))))
				(_type(_int ~NATURAL~range~0~to~6~13101 0 10699(_scalar (_to i 0 i 6))))
				(_type(_int bool_array 0 10699(_array -5((_to i 0 i 6)))))
				(_cnst(_int inverted_bit 117 0 10700(_arch(((i 0))((i 0))((i 1))((i 0))((i 1))((i 0))((i 0))))))
				(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH_BYTES-1~downto~0~13102 0 10776(_scalar (_dto c 553 i 0))))
				(_prcs
					(line__10706(_arch 175 0 10706(_assignment(_trgt(120))(_sens(87)(90)(91)))))
					(REG_RMW_SIGS(_arch 176 0 10715(_prcs(_trgt(114)(115)(116))(_sens(0)(113)(114)(115)(1))(_dssslsensitivity 1))))
					(line__10736(_arch 177 0 10736(_assignment(_trgt(113))(_sens(52)))))
					(STORE_WRITE_DBUS(_arch 178 0 10740(_prcs(_trgt(148)(149))(_sens(0)(1)(7)(8))(_dssslsensitivity 1)(_read(9)))))
					(line__10757(_arch 179 0 10757(_assignment(_trgt(147))(_sens(115)(7)(148)))))
					(REG_WRDATA(_arch 181 0 10786(_prcs(_trgt(117))(_sens(0)(118))(_dssslsensitivity 1))))
					(line__10801(_arch 182 0 10801(_assignment(_trgt(97(_index 554))))))
					(line__10802(_arch 183 0 10802(_assignment(_trgt(97(_range 555)))(_sens(107)(145)))))
					(CORR_REG(_arch 192 0 10999(_prcs(_trgt(110)(111))(_sens(0)(71)(104)(105)(112)(115)(21))(_dssslsensitivity 1))))
					(line__11016(_arch 193 0 11016(_assignment(_alias((Sl_CE)(CE_Q)))(_simpleassign BUF)(_trgt(102))(_sens(110)))))
					(line__11017(_arch 194 0 11017(_assignment(_alias((Sl_UE)(UE_Q)))(_simpleassign BUF)(_trgt(103))(_sens(111)))))
					(line__11101(_arch 199 0 11101(_assignment(_trgt(109(_range 556)))(_sens(150(_range 557))(151(_range 558)))(_read(150(_range 559))(151(_range 560))))))
				)
			)
		)
		(_generate GEN_BRAM_EN_DUAL_PORT 0 11141(_if 561)
			(_object
				(_prcs
					(line__11143(_arch 202 0 11143(_assignment(_alias((bram_en_b_int)(bram_en_b_cmb)))(_simpleassign BUF)(_trgt(91))(_sens(89)))))
					(line__11144(_arch 203 0 11144(_assignment(_alias((BRAM_En_B)(bram_en_b_int)))(_simpleassign BUF)(_trgt(43))(_sens(91)))))
				)
			)
		)
		(_generate GEN_BRAM_EN_SNG_PORT 0 11154(_if 562)
			(_object
				(_prcs
					(line__11156(_arch 204 0 11156(_assignment(_alias((BRAM_En_B)(_string \"0"\)))(_trgt(43)))))
				)
			)
		)
		(_generate GEN_BRAM_WE 0 11167(_for 87 )
			(_object
				(_cnst(_int i 87 0 11167(_arch)))
				(_prcs
					(line__11169(_arch 205 0 11169(_assignment(_trgt(39(_object 65)))(_sens(87(_object 65)))(_read(87(_object 65))))))
				)
			)
			(_part (87(_object 65))
			)
		)
		(_generate GEN_L_BRAM_ADDR 0 11185(_for 88 )
			(_object
				(_cnst(_int i 88 0 11185(_arch)))
				(_prcs
					(line__11187(_arch 208 0 11187(_assignment(_trgt(95(_object 66))))))
					(line__11188(_arch 209 0 11188(_assignment(_trgt(96(_object 66))))))
				)
			)
		)
		(_generate GEN_U_BRAM_ADDR 0 11199(_for 89 )
			(_generate GEN_BRAM_ADDR_DUAL_PORT 0 11212(_if 563)
				(_object
					(_prcs
						(line__11214(_arch 211 0 11214(_assignment(_trgt(96(_object 67)))(_sens(94(_object 67)))(_read(94(_object 67))))))
					)
				)
				(_part (94(_object 67))
				)
			)
			(_generate GEN_BRAM_ADDR_SNG_PORT 0 11224(_if 564)
				(_object
					(_prcs
						(line__11226(_arch 212 0 11226(_assignment(_trgt(96(_object 67))))))
					)
				)
			)
			(_object
				(_cnst(_int i 89 0 11199(_arch)))
				(_prcs
					(line__11203(_arch 210 0 11203(_assignment(_trgt(95(_object 67)))(_sens(92(_object 67)))(_read(92(_object 67))))))
				)
			)
			(_part (92(_object 67))
			)
		)
		(_generate GEN_BRAM_WRDATA 0 11241(_for 90 )
			(_object
				(_cnst(_int i 90 0 11241(_arch)))
				(_prcs
					(line__11243(_arch 213 0 11243(_assignment(_trgt(41(_object 68)))(_sens(97(_object 68)))(_read(97(_object 68))))))
				)
			)
			(_part (97(_object 68))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~1366 0 9426(_scalar (_range 565))))
			(_type(_int ~INTEGER~range~C_S_AXI_DATA_WIDTH-1~downto~0~1367 0 9601(_scalar (_dto c 566 i 0))))
			(_type(_int ~INTEGER~range~{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH}/8-1~downto~0~13151 0 11167(_scalar (_dto c 567 i 0))))
			(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~13152 0 11185(_scalar (_dto c 568 i 0))))
			(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~13153 0 11199(_scalar (_range 569))))
			(_type(_int ~INTEGER~range~{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1}~downto~0~13154 0 11241(_scalar (_dto c 570 i 0))))
			(_prcs
				(line__9119(_arch 113 0 9119(_assignment(_trgt(56))(_sens(55)(15)))))
				(line__9120(_arch 114 0 9120(_assignment(_trgt(78))(_sens(71)(21)))))
				(line__9259(_arch 119 0 9259(_assignment(_alias((AXI_AWREADY)(axi_wready_int)))(_simpleassign BUF)(_trgt(6))(_sens(59)))))
				(line__9264(_arch 120 0 9264(_assignment(_alias((AXI_WREADY)(axi_wready_int)))(_simpleassign BUF)(_trgt(10))(_sens(59)))))
				(line__9268(_arch 121 0 9268(_assignment(_alias((AXI_BRESP)(axi_bresp_int)))(_trgt(11))(_sens(61)))))
				(line__9269(_arch 122 0 9269(_assignment(_alias((AXI_BVALID)(axi_bvalid_int)))(_simpleassign BUF)(_trgt(12))(_sens(62)))))
				(line__9273(_arch 123 0 9273(_assignment(_alias((AXI_ARREADY)(axi_arready_int)))(_simpleassign BUF)(_trgt(16))(_sens(55)))))
				(line__9277(_arch 124 0 9277(_assignment(_trgt(18))(_sens(67)(105)))))
				(line__9283(_arch 125 0 9283(_assignment(_alias((AXI_RVALID)(axi_rvalid_int)))(_simpleassign BUF)(_trgt(20))(_sens(71)))))
				(line__9284(_arch 126 0 9284(_assignment(_alias((AXI_RLAST)(axi_rlast_int)))(_simpleassign BUF)(_trgt(19))(_sens(74)))))
				(REG_ARESETN(_arch 127 0 9292(_prcs(_trgt(48)(49))(_sens(0)(48)(1))(_dssslsensitivity 1))))
				(line__9305(_arch 128 0 9305(_assignment(_trgt(50))(_sens(48)(49)))))
				(line__9649(_arch 154 0 9649(_assignment(_trgt(61))(_sens(111)))))
				(REG_BVALID_CNT(_arch 155 0 9660(_prcs(_trgt(66))(_sens(0)(63)(65)(66)(1))(_dssslsensitivity 1))))
				(line__9685(_arch 156 0 9685(_assignment(_trgt(65))(_sens(62)(66)(13)))))
				(REG_BVALID(_arch 157 0 9691(_prcs(_trgt(62))(_sens(0)(65)(66)(1))(_dssslsensitivity 1))))
				(line__9719(_arch 158 0 9719(_assignment(_trgt(67)))))
				(LITE_SM_REG_PROCESS(_arch 174 0 10622(_prcs(_trgt(51)(54)(59)(68)(70)(73)(75))(_sens(0)(52)(53)(58)(69)(72)(74)(1)(15))(_dssslsensitivity 1))))
				(line__11128(_arch 200 0 11128(_assignment(_alias((bram_en_a_int)(bram_en_a_cmb)))(_simpleassign BUF)(_trgt(90))(_sens(88)))))
				(line__11133(_arch 201 0 11133(_assignment(_trgt(38))(_sens(90)(1)))))
				(line__11176(_arch 206 0 11176(_assignment(_trgt(40))(_sens(95)))))
				(line__11177(_arch 207 0 11177(_assignment(_trgt(45))(_sens(96)))))
				(line__11248(_arch 214 0 11248(_assignment(_trgt(46)))))
				(line__11249(_arch 215 0 11249(_assignment(_trgt(44)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 6625(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 0 0 6625(_ent(_string \"AXI4LITE"\))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 6628 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 6631 \32\ (_ent gms((i 32)))))
		(_gen(_int C_SINGLE_PORT_BRAM -2 0 6634 \1\ (_ent gms((i 1)))))
		(_gen(_int C_S_AXI_CTRL_ADDR_WIDTH -2 0 6643 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_CTRL_DATA_WIDTH -2 0 6646 \32\ (_ent gms((i 32)))))
		(_gen(_int C_READ_LATENCY -2 0 6648 \1\ (_ent gms((i 1)))))
		(_gen(_int C_RD_CMD_OPTIMIZATION -2 0 6649 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC -2 0 6655 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_TYPE -2 0 6658 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_WIDTH -2 0 6661 \8\ (_ent gms((i 8)))))
		(_gen(_int C_FAULT_INJECT -2 0 6664 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_RESET_VALUE -2 0 6667 \1\ (_ent((i 1)))))
		(_gen(_int C_ENABLE_AXI_CTRL_REG_IF -2 0 6674 \0\ (_ent((i 0)))))
		(_gen(_int C_CE_FAILING_REGISTERS -2 0 6677 \0\ (_ent((i 0)))))
		(_gen(_int C_UE_FAILING_REGISTERS -2 0 6680 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_STATUS_REGISTERS -2 0 6683 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_REGISTER -2 0 6686 \0\ (_ent((i 0)))))
		(_gen(_int C_CE_COUNTER_WIDTH -2 0 6689 \0\ (_ent((i 0)))))
		(_port(_int S_AXI_ACLK -3 0 6702(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -3 0 6703(_ent(_in))))
		(_port(_int ECC_Interrupt -3 0 6705(_ent(_out((i 2))))))
		(_port(_int ECC_UE -3 0 6706(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 6710(_array -3((_dto c 571 i 0)))))
		(_port(_int AXI_AWADDR 1 0 6710(_ent(_in))))
		(_port(_int AXI_AWVALID -3 0 6711(_ent(_in))))
		(_port(_int AXI_AWREADY -3 0 6712(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 6726(_array -3((_dto c 572 i 0)))))
		(_port(_int AXI_WDATA 2 0 6726(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~12 0 6727(_array -3((_dto c 573 i 0)))))
		(_port(_int AXI_WSTRB 3 0 6727(_ent(_in))))
		(_port(_int AXI_WVALID -3 0 6728(_ent(_in))))
		(_port(_int AXI_WREADY -3 0 6729(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6738(_array -3((_dto i 1 i 0)))))
		(_port(_int AXI_BRESP 4 0 6738(_ent(_out))))
		(_port(_int AXI_BVALID -3 0 6739(_ent(_out))))
		(_port(_int AXI_BREADY -3 0 6740(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~122 0 6749(_array -3((_dto c 574 i 0)))))
		(_port(_int AXI_ARADDR 5 0 6749(_ent(_in))))
		(_port(_int AXI_ARVALID -3 0 6750(_ent(_in))))
		(_port(_int AXI_ARREADY -3 0 6751(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~124 0 6756(_array -3((_dto c 575 i 0)))))
		(_port(_int AXI_RDATA 6 0 6756(_ent(_out))))
		(_port(_int AXI_RRESP 4 0 6757(_ent(_out))))
		(_port(_int AXI_RLAST -3 0 6758(_ent(_out))))
		(_port(_int AXI_RVALID -3 0 6760(_ent(_out))))
		(_port(_int AXI_RREADY -3 0 6761(_ent(_in))))
		(_port(_int AXI_CTRL_AWVALID -3 0 6775(_ent(_in))))
		(_port(_int AXI_CTRL_AWREADY -3 0 6776(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~12 0 6777(_array -3((_dto c 576 i 0)))))
		(_port(_int AXI_CTRL_AWADDR 7 0 6777(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~12 0 6781(_array -3((_dto c 577 i 0)))))
		(_port(_int AXI_CTRL_WDATA 8 0 6781(_ent(_in))))
		(_port(_int AXI_CTRL_WVALID -3 0 6782(_ent(_in))))
		(_port(_int AXI_CTRL_WREADY -3 0 6783(_ent(_out))))
		(_port(_int AXI_CTRL_BRESP 4 0 6787(_ent(_out))))
		(_port(_int AXI_CTRL_BVALID -3 0 6788(_ent(_out))))
		(_port(_int AXI_CTRL_BREADY -3 0 6789(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~126 0 6793(_array -3((_dto c 578 i 0)))))
		(_port(_int AXI_CTRL_ARADDR 9 0 6793(_ent(_in))))
		(_port(_int AXI_CTRL_ARVALID -3 0 6794(_ent(_in))))
		(_port(_int AXI_CTRL_ARREADY -3 0 6795(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~128 0 6799(_array -3((_dto c 579 i 0)))))
		(_port(_int AXI_CTRL_RDATA 10 0 6799(_ent(_out))))
		(_port(_int AXI_CTRL_RRESP 4 0 6800(_ent(_out))))
		(_port(_int AXI_CTRL_RVALID -3 0 6801(_ent(_out))))
		(_port(_int AXI_CTRL_RREADY -3 0 6802(_ent(_in))))
		(_port(_int BRAM_En_A -3 0 6810(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+{C_ECC_WIDTH+7}/8-1~downto~0}~12 0 6811(_array -3((_dto c 580 i 0)))))
		(_port(_int BRAM_WE_A 11 0 6811(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1210 0 6812(_array -3((_dto c 581 i 0)))))
		(_port(_int BRAM_Addr_A 12 0 6812(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~12 0 6813(_array -3((_dto c 582 i 0)))))
		(_port(_int BRAM_WrData_A 13 0 6813(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~1212 0 6814(_array -3((_dto c 583 i 0)))))
		(_port(_int BRAM_RdData_A 14 0 6814(_ent(_in))))
		(_port(_int BRAM_En_B -3 0 6823(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+{C_ECC_WIDTH+7}/8-1~downto~0}~1214 0 6824(_array -3((_dto c 584 i 0)))))
		(_port(_int BRAM_WE_B 15 0 6824(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1216 0 6825(_array -3((_dto c 585 i 0)))))
		(_port(_int BRAM_Addr_B 16 0 6825(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~1218 0 6826(_array -3((_dto c 586 i 0)))))
		(_port(_int BRAM_WrData_B 17 0 6826(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~1220 0 6827(_array -3((_dto c 587 i 0)))))
		(_port(_int BRAM_RdData_B 18 0 6827(_ent(_in))))
		(_cnst(_int C_RESET_ACTIVE -3 0 6858(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 6861(_array -3((_dto i 1 i 0)))))
		(_cnst(_int RESP_OKAY 19 0 6861(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 6862(_array -3((_dto i 1 i 0)))))
		(_cnst(_int RESP_SLVERR 20 0 6862(_arch(_string \"10"\))))
		(_cnst(_int C_BRAM_ADDR_ADJUST_FACTOR -2 0 6874(_arch gms(_code 588))))
		(_cnst(_int C_BRAM_ADDR_ADJUST -2 0 6875(_arch gms(_code 589))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES -2 0 6877(_arch gms(_code 590))))
		(_cnst(_int C_INT_ECC_WIDTH -2 0 6880(_arch gms(_code 591))))
		(_cnst(_int C_USE_LUT6 -5 0 6887(_arch((i 1)))))
		(_sig(_int axi_aresetn_d1 -3 0 6895(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d2 -3 0 6896(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_re -3 0 6897(_arch(_uni((i 2))))))
		(_type(_int LITE_SM_TYPE 0 6906(_enum1 idle rd_latency rd_latency_wr sng_wr_data rd_data rmw_rd_data rmw_mod_data rmw_wr_data (_to i 0 i 7))))
		(_sig(_int lite_sm_cs 21 0 6916(_arch(_uni))))
		(_sig(_int lite_sm_ns 21 0 6916(_arch(_uni))))
		(_sig(_int axi_arready_cmb -3 0 6919(_arch(_uni((i 2))))))
		(_sig(_int axi_arready_reg -3 0 6920(_arch(_uni((i 2))))))
		(_sig(_int axi_arready_int -3 0 6921(_arch(_uni((i 2))))))
		(_sig(_int axi_araddr_cmd -3 0 6922(_arch(_uni((i 2))))))
		(_sig(_int axi_araddr_cmd_int -3 0 6923(_arch(_uni((i 2))))))
		(_sig(_int axi_wready_cmb -3 0 6929(_arch(_uni((i 2))))))
		(_sig(_int axi_wready_int -3 0 6930(_arch(_uni((i 2))))))
		(_sig(_int axi_wrcmd -3 0 6931(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 6937(_array -3((_dto i 1 i 0)))))
		(_sig(_int axi_bresp_int 22 0 6937(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_bvalid_int -3 0 6938(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_inc -3 0 6940(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_inc_d1 -3 0 6941(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_dec -3 0 6942(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 6943(_array -3((_dto i 2 i 0)))))
		(_sig(_int bvalid_cnt 23 0 6943(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rresp_int 22 0 6949(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_arvalid_r -3 0 6950(_arch(_uni((i 2))))))
		(_sig(_int axi_rvalid_set -3 0 6951(_arch(_uni((i 2))))))
		(_sig(_int axi_rvalid_set_r -3 0 6952(_arch(_uni((i 2))))))
		(_sig(_int axi_rvalid_int -3 0 6953(_arch(_uni((i 2))))))
		(_sig(_int axi_rlast_set -3 0 6954(_arch(_uni((i 2))))))
		(_sig(_int axi_rlast_set_r -3 0 6955(_arch(_uni((i 2))))))
		(_sig(_int axi_rlast_int -3 0 6956(_arch(_uni((i 2))))))
		(_sig(_int axi_rlast_int_r -3 0 6957(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 6958(_array -3((_dto c 592 i 0)))))
		(_sig(_int axi_rdata_int 24 0 6958(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rdata_int_corr 24 0 6959(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rdata_cmd -3 0 6960(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~1024~13 0 6961(_scalar (_to i 0 i 1024))))
		(_sig(_int rd_latency_count 25 0 6961(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1024~135 0 6962(_scalar (_to i 0 i 1024))))
		(_sig(_int rd_latency_count_wr 26 0 6962(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_READ_LATENCY~downto~0}~13 0 6963(_array -3((_dto c 593 i 0)))))
		(_sig(_int rl_count_reg 27 0 6963(_arch(_uni((_others(i 2)))))))
		(_sig(_int rl_count_wr_reg 27 0 6964(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~1024~136 0 6965(_scalar (_to i 0 i 1024))))
		(_sig(_int rl_count 28 0 6965(_arch(_uni))))
		(_sig(_int rl_cnt_en -3 0 6966(_arch(_uni((i 2))))))
		(_sig(_int axi_wr_start -3 0 6967(_arch(_uni((i 2))))))
		(_sig(_int axi_wr_end -3 0 6968(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+{C_ECC_WIDTH+7}/8-1~downto~0}~13 0 6974(_array -3((_dto c 594 i 0)))))
		(_sig(_int bram_we_a_int 29 0 6974(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_en_a_cmb -3 0 6975(_arch(_uni((i 2))))))
		(_sig(_int bram_en_b_cmb -3 0 6976(_arch(_uni((i 2))))))
		(_sig(_int bram_en_a_int -3 0 6977(_arch(_uni((i 2))))))
		(_sig(_int bram_en_b_int -3 0 6978(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~13 0 6980(_array -3((_range 595)))))
		(_sig(_int bram_addr_a_int 30 0 6980(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_a_int_q 30 0 6983(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_b_int 30 0 6986(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 6989(_array -3((_dto c 596 i 0)))))
		(_sig(_int BRAM_Addr_A_i 31 0 6989(_arch(_uni((_others(i 2)))))))
		(_sig(_int BRAM_Addr_B_i 31 0 6990(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~13 0 6991(_array -3((_dto c 597 i 0)))))
		(_sig(_int bram_wrdata_a_int 32 0 6991(_arch(_uni((_others(i 2)))))))
		(_sig(_int FaultInjectClr -3 0 7000(_arch(_uni((i 2))))))
		(_sig(_int CE_Failing_We -3 0 7001(_arch(_uni((i 2))))))
		(_sig(_int UE_Failing_We -3 0 7002(_arch(_uni((i 2))))))
		(_sig(_int CE_CounterReg_Inc -3 0 7003(_arch(_uni((i 2))))))
		(_sig(_int Sl_CE -3 0 7004(_arch(_uni((i 2))))))
		(_sig(_int Sl_UE -3 0 7005(_arch(_uni((i 2))))))
		(_sig(_int Sl_CE_i -3 0 7006(_arch(_uni((i 2))))))
		(_sig(_int Sl_UE_i -3 0 7007(_arch(_uni((i 2))))))
		(_sig(_int FaultInjectData 24 0 7009(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_INT_ECC_WIDTH-1~downto~0}~13 0 7010(_array -3((_dto c 598 i 0)))))
		(_sig(_int FaultInjectECC 33 0 7010(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~13 0 7012(_array -3((_to i 0 c 599)))))
		(_sig(_int CorrectedRdData 34 0 7012(_arch(_uni((_others(i 2)))))))
		(_sig(_int UnCorrectedRdData 34 0 7013(_arch(_uni((_others(i 2)))))))
		(_sig(_int CE_Q -3 0 7014(_arch(_uni((i 2))))))
		(_sig(_int UE_Q -3 0 7015(_arch(_uni((i 2))))))
		(_sig(_int Enable_ECC -3 0 7016(_arch(_uni((i 2))))))
		(_sig(_int RdModifyWr_Read -3 0 7018(_arch(_uni((i 2))))))
		(_sig(_int RdModifyWr_Check -3 0 7019(_arch(_uni((i 2))))))
		(_sig(_int RdModifyWr_Modify -3 0 7020(_arch(_uni((i 2))))))
		(_sig(_int RdModifyWr_Write -3 0 7021(_arch(_uni((i 2))))))
		(_sig(_int WrData 24 0 7023(_arch(_uni((_others(i 2)))))))
		(_sig(_int WrData_cmb 24 0 7024(_arch(_uni((_others(i 2)))))))
		(_sig(_int Active_Wr -3 0 7025(_arch(_uni((i 2))))))
		(_sig(_int BRAM_Addr_En -3 0 7026(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_INT_ECC_WIDTH-1}~13 0 7028(_array -3((_to i 0 c 600)))))
		(_sig(_int Syndrome 35 0 7028(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 7029(_array -3((_to i 0 i 1)))))
		(_sig(_int Syndrome_4 36 0 7029(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 7030(_array -3((_to i 0 i 5)))))
		(_sig(_int Syndrome_6 37 0 7030(_arch(_uni((_others(i 2)))))))
		(_sig(_int syndrome_reg 35 0 7032(_arch(_uni))))
		(_sig(_int syndrome_4_reg 36 0 7033(_arch(_uni((_others(i 2)))))))
		(_sig(_int syndrome_6_reg 37 0 7034(_arch(_uni((_others(i 2)))))))
		(_sig(_int syndrome_reg_i 35 0 7035(_arch(_uni((_others(i 2)))))))
		(_subprogram
			(_ext REDUCTION_XOR(3 7))
			(_ext BOOLEAN_TO_STD_LOGIC(3 9))
			(_ext REDUCTION_NOR(3 8))
			(_ext log2(3 1))
			(_ext Int_ECC_Size(3 2))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(axi_bram_ctrl_funcs)))
	(_static
		(514)
		(514)
		(131586)
		(131586)
		(197122)
		(197379)
		(33686018 2)
		(514)
		(514)
		(131586)
	)
	(_model . implementation 601 -1)
)
V 000055 55 3470          1580964474802 implementation
(_unit VHDL(sng_port_arb 0 11407(implementation 0 11456))
	(_version vde)
	(_time 1580964474803 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\))
	(_parameters tan)
	(_code fffbfbaffca8aceaa9f9f9acb9a4acf8fbfaa9f9fef8fd)
	(_ent
		(_time 1580964474800)
	)
	(_object
		(_gen(_int C_S_AXI_ADDR_WIDTH -1 0 11410 \32\ (_ent gms((i 32)))))
		(_port(_int S_AXI_ACLK -2 0 11418(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -2 0 11419(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 11422(_array -2((_dto c 6 i 0)))))
		(_port(_int AXI_AWADDR 0 0 11422(_ent(_in))))
		(_port(_int AXI_AWVALID -2 0 11423(_ent(_in))))
		(_port(_int AXI_AWREADY -2 0 11424(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~122 0 11428(_array -2((_dto c 7 i 0)))))
		(_port(_int AXI_ARADDR 1 0 11428(_ent(_in))))
		(_port(_int AXI_ARVALID -2 0 11429(_ent(_in))))
		(_port(_int AXI_ARREADY -2 0 11430(_ent(_out((i 2))))))
		(_port(_int Arb2AW_Active -2 0 11435(_ent(_out((i 2))))))
		(_port(_int AW2Arb_Busy -2 0 11436(_ent(_in))))
		(_port(_int AW2Arb_Active_Clr -2 0 11437(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11438(_array -2((_dto i 2 i 0)))))
		(_port(_int AW2Arb_BVALID_Cnt 2 0 11438(_ent(_in))))
		(_port(_int Arb2AR_Active -2 0 11442(_ent(_out((i 2))))))
		(_port(_int AR2Arb_Active_Clr -2 0 11443(_ent(_in))))
		(_cnst(_int C_RESET_ACTIVE -2 0 11473(_arch((i 2)))))
		(_cnst(_int ARB_WR -2 0 11474(_arch((i 2)))))
		(_cnst(_int ARB_RD -2 0 11475(_arch((i 3)))))
		(_type(_int ARB_SM_TYPE 0 11492(_enum1 idle rd_data wr_data (_to i 0 i 2))))
		(_sig(_int arb_sm_cs 3 0 11497(_arch(_uni))))
		(_sig(_int arb_sm_ns 3 0 11497(_arch(_uni))))
		(_sig(_int axi_awready_cmb -2 0 11499(_arch(_uni((i 2))))))
		(_sig(_int axi_awready_int -2 0 11500(_arch(_uni((i 2))))))
		(_sig(_int axi_arready_cmb -2 0 11502(_arch(_uni((i 2))))))
		(_sig(_int axi_arready_int -2 0 11503(_arch(_uni((i 2))))))
		(_sig(_int last_arb_won_cmb -2 0 11506(_arch(_uni((i 2))))))
		(_sig(_int last_arb_won -2 0 11507(_arch(_uni((i 2))))))
		(_sig(_int aw_active_cmb -2 0 11509(_arch(_uni((i 2))))))
		(_sig(_int aw_active -2 0 11510(_arch(_uni((i 2))))))
		(_sig(_int ar_active_cmb -2 0 11511(_arch(_uni((i 2))))))
		(_sig(_int ar_active -2 0 11512(_arch(_uni((i 2))))))
		(_prcs
			(line__11531(_arch 0 0 11531(_assignment(_alias((AXI_AWREADY)(axi_awready_int)))(_simpleassign BUF)(_trgt(4))(_sens(17)))))
			(line__11534(_arch 1 0 11534(_assignment(_alias((AXI_ARREADY)(axi_arready_int)))(_simpleassign BUF)(_trgt(7))(_sens(19)))))
			(line__11558(_arch 2 0 11558(_assignment(_alias((Arb2AW_Active)(aw_active)))(_simpleassign BUF)(_trgt(8))(_sens(23)))))
			(line__11559(_arch 3 0 11559(_assignment(_alias((Arb2AR_Active)(ar_active)))(_simpleassign BUF)(_trgt(12))(_sens(25)))))
			(ARB_SM_CMB_PROCESS(_arch 4 0 11581(_prcs(_simple)(_trgt(15)(16)(18)(20)(22)(24))(_sens(14)(21)(23)(25)(3)(6)(9)(10)(11)(13)))))
			(ARB_SM_REG_PROCESS(_arch 5 0 11732(_prcs(_trgt(14)(17)(19)(21)(23)(25))(_sens(0)(15)(16)(18)(20)(22)(24)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(197379)
	)
	(_model . implementation 8 -1)
)
V 000055 55 4667          1580964474811 implementation
(_unit VHDL(ua_narrow 0 11949(implementation 0 11989))
	(_version vde)
	(_time 1580964474812 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\))
	(_parameters tan)
	(_code fffbfdafa8abfde9aaf8fcf0eda4acf9a9f8f8f8faf9fe)
	(_ent
		(_time 1580964474809)
	)
	(_object
		(_gen(_int C_AXI_DATA_WIDTH -1 0 11953 \32\ (_ent gms((i 32)))))
		(_gen(_int C_BRAM_ADDR_ADJUST_FACTOR -1 0 11956 \32\ (_ent gms((i 32)))))
		(_gen(_int C_NARROW_BURST_CNT_LEN -1 0 11959 \4\ (_ent gms((i 4)))))
		(_port(_int curr_wrap_burst -2 0 11965(_ent(_in))))
		(_port(_int curr_incr_burst -2 0 11966(_ent(_in))))
		(_port(_int bram_addr_ld_en -2 0 11967(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11969(_array -2((_dto i 7 i 0)))))
		(_port(_int curr_axlen 0 0 11969(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11970(_array -2((_dto i 2 i 0)))))
		(_port(_int curr_axsize 1 0 11970(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0}~12 0 11971(_array -2((_dto c 11 i 0)))))
		(_port(_int curr_axaddr_lsb 2 0 11971(_ent(_in((_others(i 2)))))))
		(_port(_int curr_ua_narrow_wrap -2 0 11973(_ent(_out))))
		(_port(_int curr_ua_narrow_incr -2 0 11974(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NARROW_BURST_CNT_LEN-1~downto~0}~12 0 11976(_array -2((_dto c 12 i 0)))))
		(_port(_int ua_narrow_load 3 0 11976(_ent(_out((_others(i 2)))))))
		(_cnst(_int C_RESET_ACTIVE -2 0 12007(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12023(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_MAX 4 0 12023(_arch gms(_code 13))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES -1 0 12026(_arch gms(_code 14))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES_LOG2 -1 0 12027(_arch gms(_code 15))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0}~13 0 12031(_array -2((_dto c 16 i 0)))))
		(_cnst(_int axaddr_lsb_zero 5 0 12031(_arch((_others(i 2))))))
		(_cnst(_int C_MAX_LSHIFT_SIZE -1 0 12034(_arch gms(_code 17))))
		(_type(_int ~UNSIGNED{C_MAX_LSHIFT_SIZE~downto~0}~13 0 12038(_array -2((_dto c 18 i 0)))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES_UNSIGNED 6 0 12038(_arch gms(_code 19))))
		(_sig(_int ua_narrow_wrap_gt_width -2 0 12046(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{2~downto~0}~13 0 12047(_array -2((_dto i 2 i 0)))))
		(_sig(_int curr_axsize_unsigned 7 0 12047(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_axsize_int -1 0 12048(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 12050(_array -2((_dto i 7 i 0)))))
		(_sig(_int curr_axlen_unsigned 8 0 12050(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{C_MAX_LSHIFT_SIZE~downto~0}~133 0 12051(_array -2((_dto c 20 i 0)))))
		(_sig(_int curr_axlen_unsigned_lshift 9 0 12051(_arch(_uni((_others(i 2)))))))
		(_sig(_int bytes_per_addr -1 0 12053(_arch(_uni((i 1))))))
		(_type(_int ~INTEGER~range~1~to~256~13 0 12054(_scalar (_to i 1 i 256))))
		(_sig(_int size_plus_lsb 10 0 12054(_arch(_uni((i 1))))))
		(_sig(_int narrow_addr_offset -1 0 12055(_arch(_uni((i 1))))))
		(_prcs
			(line__12074(_arch 0 0 12074(_assignment(_trgt(7))(_sens(1)(2)(4(d_2_0))(5)))))
			(line__12088(_arch 1 0 12088(_assignment(_trgt(6))(_sens(9)(0)(2)(4(d_2_0))(5)))))
			(line__12108(_arch 2 0 12108(_assignment(_alias((curr_axsize_unsigned)(curr_axsize)))(_trgt(10))(_sens(4)))))
			(line__12109(_arch 3 0 12109(_assignment(_trgt(11))(_sens(10))(_mon))))
			(line__12111(_arch 4 0 12111(_assignment(_alias((curr_axlen_unsigned)(curr_axlen)))(_trgt(12))(_sens(3)))))
			(LEN_LSHIFT(_arch 5 0 12124(_prcs(_simple)(_trgt(13))(_sens(11)(12))(_read(13)))))
			(line__12143(_arch 6 0 12143(_assignment(_trgt(9))(_sens(13))(_mon))))
			(DIV_AXSIZE(_arch 7 0 12165(_prcs(_simple)(_trgt(14))(_sens(4)))))
			(line__12197(_arch 8 0 12197(_assignment(_trgt(15))(_sens(10)(5(_range 21)))(_mon)(_read(5(_range 22))))))
			(DIV_SIZE_BYTES(_arch 9 0 12202(_prcs(_simple)(_trgt(16))(_sens(15)(4)))))
			(line__12225(_arch 10 0 12225(_assignment(_trgt(8))(_sens(14)(16))(_mon))))
		)
		(_subprogram
			(_ext Create_Size_Max(3 5))
			(_ext log2(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(axi_bram_ctrl_funcs)))
	(_model . implementation 23 -1)
)
V 000055 55 6832          1580964474821 implementation
(_unit VHDL(wrap_brst 0 12409(implementation 0 12455))
	(_version vde)
	(_time 1580964474822 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\))
	(_parameters tan)
	(_code 0f0b00085b585a180f090c011d545c080c080b0808080d)
	(_ent
		(_time 1580964474819)
	)
	(_generate GEN_32_WRAP_SIZE 0 12626(_if 10)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 1 0 12629(_prcs(_simple)(_trgt(13))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_64_WRAP_SIZE 0 12726(_if 11)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 2 0 12729(_prcs(_simple)(_trgt(13))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_128_WRAP_SIZE 0 12837(_if 12)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 3 0 12840(_prcs(_simple)(_trgt(13))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_256_WRAP_SIZE 0 12947(_if 13)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 4 0 12950(_prcs(_simple)(_trgt(13))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_512_WRAP_SIZE 0 13057(_if 14)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 5 0 13060(_prcs(_simple)(_trgt(13))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_1024_WRAP_SIZE 0 13167(_if 15)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 6 0 13170(_prcs(_simple)(_trgt(13))(_sens(2)(3)))))
			)
		)
	)
	(_object
		(_gen(_int C_AXI_ADDR_WIDTH -1 0 12413 \32\ (_ent gms((i 32)))))
		(_gen(_int C_BRAM_ADDR_ADJUST_FACTOR -1 0 12416 \32\ (_ent gms((i 32)))))
		(_gen(_int C_AXI_DATA_WIDTH -1 0 12419 \32\ (_ent gms((i 32)))))
		(_port(_int S_AXI_AClk -2 0 12426(_ent(_in)(_event))))
		(_port(_int S_AXI_AResetn -2 0 12427(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12430(_array -2((_dto i 7 i 0)))))
		(_port(_int curr_axlen 0 0 12430(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12431(_array -2((_dto i 2 i 0)))))
		(_port(_int curr_axsize 1 0 12431(_ent(_in((_others(i 2)))))))
		(_port(_int curr_narrow_burst -2 0 12433(_ent(_in))))
		(_port(_int narrow_bram_addr_inc_re -2 0 12434(_ent(_in))))
		(_port(_int bram_addr_ld_en -2 0 12435(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~12 0 12436(_array -2((_range 16)))))
		(_port(_int bram_addr_ld 2 0 12436(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~122 0 12438(_array -2((_range 17)))))
		(_port(_int bram_addr_int 3 0 12438(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~124 0 12441(_array -2((_range 18)))))
		(_port(_int bram_addr_ld_wrap 4 0 12441(_ent(_out((_others(i 2)))))))
		(_port(_int max_wrap_burst_mod -2 0 12444(_ent(_out((i 2))))))
		(_cnst(_int C_RESET_ACTIVE -2 0 12470(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12474(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_1BYTE 5 0 12474(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 12475(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_2BYTE 6 0 12475(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 12476(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_4BYTE 7 0 12476(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 12477(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_8BYTE 8 0 12477(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 12478(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_16BYTE 9 0 12478(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 12479(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_32BYTE 10 0 12479(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 12480(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_64BYTE 11 0 12480(_arch(_string \"110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 12481(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_128BYTE 12 0 12481(_arch(_string \"111"\))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES -1 0 12485(_arch gms(_code 19))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES_LOG2 -1 0 12486(_arch gms(_code 20))))
		(_cnst(_int C_MAX_LSHIFT_SIZE -1 0 12489(_arch gms(_code 21))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 12492(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_WRAP_SIZE_2 13 0 12492(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 12493(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_WRAP_SIZE_4 14 0 12493(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 12494(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_WRAP_SIZE_8 15 0 12494(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 12495(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_WRAP_SIZE_16 16 0 12495(_arch(_string \"100"\))))
		(_sig(_int max_wrap_burst -2 0 12503(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR+1}~13 0 12505(_array -2((_range 22)))))
		(_sig(_int save_init_bram_addr_ld 17 0 12505(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 12517(_array -2((_dto i 2 i 0)))))
		(_sig(_int wrap_burst_total_cmb 18 0 12517(_arch(_uni((_others(i 2)))))))
		(_sig(_int wrap_burst_total 18 0 12518(_arch(_uni((_others(i 2)))))))
		(_prcs
			(REG_INIT_BRAM_ADDR(_arch 0 0 12547(_prcs(_trgt(12))(_sens(0)(12)(1)(6)(7(_range 23)))(_dssslsensitivity 1)(_read(7(_range 24))))))
			(REG_WRAP_TOTAL(_arch 7 0 13279(_prcs(_trgt(14))(_sens(0)(13)(14)(1)(6))(_dssslsensitivity 1))))
			(CHECK_WRAP_MAX(_arch 8 0 13299(_prcs(_simple)(_trgt(11)(9(_object 1))(9(_range 25))(9(_range 26))(9(_range 27))(9(_range 28))(9(_range 29))(9(_range 30))(9(_range 31))(9(_object 1))(9(_range 32)))(_sens(12)(14)(8)))))
			(line__13394(_arch 9 0 13394(_assignment(_trgt(10))(_sens(11)(4)(5)))))
		)
		(_subprogram
			(_ext log2(2 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_bram_ctrl_funcs))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(50528770)
		(50529026)
		(50529027)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(771)
		(514)
		(197379)
		(131586)
		(33686018)
	)
	(_model . implementation 33 -1)
)
V 000055 55 7137          1580964474830 implementation
(_unit VHDL(wrap_brst_rd 0 13419(implementation 0 13465))
	(_version vde)
	(_time 1580964474831 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\))
	(_parameters tan)
	(_code 0f0b00085b585a180f090c011d545c080c080b0a59080d)
	(_ent
		(_time 1580964474828)
	)
	(_generate GEN_32_WRAP_SIZE 0 13638(_if 12)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 2 0 13641(_prcs(_simple)(_trgt(14))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_64_WRAP_SIZE 0 13738(_if 13)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 3 0 13741(_prcs(_simple)(_trgt(14))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_128_WRAP_SIZE 0 13849(_if 14)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 4 0 13852(_prcs(_simple)(_trgt(14))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_256_WRAP_SIZE 0 13959(_if 15)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 5 0 13962(_prcs(_simple)(_trgt(14))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_512_WRAP_SIZE 0 14069(_if 16)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 6 0 14072(_prcs(_simple)(_trgt(14))(_sens(2)(3)))))
			)
		)
	)
	(_generate GEN_1024_WRAP_SIZE 0 14179(_if 17)
		(_object
			(_prcs
				(WRAP_SIZE_CMB(_arch 7 0 14182(_prcs(_simple)(_trgt(14))(_sens(2)(3)))))
			)
		)
	)
	(_object
		(_gen(_int C_AXI_ADDR_WIDTH -1 0 13423 \32\ (_ent gms((i 32)))))
		(_gen(_int C_BRAM_ADDR_ADJUST_FACTOR -1 0 13426 \32\ (_ent gms((i 32)))))
		(_gen(_int C_AXI_DATA_WIDTH -1 0 13429 \32\ (_ent gms((i 32)))))
		(_port(_int S_AXI_AClk -2 0 13436(_ent(_in)(_event))))
		(_port(_int S_AXI_AResetn -2 0 13437(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13440(_array -2((_dto i 7 i 0)))))
		(_port(_int curr_axlen 0 0 13440(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13441(_array -2((_dto i 2 i 0)))))
		(_port(_int curr_axsize 1 0 13441(_ent(_in((_others(i 2)))))))
		(_port(_int curr_narrow_burst -2 0 13443(_ent(_in))))
		(_port(_int narrow_bram_addr_inc_re -2 0 13444(_ent(_in))))
		(_port(_int bram_addr_ld_en -2 0 13445(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~12 0 13446(_array -2((_range 18)))))
		(_port(_int bram_addr_ld 2 0 13446(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~122 0 13448(_array -2((_range 19)))))
		(_port(_int bram_addr_int 3 0 13448(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~124 0 13451(_array -2((_range 20)))))
		(_port(_int bram_addr_ld_wrap 4 0 13451(_ent(_out((_others(i 2)))))))
		(_port(_int max_wrap_burst_mod -2 0 13454(_ent(_out((i 2))))))
		(_cnst(_int C_RESET_ACTIVE -2 0 13480(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 13484(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_1BYTE 5 0 13484(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 13485(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_2BYTE 6 0 13485(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 13486(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_4BYTE 7 0 13486(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 13487(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_8BYTE 8 0 13487(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 13488(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_16BYTE 9 0 13488(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 13489(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_32BYTE 10 0 13489(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 13490(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_64BYTE 11 0 13490(_arch(_string \"110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 13491(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_128BYTE 12 0 13491(_arch(_string \"111"\))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES -1 0 13495(_arch gms(_code 21))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES_LOG2 -1 0 13496(_arch gms(_code 22))))
		(_cnst(_int C_MAX_LSHIFT_SIZE -1 0 13499(_arch gms(_code 23))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 13502(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_WRAP_SIZE_2 13 0 13502(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 13503(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_WRAP_SIZE_4 14 0 13503(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 13504(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_WRAP_SIZE_8 15 0 13504(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 13505(_array -2((_dto i 2 i 0)))))
		(_cnst(_int C_WRAP_SIZE_16 16 0 13505(_arch(_string \"100"\))))
		(_sig(_int max_wrap_burst -2 0 13513(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR+1}~13 0 13515(_array -2((_range 24)))))
		(_sig(_int save_init_bram_addr_ld 17 0 13515(_arch(_uni((_others(i 2)))))))
		(_sig(_int save_init_bram_addr_ld_reg 17 0 13517(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 13529(_array -2((_dto i 2 i 0)))))
		(_sig(_int wrap_burst_total_cmb 18 0 13529(_arch(_uni((_others(i 2)))))))
		(_sig(_int wrap_burst_total 18 0 13530(_arch(_uni((_others(i 2)))))))
		(_sig(_int wrap_burst_total_reg 18 0 13531(_arch(_uni((_others(i 2)))))))
		(_prcs
			(REG_INIT_BRAM_ADDR(_arch 0 0 13560(_prcs(_trgt(13))(_sens(0)(1)(12))(_dssslsensitivity 1))))
			(line__13575(_arch 1 0 13575(_assignment(_trgt(12))(_sens(6)(7(_range 25))(13))(_read(7(_range 26))))))
			(REG_WRAP_TOTAL(_arch 8 0 14291(_prcs(_trgt(16))(_sens(0)(1)(15))(_dssslsensitivity 1))))
			(line__14304(_arch 9 0 14304(_assignment(_trgt(15))(_sens(6)(14)(16)))))
			(CHECK_WRAP_MAX(_arch 10 0 14309(_prcs(_simple)(_trgt(9(_object 1))(9(_range 27))(9(_range 28))(9(_range 29))(9(_range 30))(9(_range 31))(9(_range 32))(9(_range 33))(9(_object 1))(9(_range 34))(11))(_sens(8)(12)(15)))))
			(line__14404(_arch 11 0 14404(_assignment(_trgt(10))(_sens(4)(5)(11)))))
		)
		(_subprogram
			(_ext log2(2 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_bram_ctrl_funcs))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(50528770)
		(50529026)
		(50529027)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(771)
		(514)
		(197379)
		(131586)
		(33686018)
	)
	(_model . implementation 35 -1)
)
V 000055 55 97647         1580964474870 implementation
(_unit VHDL(rd_chnl 0 14620(implementation 0 14746))
	(_version vde)
	(_time 1580964474871 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\))
	(_parameters tan)
	(_code 3d3937386d693f2b3c38673e78673f3a3f3b39386b3b3e)
	(_ent
		(_time 1580964474839)
	)
	(_generate GEN_NO_RD_CMD_OPT 0 15233(_if 316)
		(_generate GEN_ARREADY_DUAL 0 15248(_if 317)
			(_object
				(_prcs
					(line__15253(_arch 0 0 15253(_assignment(_trgt(11))(_sens(47)(48)(138)))))
				)
			)
		)
		(_generate GEN_ARREADY_SNG 0 15263(_if 318)
			(_object
				(_prcs
					(line__15267(_arch 1 0 15267(_assignment(_alias((AXI_ARREADY)(_string \"0"\)))(_trgt(11)))))
					(line__15268(_arch 2 0 15268(_assignment(_alias((axi_arready_int)(_string \"0"\)))(_trgt(47)))))
				)
			)
		)
		(_generate GEN_AR_PIPE_SNG 0 15305(_if 319)
			(_object
				(_prcs
					(line__15309(_arch 7 0 15309(_assignment(_alias((araddr_pipe_ld)(_string \"0"\)))(_trgt(43)))))
					(line__15310(_arch 8 0 15310(_assignment(_trgt(41))(_sens(3)))))
					(line__15311(_arch 9 0 15311(_assignment(_trgt(96))(_sens(2)))))
					(line__15312(_arch 10 0 15312(_assignment(_alias((axi_arsize_pipe)(AXI_ARSIZE)))(_trgt(97))(_sens(5)))))
					(line__15313(_arch 11 0 15313(_assignment(_alias((axi_arlen_pipe)(AXI_ARLEN)))(_trgt(105))(_sens(4)))))
					(line__15314(_arch 12 0 15314(_assignment(_alias((axi_arburst_pipe)(AXI_ARBURST)))(_trgt(113))(_sens(6)))))
					(line__15315(_arch 13 0 15315(_assignment(_alias((axi_arlen_pipe_1_or_2)(_string \"0"\)))(_trgt(106)))))
					(line__15316(_arch 14 0 15316(_assignment(_alias((axi_arburst_pipe_fixed)(_string \"0"\)))(_trgt(114)))))
					(line__15317(_arch 15 0 15317(_assignment(_alias((axi_araddr_full)(_string \"0"\)))(_trgt(46)))))
				)
			)
		)
		(_generate GEN_AR_PIPE_DUAL 0 15331(_if 320)
			(_generate GEN_ARADDR 0 15339(_for 55 )
				(_object
					(_cnst(_int i 55 0 15339(_arch)))
					(_prcs
						(REG_ARADDR(_arch 16 0 15342(_prcs(_trgt(41(_object 36))(41(_object 36)))(_sens(0)(41(_object 36))(43)(3(_object 36)))(_dssslsensitivity 1)(_read(41(_object 36))(3(_object 36))))))
					)
				)
			)
			(_object
				(_type(_int ~INTEGER~range~C_AXI_ADDR_WIDTH-1~downto~0~13 0 15339(_scalar (_dto c 321 i 0))))
				(_prcs
					(REG_ARID(_arch 17 0 15366(_prcs(_trgt(96))(_sens(0)(43)(96)(2))(_dssslsensitivity 1))))
					(REG_ARCTRL(_arch 18 0 15390(_prcs(_trgt(97)(105)(113))(_sens(0)(43)(97)(105)(113)(4)(5)(6))(_dssslsensitivity 1))))
					(REG_ARLEN_PIPE(_arch 19 0 15423(_prcs(_trgt(106)(114))(_sens(0)(43)(106)(114)(4)(6))(_dssslsensitivity 1))))
					(REG_RDADDR_FULL(_arch 20 0 15467(_prcs(_trgt(46))(_sens(0)(43)(45)(46)(122)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_ARREADY 0 15535(_if 322)
			(_generate GEN_ARREADY_RL 0 15550(_if 323)
				(_object
					(_prcs
						(REG_ARREADY(_arch 22 0 15551(_prcs(_trgt(47))(_sens(0)(47)(53)(70)(138)(1)(10))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate GEN_ARREADY_NORL 0 15580(_if 324)
				(_object
					(_prcs
						(REG_ARREADY(_arch 23 0 15581(_prcs(_trgt(47))(_sens(0)(43)(45)(46)(47)(48)(53)(122)(1)(10))(_dssslsensitivity 1))))
					)
				)
			)
			(_object
				(_prcs
					(REG_EARLY_ARREADY(_arch 24 0 15615(_prcs(_trgt(48))(_sens(0)(46)(47)(204)(205)(1)(10))(_dssslsensitivity 1))))
					(REG_ARESETN(_arch 25 0 15644(_prcs(_trgt(49)(50)(51)(53))(_sens(0)(49)(50)(52)(1))(_dssslsensitivity 1))))
					(line__15659(_arch 26 0 15659(_assignment(_trgt(52))(_sens(49)(50)))))
				)
			)
		)
		(_generate GEN_DUAL_ADDR_CNT 0 15675(_if 325)
			(_object
				(_prcs
					(REG_ADDR_CNT(_arch 27 0 15689(_prcs(_simple)(_trgt(76(_range 326))(76(_range 327))(76))(_sens(0))(_read(76(_range 328))(76(_range 329))(124)(125)(128)))))
					(line__15712(_arch 28 0 15712(_assignment(_alias((Sng_BRAM_Addr_Ld_En)(_string \"0"\)))(_trgt(25)))))
					(line__15713(_arch 29 0 15713(_assignment(_trgt(26)))))
					(line__15714(_arch 30 0 15714(_assignment(_alias((Sng_BRAM_Addr_Inc)(_string \"0"\)))(_trgt(27)))))
				)
			)
		)
		(_generate GEN_SNG_ADDR_CNT 0 15728(_if 330)
			(_object
				(_prcs
					(line__15731(_arch 31 0 15731(_assignment(_alias((Sng_BRAM_Addr_Ld_En)(bram_addr_ld_en_mod)))(_simpleassign BUF)(_trgt(25))(_sens(124)))))
					(line__15732(_arch 32 0 15732(_assignment(_trgt(26))(_sens(125)))))
					(line__15733(_arch 33 0 15733(_assignment(_alias((Sng_BRAM_Addr_Inc)(bram_addr_inc_mod)))(_simpleassign BUF)(_trgt(27))(_sens(128)))))
					(line__15734(_arch 34 0 15734(_assignment(_trgt(76))(_sens(28)))))
				)
			)
		)
		(_generate GEN_BRAM_INC_MOD_W_NARROW 0 15819(_if 331)
			(_object
				(_prcs
					(line__15823(_arch 38 0 15823(_assignment(_trgt(128))(_sens(121)(127)(186)(195)))))
				)
			)
		)
		(_generate GEN_WO_NARROW 0 15838(_if 332)
			(_object
				(_prcs
					(line__15842(_arch 39 0 15842(_assignment(_trgt(128))(_sens(121)(127)))))
					(line__15844(_arch 40 0 15844(_assignment(_alias((narrow_addr_rst)(_string \"0"\)))(_trgt(190)))))
					(line__15845(_arch 41 0 15845(_assignment(_trgt(189)))))
					(line__15846(_arch 42 0 15846(_assignment(_alias((narrow_addr_dec)(_string \"0"\)))(_trgt(192)))))
					(line__15847(_arch 43 0 15847(_assignment(_alias((narrow_addr_ld_en)(_string \"0"\)))(_trgt(191)))))
					(line__15848(_arch 44 0 15848(_assignment(_alias((narrow_bram_addr_inc)(_string \"0"\)))(_trgt(193)))))
					(line__15849(_arch 45 0 15849(_assignment(_alias((narrow_bram_addr_inc_d1)(_string \"0"\)))(_trgt(194)))))
					(line__15850(_arch 46 0 15850(_assignment(_alias((narrow_bram_addr_inc_re)(_string \"0"\)))(_trgt(195)))))
					(line__15851(_arch 47 0 15851(_assignment(_trgt(196)))))
					(line__15852(_arch 48 0 15852(_assignment(_alias((curr_narrow_burst)(_string \"0"\)))(_trgt(186)))))
				)
			)
		)
		(_generate GEN_NARROW_CNT 0 15875(_if 333)
			(_object
				(_prcs
					(REG_NARROW_CNT(_arch 49 0 15898(_prcs(_simple)(_trgt(196(_range 334))(196))(_sens(0))(_read(189)(190)(191)(192)(196(_range 335))))))
					(line__15925(_arch 50 0 15925(_assignment(_trgt(190))(_sens(1)))))
					(line__15930(_arch 51 0 15930(_assignment(_trgt(189))(_sens(122)(187)(188)(197)(198)(199)))))
					(line__15934(_arch 52 0 15934(_assignment(_trgt(192))(_sens(127)(186)))))
					(line__15936(_arch 53 0 15936(_assignment(_trgt(191))(_sens(122)(185)(195)))))
					(line__15939(_arch 54 0 15939(_assignment(_trgt(193))(_sens(127)(186)(196)))))
					(REG_NARROW_BRAM_ADDR_INC(_arch 55 0 15957(_prcs(_trgt(194))(_sens(0)(193)(1))(_dssslsensitivity 1))))
					(line__15971(_arch 56 0 15971(_assignment(_trgt(195))(_sens(193)(194)))))
				)
			)
		)
		(_generate GEN_NARROW_EN 0 16020(_if 336)
			(_object
				(_prcs
					(line__16034(_arch 59 0 16034(_assignment(_trgt(185))(_sens(103)))))
					(NARROW_BURST_REG(_arch 60 0 16041(_prcs(_trgt(186))(_sens(0)(95)(122)(183)(185)(1))(_dssslsensitivity 1)(_read(107)(120)))))
				)
			)
		)
		(_generate GEN_NARROW_CNT_LD 0 16077(_if 337)
			(_object
				(_type(_int ~NATURAL~range~2~downto~0~1335 0 16079(_scalar (_dto i 2 i 0))))
				(_type(_int ~UNSIGNED{2~downto~0}~13 0 16079(_array -3((_dto i 2 i 0)))))
				(_sig(_int curr_arsize_unsigned 57 0 16079(_arch(_uni((_others(i 2)))))))
				(_sig(_int axi_byte_div_curr_arsize -1 0 16080(_arch(_uni((i 1))))))
				(_prcs
					(line__16090(_arch 61 0 16090(_assignment(_alias((curr_arsize_unsigned)(curr_arsize)))(_trgt(239))(_sens(103)))))
					(DIV_AWSIZE(_arch 62 0 16128(_prcs(_simple)(_trgt(240))(_sens(239)))))
					(line__16156(_arch 63 0 16156(_assignment(_trgt(187))(_sens(240))(_mon))))
					(REG_NAR_BRST_CNT_LD(_arch 64 0 16168(_prcs(_trgt(188))(_sens(0)(122)(187)(188)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_inst I_WRAP_BRST 0 16254(_ent . wrap_brst)
			(_gen
				((C_AXI_ADDR_WIDTH)(_code 338))
				((C_BRAM_ADDR_ADJUST_FACTOR)(_code 339))
				((C_AXI_DATA_WIDTH)(_code 340))
			)
			(_port
				((S_AXI_AClk)(S_AXI_ACLK))
				((S_AXI_AResetn)(S_AXI_ARESETN))
				((curr_axlen)(curr_arlen))
				((curr_axsize)(curr_arsize))
				((curr_narrow_burst)(curr_narrow_burst))
				((narrow_bram_addr_inc_re)(narrow_bram_addr_inc_re))
				((bram_addr_ld_en)(bram_addr_ld_en))
				((bram_addr_ld)(bram_addr_ld))
				((bram_addr_int)(bram_addr_int))
				((bram_addr_ld_wrap)(bram_addr_ld_wrap))
				((max_wrap_burst_mod)(max_wrap_burst))
			)
		)
		(_generate GEN_CURR_ARLEN_RL 0 16295(_if 341)
			(_generate GEN_CURR_ARLEN_DUAL 0 16297(_if 342)
				(_object
					(_prcs
						(REG_CURR_ARLEN(_arch 71 0 16298(_prcs(_trgt(108))(_sens(0)(47)(70)(108)(1)(4)(10))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate GEN_CURR_ARLEN_SNG 0 16314(_if 343)
				(_object
					(_prcs
						(REG_CURR_ARLEN(_arch 72 0 16315(_prcs(_trgt(108))(_sens(0)(40)(70)(108)(1)(4)(10))(_dssslsensitivity 1))))
					)
				)
			)
		)
		(_generate GEN_UA_NARROW 0 16347(_if 344)
			(_inst I_UA_NARROW 0 16392(_ent . ua_narrow)
				(_gen
					((C_AXI_DATA_WIDTH)(_code 345))
					((C_BRAM_ADDR_ADJUST_FACTOR)(_code 346))
					((C_NARROW_BURST_CNT_LEN)(_code 347))
				)
				(_port
					((curr_wrap_burst)(curr_wrap_burst))
					((curr_incr_burst)(curr_incr_burst))
					((bram_addr_ld_en)(bram_addr_ld_en))
					((curr_axlen)(curr_arlen))
					((curr_axsize)(curr_arsize))
					((curr_axaddr_lsb)(curr_araddr_lsb))
					((curr_ua_narrow_wrap)(curr_ua_narrow_wrap))
					((curr_ua_narrow_incr)(curr_ua_narrow_incr))
					((ua_narrow_load)(ua_narrow_load))
				)
			)
			(_object
				(_prcs
					(line__16421(_arch 73 0 16421(_assignment(_trgt(42))(_sens(41(_range 348))(45)(3(_range 349)))(_read(41(_range 350))(3(_range 351))))))
				)
			)
		)
		(_generate GEN_AR_SNG 0 16502(_if 352)
			(_object
				(_prcs
					(line__16505(_arch 77 0 16505(_assignment(_alias((araddr_pipe_sel)(_string \"0"\)))(_trgt(45)))))
					(line__16507(_arch 78 0 16507(_assignment(_alias((ar_active)(Arb2AR_Active)))(_simpleassign BUF)(_trgt(38))(_sens(23)))))
					(line__16508(_arch 79 0 16508(_assignment(_alias((bram_addr_ld_en)(ar_active_re)))(_simpleassign BUF)(_trgt(122))(_sens(40)))))
					(line__16509(_arch 80 0 16509(_assignment(_alias((brst_cnt_ld_en)(ar_active_re)))(_simpleassign BUF)(_trgt(168))(_sens(40)))))
					(line__16511(_arch 81 0 16511(_assignment(_trgt(24))(_sens(70)(17)))))
					(RE_AR_ACT(_arch 82 0 16514(_prcs(_trgt(39))(_sens(0)(38)(70)(1)(17))(_dssslsensitivity 1))))
					(line__16530(_arch 83 0 16530(_assignment(_trgt(40))(_sens(38)(39)))))
				)
			)
		)
		(_generate GEN_AR_DUAL 0 16547(_if 353)
			(_generate GEN_RDADDR_SM_RL 0 16570(_if 354)
				(_object
					(_prcs
						(RD_ADDR_SM_CMB_PROCESS(_arch 85 0 16571(_prcs(_simple)(_trgt(34)(36)(44)(123)(169))(_sens(33)(38)(46)(47)(93)(95)(202)(205)(10)))))
					)
				)
			)
			(_generate GEN_RDADDR_SM_NORL 0 16733(_if 355)
				(_object
					(_prcs
						(RD_ADDR_SM_CMB_PROCESS(_arch 86 0 16734(_prcs(_simple)(_trgt(34)(36)(44)(123)(169))(_sens(33)(38)(46)(93)(95)(202)(205)(10)))))
					)
				)
			)
			(_object
				(_prcs
					(line__16550(_arch 84 0 16550(_assignment(_alias((AR2Arb_Active_Clr)(_string \"0"\)))(_trgt(24)))))
					(line__16902(_arch 87 0 16902(_assignment(_trgt(122))(_sens(51)(123)))))
					(line__16903(_arch 88 0 16903(_assignment(_trgt(168))(_sens(51)(169)))))
					(line__16904(_arch 89 0 16904(_assignment(_trgt(35))(_sens(36)(51)))))
					(line__16905(_arch 90 0 16905(_assignment(_trgt(43))(_sens(44)(51)))))
					(RD_ADDR_SM_REG_PROCESS(_arch 91 0 16908(_prcs(_trgt(33))(_sens(0)(34)(51))(_dssslsensitivity 1))))
					(line__16934(_arch 92 0 16934(_assignment(_trgt(45))(_sens(46)))))
					(REG_AR_ACT(_arch 93 0 16942(_prcs(_trgt(38))(_sens(0)(35)(37)(38)(51))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_BRST_MAX_W_NARROW 0 17043(_if 356)
			(_object
				(_prcs
					(REG_BRST_MAX(_arch 97 0 17047(_prcs(_trgt(157))(_sens(0)(38)(95)(157)(161)(163)(168)(186)(193)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_BRST_MAX_WO_NARROW 0 17097(_if 357)
			(_object
				(_prcs
					(REG_BRST_MAX(_arch 98 0 17101(_prcs(_trgt(157))(_sens(0)(38)(95)(157)(163)(168)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_RD_BURST_RL 0 17229(_if 358)
			(_object
				(_prcs
					(REG_RD_BURST(_arch 104 0 17230(_prcs(_trgt(142)(143))(_sens(0)(107)(108)(142)(143)(168)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_RD_BURST_NORL 0 17271(_if 359)
			(_object
				(_prcs
					(REG_RD_BURST(_arch 105 0 17275(_prcs(_trgt(142)(143))(_sens(0)(107)(142)(143)(163)(168)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_RD_DATA_SM_RL 0 17397(_if 360)
			(_object
				(_prcs
					(RD_DATA_SM_CMB_PROCESS(_arch 108 0 17419(_prcs(_simple)(_trgt(37)(82)(92)(94)(127)(133)(145)(146)(148)(151)(153)(155)(160)(181)(184)(203)(204)(208)(210))(_sens(38)(46)(70)(75)(93)(95)(107)(122)(130)(132)(138)(142)(143)(144)(147)(154)(161)(162)(163)(165)(170)(206)(209)(211))(_mon))))
					(line__18697(_arch 109 0 18697(_prcs(_simple)(_trgt(130))(_sens(0))(_read(130)(132)))))
				)
			)
		)
		(_generate GEN_RD_DATA_SM_NORL 0 18712(_if 361)
			(_object
				(_prcs
					(RD_DATA_SM_CMB_PROCESS(_arch 110 0 18734(_prcs(_simple)(_trgt(37)(82)(92)(94)(127)(133)(145)(146)(148)(151)(153)(155)(160)(181)(184)(203)(204)(208)(210))(_sens(38)(46)(70)(75)(93)(95)(107)(122)(132)(138)(142)(143)(144)(147)(154)(161)(162)(163)(165)(206)(209)(211)))))
				)
			)
		)
		(_generate GEN_RDATA_NO_ECC 0 19994(_if 362)
			(_generate GEN_RDATA_RL_NO_ECC 0 20028(_if 363)
				(_object
					(_prcs
						(line__20042(_arch 116 0 20042(_prcs(_trgt(232))(_sens(0)(70)(75)(232)(1))(_dssslsensitivity 1))))
						(line__20056(_arch 117 0 20056(_prcs(_trgt(228))(_sens(0)(70)(228)(232)(1))(_dssslsensitivity 1))))
						(line__20072(_arch 118 0 20072(_prcs(_trgt(229))(_sens(0)(70)(108)(228)(229)(1))(_dssslsensitivity 1)(_mon))))
						(line__20091(_arch 119 0 20091(_prcs(_trgt(230))(_sens(0)(70)(138)(230)(1))(_dssslsensitivity 1))))
						(line__20106(_arch 120 0 20106(_prcs(_trgt(226))(_sens(0)(229)(32))(_dssslsensitivity 1)(_mon))))
						(line__20114(_arch 121 0 20114(_assignment(_trgt(13))(_sens(226)(230))(_mon))))
					)
				)
				(_split (226)
				)
			)
			(_generate GEN_RDATA_NO_RL_NO_ECC 0 20122(_if 364)
				(_generate GEN_RDATA 0 20124(_for 60 )
					(_object
						(_cnst(_int i 60 0 20124(_arch)))
						(_prcs
							(REG_RDATA(_arch 122 0 20127(_prcs(_trgt(241(_object 37))(241(_object 37))(241(_object 37)))(_sens(0)(70)(155)(156(_object 37))(211)(1)(17)(241(_object 37)))(_dssslsensitivity 1)(_read(156(_object 37))(241(_object 37))))))
						)
					)
				)
				(_object
					(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH-1~downto~0~13 0 20124(_scalar (_dto c 365 i 0))))
					(_prcs
						(line__20157(_arch 123 0 20157(_assignment(_trgt(13))(_sens(241)))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~C_AXI_DATA_WIDTH-1~downto~0~1349 0 19995(_scalar (_dto c 366 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~1350 0 19995(_array -3((_dto c 367 i 0)))))
				(_sig(_int axi_rdata_int 59 0 19995(_arch(_uni((_others(i 2)))))))
				(_prcs
					(REG_RD_BUF(_arch 114 0 20003(_prcs(_trgt(152))(_sens(0)(150)(152)(1)(32(_range 368)))(_dssslsensitivity 1)(_read(32(_range 369))))))
					(line__20025(_arch 115 0 20025(_assignment(_trgt(156))(_sens(152)(154)(32(_range 370)))(_read(32(_range 371))))))
				)
			)
		)
		(_generate GEN_RDATA_ECC 0 20175(_if 372)
			(_generate GEN_RDATA_NO_RL_ECC 0 20191(_if 373)
				(_object
					(_prcs
						(REG_RD_BUF(_arch 124 0 20196(_prcs(_simple)(_trgt(242(_range 374))(242))(_sens(0))(_read(150)(215(_range 375))(1)(242)))))
						(REG_RDATA(_arch 125 0 20228(_prcs(_simple)(_trgt(243(_range 376))(243))(_sens(0))(_read(70)(154)(155)(211)(215(_range 377))(1)(17)(242)(243)))))
						(line__20268(_arch 126 0 20268(_assignment(_trgt(13))(_sens(222)(18)(243)(245)))))
					)
				)
			)
			(_generate GEN_RDATA_RL_ECC 0 20272(_if 378)
				(_object
					(_prcs
						(line__20295(_arch 127 0 20295(_assignment(_trgt(243(_range 379)))(_sens(226)(230))(_mon))))
						(line__20296(_arch 128 0 20296(_assignment(_trgt(244))(_sens(243(_range 380)))(_read(243(_range 381))))))
						(line__20299(_arch 129 0 20299(_prcs(_trgt(232))(_sens(0)(70)(75)(232)(1))(_dssslsensitivity 1))))
						(line__20313(_arch 130 0 20313(_prcs(_trgt(228))(_sens(0)(70)(228)(232)(1))(_dssslsensitivity 1))))
						(line__20329(_arch 131 0 20329(_prcs(_trgt(229))(_sens(0)(70)(108)(228)(229)(1))(_dssslsensitivity 1)(_mon))))
						(line__20347(_arch 132 0 20347(_prcs(_trgt(230))(_sens(0)(70)(138)(230)(1))(_dssslsensitivity 1))))
						(line__20362(_arch 133 0 20362(_prcs(_trgt(226))(_sens(0)(215)(229))(_dssslsensitivity 1)(_mon))))
						(line__20370(_arch 134 0 20370(_assignment(_trgt(13))(_sens(222)(18)(244)(245)))))
					)
				)
				(_split (226)
				)
			)
			(_generate GEN_HAMMING_ECC_CORR 0 20387(_if 382)
				(_generate CHK_ECC_32 0 20395(_if 383)
					(_generate GEN_SYN_HAM_32_NO_RL 0 20413(_if 384)
						(_inst PARITY_CHK4 0 20450(_ent . Parity)
							(_gen
								((C_USE_LUT6)(_code 385))
								((C_SIZE)(_code 386))
							)
							(_port
								((InA)(syndrome_4_reg(t_0_1)))
								((Res)(syndrome_reg_i(4)))
							)
						)
						(_inst PARITY_CHK6 0 20458(_ent . Parity)
							(_gen
								((C_USE_LUT6)(_code 387))
								((C_SIZE)(_code 388))
							)
							(_port
								((InA)(syndrome_6_reg(t_0_5)))
								((Res)(syndrome_reg_i(6)))
							)
						)
						(_object
							(_prcs
								(REG_SYNDROME(_arch 135 0 20419(_prcs(_trgt(220)(246)(247))(_sens(0)(155)(216)(217)(218)(220)(1)(246)(247))(_dssslsensitivity 1))))
								(line__20448(_arch 136 0 20448(_assignment(_alias((syndrome_reg_i(t_0_3))(syndrome_reg(t_0_3))))(_trgt(221(t_0_3)))(_sens(220(t_0_3))))))
								(line__20456(_arch 137 0 20456(_assignment(_alias((syndrome_reg_i(5))(syndrome_reg(5))))(_trgt(221(5)))(_sens(220(5))))))
							)
						)
						(_part (220(5))
						)
					)
					(_generate GEN_SYN_HAM_32_RL 0 20464(_if 389)
						(_inst PARITY_CHK4 0 20494(_ent . Parity)
							(_gen
								((C_USE_LUT6)(_code 390))
								((C_SIZE)(_code 391))
							)
							(_port
								((InA)(syndrome_4(t_0_1)))
								((Res)(syndrome_reg_i(4)))
							)
						)
						(_inst PARITY_CHK6 0 20502(_ent . Parity)
							(_gen
								((C_USE_LUT6)(_code 392))
								((C_SIZE)(_code 393))
							)
							(_port
								((InA)(syndrome_6(t_0_5)))
								((Res)(syndrome_reg_i(6)))
							)
						)
						(_object
							(_prcs
								(REG_SYNDROME(_arch 138 0 20469(_prcs(_trgt(220)(246)(247))(_sens(0)(216)(217)(218)(1))(_dssslsensitivity 1))))
								(line__20492(_arch 139 0 20492(_assignment(_alias((syndrome_reg_i(t_0_3))(syndrome(t_0_3))))(_trgt(221(t_0_3)))(_sens(216(t_0_3))))))
								(line__20500(_arch 140 0 20500(_assignment(_alias((syndrome_reg_i(5))(syndrome(5))))(_trgt(221(5)))(_sens(216(5))))))
							)
						)
						(_part (216(5))
						)
					)
					(_generate GEN_CORR_32 0 20518(_for 71 )
						(_inst CORR_ONE_BIT_32 0 20533(_ent . Correct_One_Bit)
							(_gen
								((C_USE_LUT6)(_code 394))
								((Correct_Value)(_code 395))
							)
							(_port
								((DIn)(axi_rdata_int(_index 396)))
								((Syndrome)(syndrome_reg_i))
								((DCorr)(axi_rdata_int_corr(_index 397)))
							)
						)
						(_object
							(_cnst(_int i 71 0 20518(_arch)))
						)
					)
					(_object
						(_cnst(_int correct_data_table_32 64 0 20397(_arch((0(_string \"1100001"\))(1(_string \"1010001"\))(2(_string \"0110001"\))(3(_string \"1110001"\))(4(_string \"1001001"\))(5(_string \"0101001"\))(6(_string \"1101001"\))(7(_string \"0011001"\))(8(_string \"1011001"\))(9(_string \"0111001"\))(10(_string \"1111001"\))(11(_string \"1000101"\))(12(_string \"0100101"\))(13(_string \"1100101"\))(14(_string \"0010101"\))(15(_string \"1010101"\))(16(_string \"0110101"\))(17(_string \"1110101"\))(18(_string \"0001101"\))(19(_string \"1001101"\))(20(_string \"0101101"\))(21(_string \"1101101"\))(22(_string \"0011101"\))(23(_string \"1011101"\))(24(_string \"0111101"\))(25(_string \"1111101"\))(26(_string \"1000011"\))(27(_string \"0100011"\))(28(_string \"1100011"\))(29(_string \"0010011"\))(30(_string \"1010011"\))(31(_string \"0110011"\))))))
						(_type(_int ~NATURAL~range~0~to~1~1362 0 20408(_scalar (_to i 0 i 1))))
						(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1363 0 20408(_array -3((_to i 0 i 1)))))
						(_sig(_int syndrome_4_reg 68 0 20408(_arch(_uni((_others(i 2)))))))
						(_type(_int ~NATURAL~range~0~to~5~1364 0 20409(_scalar (_to i 0 i 5))))
						(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1365 0 20409(_array -3((_to i 0 i 5)))))
						(_sig(_int syndrome_6_reg 70 0 20409(_arch(_uni((_others(i 2)))))))
						(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~13 0 20518(_scalar (_to i 0 c 398))))
					)
				)
				(_generate CHK_ECC_64 0 20552(_if 399)
					(_generate GEN_SYN_HAM_64_NO_RL 0 20580(_if 400)
						(_inst PARITY_CHK7_A 0 20607(_ent . Parity)
							(_gen
								((C_USE_LUT6)(_code 401))
								((C_SIZE)(_code 402))
							)
							(_port
								((InA)(syndrome_7_reg(t_0_5)))
								((Res)(syndrome_7_a))
							)
						)
						(_inst PARITY_CHK7_B 0 20613(_ent . Parity)
							(_gen
								((C_USE_LUT6)(_code 403))
								((C_SIZE)(_code 404))
							)
							(_port
								((InA)(syndrome_7_reg(t_6_11)))
								((Res)(syndrome_7_b))
							)
						)
						(_object
							(_prcs
								(REG_SYNDROME(_arch 141 0 20586(_prcs(_trgt(220)(248))(_sens(0)(155)(216)(219)(220)(248))(_dssslsensitivity 1))))
								(line__20622(_arch 142 0 20622(_assignment(_trgt(221(7)))(_sens(249)(250)))))
								(line__20623(_arch 143 0 20623(_assignment(_alias((syndrome_reg_i(t_0_6))(syndrome_reg(t_0_6))))(_trgt(221(t_0_6)))(_sens(220(t_0_6))))))
							)
						)
					)
					(_generate GEN_SYN_HAM_64_RL 0 20625(_if 405)
						(_inst PARITY_CHK7_A 0 20645(_ent . Parity)
							(_gen
								((C_USE_LUT6)(_code 406))
								((C_SIZE)(_code 407))
							)
							(_port
								((InA)(syndrome_7(t_0_5)))
								((Res)(syndrome_7_a))
							)
						)
						(_inst PARITY_CHK7_B 0 20651(_ent . Parity)
							(_gen
								((C_USE_LUT6)(_code 408))
								((C_SIZE)(_code 409))
							)
							(_port
								((InA)(syndrome_7(t_6_11)))
								((Res)(syndrome_7_b))
							)
						)
						(_object
							(_prcs
								(REG_SYNDROME(_arch 144 0 20632(_prcs(_trgt(220)(248))(_sens(0)(216)(219))(_dssslsensitivity 1))))
								(line__20660(_arch 145 0 20660(_assignment(_trgt(221(7)))(_sens(249)(250)))))
								(line__20661(_arch 146 0 20661(_assignment(_alias((syndrome_reg_i(t_0_6))(syndrome(t_0_6))))(_trgt(221(t_0_6)))(_sens(216(t_0_6))))))
							)
						)
					)
					(_generate GEN_CORR_64 0 20673(_for 74 )
						(_inst CORR_ONE_BIT_64 0 20683(_ent . Correct_One_Bit_64)
							(_gen
								((C_USE_LUT6)(_code 410))
								((Correct_Value)(_code 411))
							)
							(_port
								((DIn)(axi_rdata_int(_object 41)))
								((Syndrome)(syndrome_reg_i))
								((DCorr)(axi_rdata_int_corr(_object 41)))
							)
						)
						(_object
							(_cnst(_int i 74 0 20673(_arch)))
						)
					)
					(_object
						(_cnst(_int correct_data_table_64 64 0 20554(_arch((0(_string \"11000001"\))(1(_string \"10100001"\))(2(_string \"01100001"\))(3(_string \"11100001"\))(4(_string \"10010001"\))(5(_string \"01010001"\))(6(_string \"11010001"\))(7(_string \"00110001"\))(8(_string \"10110001"\))(9(_string \"01110001"\))(10(_string \"11110001"\))(11(_string \"10001001"\))(12(_string \"01001001"\))(13(_string \"11001001"\))(14(_string \"00101001"\))(15(_string \"10101001"\))(16(_string \"01101001"\))(17(_string \"11101001"\))(18(_string \"00011001"\))(19(_string \"10011001"\))(20(_string \"01011001"\))(21(_string \"11011001"\))(22(_string \"00111001"\))(23(_string \"10111001"\))(24(_string \"01111001"\))(25(_string \"11111001"\))(26(_string \"10000101"\))(27(_string \"01000101"\))(28(_string \"11000101"\))(29(_string \"00100101"\))(30(_string \"10100101"\))(31(_string \"01100101"\))(32(_string \"11100101"\))(33(_string \"00010101"\))(34(_string \"10010101"\))(35(_string \"01010101"\))(36(_string \"11010101"\))(37(_string \"00110101"\))(38(_string \"10110101"\))(39(_string \"01110101"\))(40(_string \"11110101"\))(41(_string \"00001101"\))(42(_string \"10001101"\))(43(_string \"01001101"\))(44(_string \"11001101"\))(45(_string \"00101101"\))(46(_string \"10101101"\))(47(_string \"01101101"\))(48(_string \"11101101"\))(49(_string \"00011101"\))(50(_string \"10011101"\))(51(_string \"01011101"\))(52(_string \"11011101"\))(53(_string \"00111101"\))(54(_string \"10111101"\))(55(_string \"01111101"\))(56(_string \"11111101"\))(57(_string \"10000011"\))(58(_string \"01000011"\))(59(_string \"11000011"\))(60(_string \"00100011"\))(61(_string \"10100011"\))(62(_string \"01100011"\))(63(_string \"11100011"\))))))
						(_type(_int ~NATURAL~range~0~to~11~1373 0 20573(_scalar (_to i 0 i 11))))
						(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~1374 0 20573(_array -3((_to i 0 i 11)))))
						(_sig(_int syndrome_7_reg 73 0 20573(_arch(_uni((_others(i 2)))))))
						(_sig(_int syndrome_7_a -3 0 20574(_arch(_uni))))
						(_sig(_int syndrome_7_b -3 0 20575(_arch(_uni))))
						(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~1381 0 20673(_scalar (_to i 0 c 412))))
					)
				)
			)
			(_generate GEN_HSIAO_ECC_CORR 0 20713(_if 413)
				(_generate H_COL 0 20725(_for 81 )
					(_generate H_BIT 0 20727(_for 83 )
						(_object
							(_cnst(_int p 83 0 20727(_arch)))
							(_prcs
								(line__20729(_arch 147 0 20729(_assignment(_trgt(251(_object 42(_object 43))))(_sens(225(_index 414)))(_read(225(_index 415))))))
							)
						)
						(_part (225(_index 416))
						)
					)
					(_object
						(_cnst(_int n 81 0 20725(_arch)))
						(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~13 0 20727(_scalar (_to i 0 c 417))))
					)
				)
				(_generate GEN_FLIP_BIT 0 20735(_for 82 )
					(_object
						(_cnst(_int r 82 0 20735(_arch)))
						(_prcs
							(line__20737(_arch 148 0 20737(_assignment(_trgt(252(_object 44)))(_sens(224)(251(_object 44)))(_read(251(_object 44))))))
						)
					)
				)
				(_object
					(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH-1~downto~0~1382 0 20715(_scalar (_dto c 418 i 0))))
					(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~13 0 20715(_scalar (_dto c 419 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~13 0 20715(_array -3((_dto c 420 i 0)))))
					(_type(_int type_int0 0 20715(_array 77((_dto c 421 i 0)))))
					(_sig(_int h_matrix 78 0 20717(_arch(_uni))))
					(_type(_int ~NATURAL~range~C_AXI_DATA_WIDTH-1~downto~0~1383 0 20718(_scalar (_dto c 422 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~1384 0 20718(_array -3((_dto c 423 i 0)))))
					(_sig(_int flip_bits 80 0 20718(_arch(_uni))))
					(_sig(_int ecc_rddata_r 80 0 20719(_arch(_uni))))
					(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~1385 0 20725(_scalar (_to i 0 c 424))))
					(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~1386 0 20735(_scalar (_to i 0 c 425))))
					(_prcs
						(line__20740(_arch 149 0 20740(_assignment(_trgt(253))(_sens(243)))))
						(line__20742(_arch 150 0 20742(_assignment(_trgt(245(_range 426)))(_sens(252(_range 427))(253(_range 428)))(_read(252(_range 429))(253(_range 430))))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~C_INT_ECC_WIDTH-1~1353 0 20177(_scalar (_to i 0 c 431))))
				(_type(_int syndrome_bits 0 20177(_array -3((_to i 0 c 432)))))
				(_type(_int ~NATURAL~range~0~to~C_AXI_DATA_WIDTH-1~13 0 20181(_scalar (_to i 0 c 433))))
				(_type(_int correct_data_table_type 0 20181(_array 62((_to i 0 c 434)))))
				(_type(_int ~NATURAL~range~C_AXI_DATA_WIDTH-1~downto~0~1354 0 20183(_scalar (_dto c 435 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~1355 0 20183(_array -3((_dto c 436 i 0)))))
				(_sig(_int rd_skid_buf_i 66 0 20183(_arch(_uni((_others(i 2)))))))
				(_sig(_int axi_rdata_int 66 0 20184(_arch(_uni((_others(i 2)))))))
				(_sig(_int axi_rdata_int_cmb 66 0 20185(_arch(_uni((_others(i 2)))))))
				(_sig(_int axi_rdata_int_corr 66 0 20186(_arch(_uni((_others(i 2)))))))
			)
		)
		(_generate GEN_RID_SNG 0 20767(_if 437)
			(_object
				(_prcs
					(REG_RID_TEMP(_arch 151 0 20770(_prcs(_trgt(172))(_sens(0)(122)(172)(1)(2))(_dssslsensitivity 1))))
					(REG_RID(_arch 152 0 20786(_prcs(_trgt(179))(_sens(0)(70)(122)(172)(178)(179)(182)(1)(2)(17))(_dssslsensitivity 1))))
					(line__20809(_arch 153 0 20809(_assignment(_trgt(178))(_sens(70)(211)(17)))))
				)
			)
		)
		(_generate GEN_RID 0 20824(_if 438)
			(_object
				(_prcs
					(REG_RID_TEMP(_arch 154 0 20836(_prcs(_trgt(172))(_sens(0)(45)(96)(122)(172)(173)(175)(176)(177)(178)(182)(1)(2))(_dssslsensitivity 1))))
					(REG_RID_TEMP_FULL(_arch 155 0 20875(_prcs(_trgt(173))(_sens(0)(122)(173)(175)(177)(178)(182)(1))(_dssslsensitivity 1))))
					(REG_RID_TEMP_FULL_D1(_arch 156 0 20903(_prcs(_trgt(174))(_sens(0)(173)(1))(_dssslsensitivity 1))))
					(line__20915(_arch 157 0 20915(_assignment(_trgt(175))(_sens(173)(174)))))
					(REG_RID_TEMP2(_arch 158 0 20923(_prcs(_trgt(176))(_sens(0)(45)(96)(122)(173)(176)(1)(2))(_dssslsensitivity 1))))
					(REG_RID_TEMP2_FULL(_arch 159 0 20952(_prcs(_trgt(177))(_sens(0)(122)(173)(175)(177)(178)(182)(1))(_dssslsensitivity 1))))
					(REG_RID(_arch 160 0 20979(_prcs(_trgt(179))(_sens(0)(70)(172)(178)(179)(182)(211)(1)(17))(_dssslsensitivity 1))))
					(line__21001(_arch 161 0 21001(_assignment(_trgt(178))(_sens(70)(211)(17)))))
				)
			)
		)
		(_generate GEN_RRESP 0 21015(_if 439)
			(_object
				(_prcs
					(REG_RRESP(_arch 162 0 21025(_prcs(_trgt(69))(_sens(0)(69)(70)(182)(1)(17))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_RRESP_ECC 0 21058(_if 440)
			(_object
				(_prcs
					(REG_RRESP(_arch 163 0 21068(_prcs(_trgt(69))(_sens(0)(69)(70)(182)(1)(17))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_RLAST_RL_NO_ECC 0 21282(_if 441)
			(_object
				(_prcs
					(line__21285(_arch 169 0 21285(_assignment(_trgt(231))(_sens(108)(230))(_mon))))
					(RLAST_SM_CMB_PROCESS_RL(_arch 170 0 21287(_prcs(_simple)(_trgt(183)(201)(214))(_sens(70)(108)(138)(142)(143)(144)(147)(200)(202)(213)(228)(231))(_mon))))
				)
			)
		)
		(_generate GEN_RLAST_NO_ECC 0 21421(_if 442)
			(_object
				(_prcs
					(RLAST_SM_CMB_PROCESS(_arch 171 0 21424(_prcs(_simple)(_trgt(183)(201)(214))(_sens(70)(138)(142)(143)(144)(147)(200)(202)(213)))))
				)
			)
		)
		(_generate GEN_ECC 0 21617(_if 443)
			(_generate BRAM_Addr_En_NO_RL 0 21633(_if 444)
				(_object
					(_prcs
						(line__21635(_arch 173 0 21635(_assignment(_trgt(19))(_sens(75)(127)(138)(142)(143)(195)(258)(259)))))
					)
				)
			)
			(_generate BRAM_Addr_En_RL 0 21639(_if 445)
				(_generate DELAY_ADDR_EN 0 21650(_for 88 )
					(_object
						(_cnst(_int i 88 0 21650(_arch)))
						(_prcs
							(DELAYING_ADDR_EN(_arch 176 0 21652(_prcs(_trgt(260(_object 45)))(_sens(0)(260(_index 446)))(_dssslsensitivity 1)(_read(260(_index 447))))))
						)
					)
				)
				(_object
					(_type(_int ~NATURAL~range~C_READ_LATENCY-2~downto~0~13 0 21640(_scalar (_dto c 448 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{C_READ_LATENCY-2~downto~0}~13 0 21640(_array -3((_dto c 449 i 0)))))
					(_sig(_int BRAM_Addr_En_buf 87 0 21640(_arch(_uni((_others(i 2)))))))
					(_type(_int ~INTEGER~range~1~to~C_READ_LATENCY-2~13 0 21650(_scalar (_to i 1 c 450))))
					(_prcs
						(line__21642(_arch 174 0 21642(_assignment(_trgt(19))(_sens(138)(260(_index 451)))(_read(260(_index 452))))))
						(INDEX0_ADDR_EN(_arch 175 0 21643(_prcs(_trgt(260(0)))(_sens(0)(75)(127)(142)(143)(195)(258)(259))(_dssslsensitivity 1))))
					)
				)
				(_part (260(_index 453))
				)
			)
			(_generate GEN_HAMMING_ECC 0 21689(_if 454)
				(_generate GEN_ECC_32 0 21700(_if 455)
					(_inst CHK_HANDLER_32 0 21720(_ent . checkbit_handler)
						(_gen
							((C_ENCODE)(_code 456))
							((C_USE_LUT6)(_code 457))
						)
						(_port
							((DataIn)(bram_din_a_i(_range 458)))
							((CheckIn)(bram_din_a_i(_range 459)))
							((CheckOut)(_open))
							((Syndrome)(Syndrome))
							((Syndrome_4)(Syndrome_4))
							((Syndrome_6)(Syndrome_6))
							((Syndrome_Chk)(syndrome_reg_i))
							((Enable_ECC)(Enable_ECC))
							((UE_Q)(UE_Q))
							((CE_Q)(CE_Q))
							((UE)(Sl_UE_i))
							((CE)(Sl_CE_i))
						)
					)
					(_object
						(_type(_int ~NATURAL~range~31~downto~0~13 0 21701(_scalar (_dto i 31 i 0))))
						(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21701(_array -3((_dto i 31 i 0)))))
						(_sig(_int bram_din_a_rev 90 0 21701(_arch(_uni((_others(i 2)))))))
						(_type(_int ~NATURAL~range~6~downto~0~13 0 21702(_scalar (_dto i 6 i 0))))
						(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21702(_array -3((_dto i 6 i 0)))))
						(_sig(_int bram_din_ecc_a_rev 92 0 21702(_arch(_uni((_others(i 2)))))))
					)
				)
				(_generate GEN_ECC_64 0 21758(_if 460)
					(_inst CHK_HANDLER_64 0 21767(_ent . checkbit_handler_64)
						(_gen
							((C_ENCODE)(_code 461))
							((C_REG)(_code 462))
							((C_USE_LUT6)(_code 463))
						)
						(_port
							((Clk)(S_AXI_AClk))
							((DataIn)(bram_din_a_i(_range 464)))
							((CheckIn)(bram_din_a_i(_range 465)))
							((CheckOut)(_open))
							((Syndrome)(Syndrome))
							((Syndrome_7)(Syndrome_7))
							((Syndrome_Chk)(syndrome_reg_i))
							((Enable_ECC)(Enable_ECC))
							((UE_Q)(UE_Q))
							((CE_Q)(CE_Q))
							((UE)(Sl_UE_i))
							((CE)(Sl_CE_i))
						)
					)
				)
			)
			(_generate GEN_HSIAO_ECC 0 21810(_if 466)
				(_inst I_ECC_GEN_HSIAO 0 21823(_ent . ecc_gen)
					(_gen
						((CODE_WIDTH)(_code 467))
						((ECC_WIDTH)(_code 468))
						((DATA_WIDTH)(_code 469))
					)
					(_port
						((h_rows)(h_rows(_range 470)))
					)
				)
				(_generate GEN_RD_ECC 0 21835(_for 95 )
					(_object
						(_cnst(_int m 95 0 21835(_arch)))
						(_prcs
							(line__21837(_arch 179 0 21837(_assignment(_trgt(263(_object 47)))(_sens(225(_range 471))(32(_range 472)))(_read(225(_range 473))(32(_range 474))))))
						)
					)
				)
				(_object
					(_cnst(_int ECC_WIDTH -1 0 21812(_arch gms(_code 475))))
					(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~1393 0 21813(_scalar (_dto c 476 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~1394 0 21813(_array -3((_dto c 477 i 0)))))
					(_sig(_int syndrome_ns 94 0 21813(_arch(_uni((_others(i 2)))))))
					(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~1396 0 21835(_scalar (_to i 0 c 478))))
					(_prcs
						(REG_SYNDROME(_arch 180 0 21844(_prcs(_trgt(224))(_sens(0)(263))(_dssslsensitivity 1))))
						(line__21852(_arch 181 0 21852(_assignment(_trgt(257))(_sens(224(_range 479))(224(_range 480)))(_read(224(_range 481))(224(_range 482))))))
						(line__21853(_arch 182 0 21853(_assignment(_trgt(222))(_sens(224(_range 483))(224(_range 484)))(_read(224(_range 485))(224(_range 486))))))
					)
				)
			)
			(_generate GEN_UNCORR_DATA_NO_RL_ECC 0 21904(_if 487)
				(_object
					(_prcs
						(line__21905(_arch 187 0 21905(_assignment(_trgt(254(_range 488)))(_sens(32(_range 489)))(_read(32(_range 490))))))
						(line__21910(_arch 188 0 21910(_assignment(_trgt(215(_range 491)))(_sens(254(_range 492)))(_read(254(_range 493))))))
					)
				)
			)
			(_generate GEN_UNCORR_DATA_RL_ECC 0 21912(_if 494)
				(_object
					(_prcs
						(line__21913(_arch 189 0 21913(_assignment(_trgt(254(_range 495)))(_sens(226)(230))(_mon))))
						(line__21917(_arch 190 0 21917(_assignment(_trgt(215))(_sens(32)))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~C_AXI_DATA_WIDTH+C_ECC_WIDTH-1~1390 0 21619(_scalar (_to i 0 c 496))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AXI_DATA_WIDTH+C_ECC_WIDTH-1}~1391 0 21619(_array -3((_to i 0 c 497)))))
				(_sig(_int bram_din_a_i 85 0 21619(_arch(_uni((_others(i 2)))))))
				(_sig(_int bram_din_a_i_reg 85 0 21620(_arch(_uni((_others(i 2)))))))
				(_sig(_int CE_Q -3 0 21621(_arch(_uni((i 2))))))
				(_sig(_int Sl_CE_i -3 0 21622(_arch(_uni((i 2))))))
				(_sig(_int bram_en_int_d1 -3 0 21623(_arch(_uni((i 2))))))
				(_sig(_int bram_en_int_d2 -3 0 21624(_arch(_uni((i 2))))))
				(_prcs
					(BRAM_EN_REG(_arch 177 0 21662(_prcs(_trgt(258)(259))(_sens(0)(75)(258))(_dssslsensitivity 1))))
					(BRAM_DIN_REG(_arch 178 0 21670(_prcs(_trgt(255))(_sens(0)(1)(254))(_dssslsensitivity 1))))
					(CORR_REG(_arch 183 0 21861(_prcs(_trgt(223)(256))(_sens(0)(74)(222)(17)(18)(257))(_dssslsensitivity 1))))
					(line__21882(_arch 184 0 21882(_assignment(_alias((Sl_CE)(CE_Q)))(_simpleassign BUF)(_trgt(21))(_sens(256)))))
					(line__21883(_arch 185 0 21883(_assignment(_alias((Sl_UE)(UE_Q)))(_simpleassign BUF)(_trgt(22))(_sens(223)))))
					(line__21886(_arch 186 0 21886(_assignment(_alias((CE_Failing_We)(CE_Q)))(_simpleassign BUF)(_trgt(20))(_sens(256)))))
				)
			)
		)
		(_generate GEN_NO_ECC 0 21933(_if 498)
			(_object
				(_prcs
					(line__21936(_arch 191 0 21936(_assignment(_alias((BRAM_Addr_En)(_string \"0"\)))(_trgt(19)))))
					(line__21937(_arch 192 0 21937(_assignment(_alias((CE_Failing_We)(_string \"0"\)))(_trgt(20)))))
					(line__21938(_arch 193 0 21938(_assignment(_alias((Sl_CE)(_string \"0"\)))(_trgt(21)))))
					(line__21939(_arch 194 0 21939(_assignment(_alias((Sl_UE)(_string \"0"\)))(_trgt(22)))))
				)
			)
		)
		(_generate GEN_L_BRAM_ADDR 0 21977(_for 53 )
			(_object
				(_cnst(_int i 53 0 21977(_arch)))
				(_prcs
					(line__21979(_arch 196 0 21979(_assignment(_trgt(31(_object 48))))))
				)
			)
		)
		(_generate GEN_BRAM_ADDR 0 21990(_for 54 )
			(_object
				(_cnst(_int i 54 0 21990(_arch)))
				(_prcs
					(line__21993(_arch 197 0 21993(_assignment(_trgt(31(_object 49)))(_sens(76(_object 49)))(_read(76(_object 49))))))
				)
			)
			(_part (76(_object 49))
			)
		)
		(_object
			(_var(_int brst_cnt_ld_int -1 0 17020(_prcs 21((i 0)))))
			(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~13 0 21977(_scalar (_dto c 499 i 0))))
			(_type(_int ~INTEGER~range~C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~13 0 21990(_scalar (_range 500))))
			(_prcs
				(line__15283(_arch 3 0 15283(_assignment(_trgt(14))(_sens(69)(222)))))
				(line__15284(_arch 4 0 15284(_assignment(_alias((AXI_RVALID)(axi_rvalid_int)))(_simpleassign BUF)(_trgt(16))(_sens(74)))))
				(line__15286(_arch 5 0 15286(_assignment(_trgt(12))(_sens(179)))))
				(line__15287(_arch 6 0 15287(_assignment(_alias((AXI_RLAST)(axi_rlast_int)))(_simpleassign BUF)(_trgt(15))(_sens(70)))))
				(REG_ARSIZE_PIPE(_arch 21 0 15500(_prcs(_trgt(102))(_sens(0)(43)(102)(1)(5))(_dssslsensitivity 1))))
				(line__15749(_arch 35 0 15749(_assignment(_trgt(125))(_sens(41(_range 501))(45)(117)(118)(126)(129)(3(_range 502)))(_read(41(_range 503))(3(_range 504))))))
				(line__15765(_arch 36 0 15765(_assignment(_trgt(124))(_sens(117)(118)(122)(129)))))
				(line__15778(_arch 37 0 15778(_assignment(_trgt(129))(_sens(127)(186)(195)))))
				(line__15989(_arch 57 0 15989(_assignment(_trgt(103))(_sens(45)(97)(5)))))
				(REG_ARSIZE(_arch 58 0 15992(_prcs(_trgt(104))(_sens(0)(103)(104)(122)(1))(_dssslsensitivity 1))))
				(line__16209(_arch 65 0 16209(_assignment(_trgt(116))(_sens(115)))))
				(line__16210(_arch 66 0 16210(_assignment(_trgt(119))(_sens(115)))))
				(line__16211(_arch 67 0 16211(_assignment(_trgt(120))(_sens(115)))))
				(REG_CURR_BRST(_arch 68 0 16219(_prcs(_trgt(117)(121))(_sens(0)(116)(117)(120)(121)(122)(1))(_dssslsensitivity 1))))
				(line__16286(_arch 69 0 16286(_assignment(_trgt(115))(_sens(45)(113)(6)))))
				(line__16292(_arch 70 0 16292(_assignment(_trgt(107))(_sens(45)(105)(4)))))
				(line__16456(_arch 74 0 16456(_assignment(_trgt(206))(_sens(46)(102)(106)(114)(209)))))
				(line__16464(_arch 75 0 16464(_assignment(_trgt(205))(_sens(206)(207)))))
				(line__16482(_arch 76 0 16482(_assignment(_trgt(207))(_sens(132)(138)(163)))))
				(REG_BRST_CNT(_arch 94 0 16987(_prcs(_simple)(_trgt(170(_range 505))(170))(_sens(0))(_read(82)(166)(167)(168)(170(_range 506))))))
				(line__17012(_arch 95 0 17012(_assignment(_trgt(167))(_sens(1)))))
				(BRST_CNT_LD_PROCESS(_arch 96 0 17019(_prcs(_simple)(_trgt(166))(_sens(107))(_mon))))
				(REG_BRST_MAX_D1(_arch 99 0 17134(_prcs(_trgt(158))(_sens(0)(157)(1))(_dssslsensitivity 1))))
				(line__17149(_arch 100 0 17149(_assignment(_trgt(159))(_sens(157)(158)))))
				(REG_END_BURST(_arch 101 0 17156(_prcs(_trgt(162))(_sens(0)(161)(162)(1))(_dssslsensitivity 1)(_read(159)))))
				(REG_BURST_ZERO(_arch 102 0 17182(_prcs(_trgt(163))(_sens(0)(82)(163)(166)(168)(170)(1))(_dssslsensitivity 1))))
				(REG_BURST_ONE(_arch 103 0 17207(_prcs(_trgt(165))(_sens(0)(82)(165)(166)(168)(170)(1))(_dssslsensitivity 1))))
				(REG_ACT_RD_BURST(_arch 106 0 17329(_prcs(_trgt(144)(147))(_sens(0)(107)(142)(143)(144)(145)(146)(147)(168)(1))(_dssslsensitivity 1))))
				(line__17391(_arch 107 0 17391(_assignment(_trgt(138))(_sens(74)(17)))))
				(RD_DATA_SM_REG_PROCESS(_arch 111 0 19889(_prcs(_trgt(75)(93)(95)(132)(149)(154)(161)(182)(209)(211))(_sens(0)(92)(94)(133)(148)(153)(160)(181)(184)(208)(210)(1))(_dssslsensitivity 1))))
				(REG_LAST_BRAM_ADDR(_arch 112 0 19946(_prcs(_trgt(202))(_sens(0)(82)(170)(203)(1))(_dssslsensitivity 1))))
				(line__19985(_arch 113 0 19985(_assignment(_trgt(150))(_sens(149)(151)))))
				(REG_RVALID(_arch 164 0 21117(_prcs(_trgt(74))(_sens(0)(70)(74)(180)(182)(1)(17))(_dssslsensitivity 1))))
				(REG_RVALID_CLR(_arch 165 0 21154(_prcs(_trgt(180))(_sens(0)(122)(132)(180)(202)(205)(208)(209)(1))(_dssslsensitivity 1))))
				(REG_RLAST(_arch 166 0 21205(_prcs(_trgt(70))(_sens(0)(70)(183)(1)(17))(_dssslsensitivity 1))))
				(line__21232(_arch 167 0 21232(_assignment(_trgt(212))(_sens(142)(143)(202)))))
				(REG_CMPLT_BURST(_arch 168 0 21238(_prcs(_trgt(213))(_sens(0)(212)(213)(214)(1))(_dssslsensitivity 1))))
				(RLAST_SM_REG_PROCESS(_arch 172 0 21575(_prcs(_trgt(200))(_sens(0)(201)(1))(_dssslsensitivity 1))))
				(line__21959(_arch 195 0 21959(_assignment(_alias((BRAM_En)(bram_en_int)))(_simpleassign BUF)(_trgt(30))(_sens(75)))))
			)
		)
	)
	(_generate GEN_RD_CMD_OPT 0 21999(_if 507)
		(_generate GEN_DUAL_ARB 0 22004(_if 508)
			(_object
				(_prcs
					(line__22006(_arch 198 0 22006(_assignment(_alias((AR2Arb_Active_Clr)(_string \"0"\)))(_trgt(24)))))
					(line__22007(_arch 199 0 22007(_assignment(_trgt(26)))))
					(line__22008(_arch 200 0 22008(_assignment(_alias((Sng_BRAM_Addr_Ld_En)(_string \"0"\)))(_trgt(25)))))
					(line__22009(_arch 201 0 22009(_assignment(_alias((Sng_BRAM_Addr_Inc)(_string \"0"\)))(_trgt(27)))))
					(line__22011(_arch 202 0 22011(_assignment(_trgt(54))(_sens(47)(10)))))
				)
			)
		)
		(_generate GEN_AR_SNG 0 22016(_if 509)
			(_object
				(_prcs
					(line__22018(_arch 203 0 22018(_assignment(_alias((ar_active)(Arb2AR_Active)))(_simpleassign BUF)(_trgt(38))(_sens(23)))))
					(line__22019(_arch 204 0 22019(_assignment(_trgt(54))(_sens(10)(29)))))
					(line__22021(_arch 205 0 22021(_assignment(_trgt(24))(_sens(70)(17)))))
					(RE_AR_ACT(_arch 206 0 22023(_prcs(_trgt(39))(_sens(0)(38)(1))(_dssslsensitivity 1))))
					(line__22033(_arch 207 0 22033(_assignment(_trgt(40))(_sens(38)(39)))))
					(line__22035(_arch 208 0 22035(_assignment(_trgt(124))(_sens(54)(117)(118)))))
					(line__22040(_arch 209 0 22040(_assignment(_alias((Sng_BRAM_Addr_Ld_En)(bram_addr_ld_en_mod)))(_simpleassign BUF)(_trgt(25))(_sens(124)))))
					(line__22041(_arch 210 0 22041(_assignment(_trgt(26))(_sens(78)))))
					(line__22042(_arch 211 0 22042(_assignment(_alias((Sng_BRAM_Addr_Inc)(brst_cnt_dec)))(_simpleassign BUF)(_trgt(27))(_sens(82)))))
				)
			)
		)
		(_generate GEN_L_BRAM_ADDR 0 22111(_for 96 )
			(_object
				(_cnst(_int i 96 0 22111(_arch)))
				(_prcs
					(line__22113(_arch 228 0 22113(_assignment(_trgt(31(_object 50))))))
				)
			)
		)
		(_generate GEN_BRAM_ADDR 0 22115(_for 97 )
			(_object
				(_cnst(_int i 97 0 22115(_arch)))
				(_prcs
					(line__22117(_arch 229 0 22117(_assignment(_trgt(31(_object 51)))(_sens(78(_object 51)))(_read(78(_object 51))))))
				)
			)
			(_part (78(_object 51))
			)
		)
		(_generate GEN_WO_NARROW 0 22153(_if 510)
			(_object
				(_prcs
					(line__22155(_arch 233 0 22155(_assignment(_trgt(78))(_sens(54)(76)(83)(126)(3(_range 511)))(_read(3(_range 512))))))
					(line__22158(_arch 234 0 22158(_prcs(_simple)(_trgt(76(_range 513))(76(_range 514))(76))(_sens(0))(_read(66)(78)(82)(1)))))
				)
			)
		)
		(_generate GEN_W_NARROW 0 22173(_if 515)
			(_generate WRAP_S_ADDR_GEN 0 22199(_for 104 )
				(_object
					(_cnst(_int i 104 0 22199(_arch)))
					(_prcs
						(line__22201(_arch 237 0 22201(_prcs(_simple)(_trgt(266(_object 52))(266(_object 52)))(_sens(67)(275))(_mon))))
					)
				)
			)
			(_generate WRAP_ADDR_GEN 0 22212(_for 105 )
				(_object
					(_cnst(_int i 105 0 22212(_arch)))
					(_prcs
						(line__22214(_arch 239 0 22214(_prcs(_simple)(_trgt(267(_object 53))(267(_object 53))(271(_object 53))(271(_object 53)))(_sens(265)(275)))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~3~downto~0~13 0 22174(_scalar (_dto i 3 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22174(_array -3((_dto i 3 i 0)))))
				(_sig(_int len_bits 99 0 22174(_arch(_uni((_others(i 2)))))))
				(_sig(_int total_bits -1 0 22175(_arch(_uni((i 0))))))
				(_type(_int ~NATURAL~range~C_AXI_ADDR_WIDTH-1~downto~0~13116 0 22176(_scalar (_dto c 516 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~0}~13117 0 22176(_array -3((_dto c 517 i 0)))))
				(_sig(_int start_addr_wrap 101 0 22176(_arch(_uni((_others(i 2)))))))
				(_sig(_int wrap_boundary 101 0 22177(_arch(_uni((_others(i 2)))))))
				(_sig(_int wrap_addr 101 0 22178(_arch(_uni((_others(i 2)))))))
				(_sig(_int wrap_addr_reg 101 0 22179(_arch(_uni((_others(i 2)))))))
				(_sig(_int max_wrap_addr 101 0 22180(_arch(_uni((_others(i 2)))))))
				(_sig(_int max_wrap_pos 101 0 22181(_arch(_uni((_others(i 2)))))))
				(_sig(_int bram_addr_int_narrow 101 0 22182(_arch(_uni((_others(i 2)))))))
				(_sig(_int araddr_temp_narrow 101 0 22183(_arch(_uni((_others(i 2)))))))
				(_sig(_int araddr_reg_narrow 101 0 22184(_arch(_uni((_others(i 2)))))))
				(_sig(_int araddr_temp_narrow_int 101 0 22185(_arch(_uni((_others(i 2)))))))
				(_sig(_int araddr_reg_narrow_int 101 0 22186(_arch(_uni((_others(i 2)))))))
				(_type(_int ~NATURAL~range~7~downto~0~13118 0 22187(_scalar (_dto i 7 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13119 0 22187(_array -3((_dto i 7 i 0)))))
				(_sig(_int curr_bytes_per_transfer 103 0 22187(_arch(_uni((_others(i 2)))))))
				(_sig(_int no_of_bytes_transfered 103 0 22188(_arch(_uni((_others(i 2)))))))
				(_sig(_int no_of_bytes_transfered_reg 103 0 22189(_arch(_uni((_others(i 2)))))))
				(_sig(_int narrow_brst_inc -3 0 22190(_arch(_uni((i 2))))))
				(_sig(_int narrow_brst_inc_reg -3 0 22191(_arch(_uni((i 2))))))
				(_sig(_int wrap_pos_ind -3 0 22192(_arch(_uni((i 2))))))
				(_sig(_int wrap_sel -3 0 22193(_arch(_uni((i 2))))))
				(_type(_int ~INTEGER~range~C_AXI_ADDR_WIDTH-1~downto~0~13122 0 22199(_scalar (_dto c 518 i 0))))
				(_type(_int ~INTEGER~range~C_AXI_ADDR_WIDTH-1~downto~0~13123 0 22212(_scalar (_dto c 519 i 0))))
				(_prcs
					(line__22195(_arch 235 0 22195(_assignment(_trgt(283))(_sens(66)))))
					(line__22196(_arch 236 0 22196(_assignment(_trgt(78))(_sens(54)(76)(3(_range 520))(268(_range 521))(283))(_read(3(_range 522))(268(_range 523))))))
					(line__22211(_arch 238 0 22211(_assignment(_trgt(265))(_sens(67)(264))(_mon))))
					(line__22226(_arch 240 0 22226(_assignment(_trgt(282))(_sens(269)(270)))))
					(line__22227(_arch 241 0 22227(_assignment(_trgt(270))(_sens(267)(271)))))
					(line__22228(_arch 242 0 22228(_assignment(_trgt(268))(_sens(54)(266)(267)(269)(282)))))
					(line__22231(_arch 243 0 22231(_prcs(_trgt(269))(_sens(0)(82)(1)(268)(277))(_dssslsensitivity 1))))
					(BITS_LEN_MAP(_arch 244 0 22244(_prcs(_simple)(_trgt(264))(_sens(65)))))
					(BYTES_SIZE_MAP(_arch 245 0 22256(_prcs(_simple)(_trgt(277))(_sens(67))(_mon))))
					(line__22275(_arch 246 0 22275(_assignment(_trgt(275))(_sens(54)(3)(276)))))
					(line__22276(_arch 247 0 22276(_assignment(_trgt(273))(_sens(54)(66)(82)(274)(275)(277)))))
					(line__22279(_arch 248 0 22279(_prcs(_trgt(274)(276))(_sens(0)(1)(273)(275))(_dssslsensitivity 1))))
					(line__22291(_arch 249 0 22291(_assignment(_trgt(76))(_sens(273(_range 524)))(_read(273(_range 525))))))
				)
			)
		)
		(_generate GEN_RDADDR_SM_RL 0 22322(_if 526)
			(_object
				(_prcs
					(RD_ADDR_SM_CMB_PROCESS(_arch 251 0 22324(_prcs(_simple)(_trgt(34)(75)(81)(82)(84))(_sens(33)(54)(55)(65)(77)))))
					(REG_ARREADY(_arch 252 0 22373(_prcs(_simple)(_trgt(47))(_sens(0))(_read(47)(50)(53)(54)(72)(73)(74)(17)))))
				)
			)
		)
		(_generate GEN_RDADDR_SM_NORL 0 22394(_if 527)
			(_generate GEN_RDADDR_SM_NORL_NOECC 0 22397(_if 528)
				(_object
					(_prcs
						(RD_ADDR_SM_CMB_PROCESS(_arch 253 0 22399(_prcs(_simple)(_trgt(34)(75)(81)(82)(84))(_sens(33)(54)(55)(65)(77)))))
					)
				)
			)
			(_generate GEN_RDADDR_SM_NORL_ECC 0 22450(_if 529)
				(_object
					(_prcs
						(RD_ADDR_SM_CMB_PROCESS(_arch 254 0 22452(_prcs(_simple)(_trgt(34)(75)(81)(82)(84))(_sens(33)(54)(55)(65)(77)))))
					)
				)
			)
			(_object
				(_prcs
					(line__22522(_arch 255 0 22522(_prcs(_trgt(235))(_sens(0)(236)(1))(_dssslsensitivity 1))))
					(line__22533(_arch 256 0 22533(_prcs(_trgt(238))(_sens(0)(47)(236)(1)(10))(_dssslsensitivity 1))))
					(line__22546(_arch 257 0 22546(_prcs(_trgt(234))(_sens(0)(52)(234)(1)(10))(_dssslsensitivity 1))))
					(line__22562(_arch 258 0 22562(_assignment(_trgt(236))(_sens(70)(74)(235)(238)(17)))))
					(line__22565(_arch 259 0 22565(_assignment(_trgt(47))(_sens(51)(234)(236)))))
				)
			)
		)
		(_generate GEN_RDDATA_SM_RL 0 22613(_if 530)
			(_object
				(_prcs
					(line__22615(_arch 263 0 22615(_assignment(_trgt(232))(_sens(54)(70)(233)))))
					(line__22616(_arch 264 0 22616(_prcs(_trgt(233))(_sens(0)(232)(1))(_dssslsensitivity 1))))
					(line__22626(_arch 265 0 22626(_prcs(_trgt(228))(_sens(0)(70)(228)(232)(1))(_dssslsensitivity 1))))
					(RD_DATA_SM_CMB_PROCESS(_arch 266 0 22644(_prcs(_simple)(_trgt(71)(72)(88)(89)(90)(91)(133))(_sens(54)(55)(65)(73)(74)(87)(132)(228)))))
				)
			)
		)
		(_generate GEN_RDDATA_SM_NORL 0 22727(_if 531)
			(_generate GEN_RDDATA_SM_NORL_NOECC 0 22729(_if 532)
				(_object
					(_prcs
						(RD_DATA_SM_CMB_PROCESS(_arch 267 0 22731(_prcs(_simple)(_trgt(71)(72)(88)(89)(90)(91)(133))(_sens(54)(55)(65)(73)(74)(87)(132)))))
					)
				)
			)
			(_generate GEN_RDDATA_SM_NORL_ECC 0 22824(_if 533)
				(_object
					(_prcs
						(RD_DATA_SM_CMB_PROCESS(_arch 268 0 22825(_prcs(_simple)(_trgt(71)(72)(88)(89)(90)(91)(133))(_sens(54)(55)(65)(73)(74)(87)(132)))))
					)
				)
			)
		)
		(_generate GEN_RDDATA_RL 0 22935(_if 534)
			(_object
				(_prcs
					(line__22936(_arch 270 0 22936(_prcs(_trgt(229))(_sens(0)(55)(65)(70)(228)(229)(1))(_dssslsensitivity 1)(_mon))))
					(line__22954(_arch 271 0 22954(_prcs(_trgt(230))(_sens(0)(55)(70)(230)(1))(_dssslsensitivity 1))))
					(line__22970(_arch 272 0 22970(_assignment(_trgt(226))(_sens(229)(32))(_mon))))
					(line__22971(_arch 273 0 22971(_assignment(_trgt(68))(_sens(226)(230))(_mon))))
				)
			)
			(_split (226)
			)
		)
		(_generate GEN_RDDATA_NORL 0 22974(_if 535)
			(_object
				(_prcs
					(line__22975(_arch 274 0 22975(_assignment(_trgt(68))(_sens(32)))))
				)
			)
		)
		(_generate GEN_ECC 0 23031(_if 536)
			(_generate GEN_HAMMING_ECC 0 23080(_if 537)
				(_generate GEN_ECC_32 0 23091(_if 538)
					(_inst CHK_HANDLER_32 0 23103(_ent . checkbit_handler)
						(_gen
							((C_ENCODE)(_code 539))
							((C_USE_LUT6)(_code 540))
						)
						(_port
							((DataIn)(bram_din_a_i(_range 541)))
							((CheckIn)(bram_din_a_i(_range 542)))
							((CheckOut)(_open))
							((Syndrome)(Syndrome))
							((Syndrome_4)(Syndrome_4))
							((Syndrome_6)(Syndrome_6))
							((Syndrome_Chk)(syndrome_reg_i))
							((Enable_ECC)(Enable_ECC))
							((UE_Q)(UE_Q))
							((CE_Q)(CE_Q))
							((UE)(Sl_UE_i))
							((CE)(Sl_CE_i))
						)
					)
					(_object
						(_type(_int ~NATURAL~range~31~downto~0~13130 0 23092(_scalar (_dto i 31 i 0))))
						(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13131 0 23092(_array -3((_dto i 31 i 0)))))
						(_sig(_int bram_din_a_rev 109 0 23092(_arch(_uni((_others(i 2)))))))
						(_type(_int ~NATURAL~range~6~downto~0~13132 0 23093(_scalar (_dto i 6 i 0))))
						(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13133 0 23093(_array -3((_dto i 6 i 0)))))
						(_sig(_int bram_din_ecc_a_rev 111 0 23093(_arch(_uni((_others(i 2)))))))
					)
				)
				(_generate GEN_ECC_64 0 23136(_if 543)
					(_inst CHK_HANDLER_64 0 23145(_ent . checkbit_handler_64)
						(_gen
							((C_ENCODE)(_code 544))
							((C_REG)(_code 545))
							((C_USE_LUT6)(_code 546))
						)
						(_port
							((Clk)(S_AXI_AClk))
							((DataIn)(bram_din_a_i(_range 547)))
							((CheckIn)(bram_din_a_i(_range 548)))
							((CheckOut)(_open))
							((Syndrome)(Syndrome))
							((Syndrome_7)(Syndrome_7))
							((Syndrome_Chk)(syndrome_reg_i))
							((Enable_ECC)(Enable_ECC))
							((UE_Q)(UE_Q))
							((CE_Q)(CE_Q))
							((UE)(Sl_UE_i))
							((CE)(Sl_CE_i))
						)
					)
				)
			)
			(_generate GEN_HSIAO_ECC 0 23181(_if 549)
				(_inst I_ECC_GEN_HSIAO 0 23194(_ent . ecc_gen)
					(_gen
						((CODE_WIDTH)(_code 550))
						((ECC_WIDTH)(_code 551))
						((DATA_WIDTH)(_code 552))
					)
					(_port
						((h_rows)(h_rows(_range 553)))
					)
				)
				(_generate GEN_RD_ECC 0 23206(_for 114 )
					(_object
						(_cnst(_int m 114 0 23206(_arch)))
						(_prcs
							(line__23208(_arch 281 0 23208(_assignment(_trgt(292(_object 55)))(_sens(225(_range 554))(32(_range 555)))(_read(225(_range 556))(32(_range 557))))))
						)
					)
				)
				(_object
					(_cnst(_int ECC_WIDTH -1 0 23183(_arch gms(_code 558))))
					(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~13138 0 23184(_scalar (_dto c 559 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~13139 0 23184(_array -3((_dto c 560 i 0)))))
					(_sig(_int syndrome_ns 113 0 23184(_arch(_uni((_others(i 2)))))))
					(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~13141 0 23206(_scalar (_to i 0 c 561))))
					(_prcs
						(REG_SYNDROME(_arch 282 0 23215(_prcs(_trgt(224))(_sens(0)(292))(_dssslsensitivity 1))))
						(line__23223(_arch 283 0 23223(_assignment(_trgt(287))(_sens(224(_range 562))(224(_range 563)))(_read(224(_range 564))(224(_range 565))))))
						(line__23224(_arch 284 0 23224(_assignment(_trgt(222))(_sens(224(_range 566))(224(_range 567)))(_read(224(_range 568))(224(_range 569))))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~C_AXI_DATA_WIDTH+C_ECC_WIDTH-1~13128 0 23033(_scalar (_to i 0 c 570))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AXI_DATA_WIDTH+C_ECC_WIDTH-1}~13129 0 23033(_array -3((_to i 0 c 571)))))
				(_sig(_int bram_din_a_i 107 0 23033(_arch(_uni((_others(i 2)))))))
				(_sig(_int bram_din_a_i_reg 107 0 23034(_arch(_uni((_others(i 2)))))))
				(_sig(_int CE_Q -3 0 23035(_arch(_uni((i 2))))))
				(_sig(_int Sl_CE_i -3 0 23036(_arch(_uni((i 2))))))
				(_sig(_int bram_en_int_d1 -3 0 23037(_arch(_uni((i 2))))))
				(_sig(_int bram_en_int_d2 -3 0 23038(_arch(_uni((i 2))))))
				(_prcs
					(line__23048(_arch 278 0 23048(_assignment(_trgt(19))(_sens(75)(127)(138)(142)(143)(195)(288)(289)))))
					(BRAM_EN_REG(_arch 279 0 23053(_prcs(_trgt(288)(289))(_sens(0)(75)(288))(_dssslsensitivity 1))))
					(BRAM_DIN_REG(_arch 280 0 23061(_prcs(_trgt(285))(_sens(0)(1)(284))(_dssslsensitivity 1))))
					(CORR_REG(_arch 285 0 23230(_prcs(_trgt(223)(286))(_sens(0)(74)(222)(17)(18)(287))(_dssslsensitivity 1))))
					(line__23250(_arch 286 0 23250(_assignment(_alias((Sl_CE)(CE_Q)))(_simpleassign BUF)(_trgt(21))(_sens(286)))))
					(line__23251(_arch 287 0 23251(_assignment(_alias((Sl_UE)(UE_Q)))(_simpleassign BUF)(_trgt(22))(_sens(223)))))
					(line__23254(_arch 288 0 23254(_assignment(_alias((CE_Failing_We)(CE_Q)))(_simpleassign BUF)(_trgt(20))(_sens(286)))))
					(line__23272(_arch 289 0 23272(_assignment(_trgt(284(_range 572)))(_sens(32(_range 573)))(_read(32(_range 574))))))
					(line__23275(_arch 290 0 23275(_assignment(_trgt(215(_range 575)))(_sens(284(_range 576)))(_read(284(_range 577))))))
				)
			)
		)
		(_generate GEN_NO_ECC 0 23285(_if 578)
			(_object
				(_prcs
					(line__23288(_arch 291 0 23288(_assignment(_trgt(13))(_sens(68(_range 579)))(_read(68(_range 580))))))
					(line__23289(_arch 292 0 23289(_assignment(_alias((BRAM_Addr_En)(_string \"0"\)))(_trgt(19)))))
					(line__23290(_arch 293 0 23290(_assignment(_alias((CE_Failing_We)(_string \"0"\)))(_trgt(20)))))
					(line__23291(_arch 294 0 23291(_assignment(_alias((Sl_CE)(_string \"0"\)))(_trgt(21)))))
					(line__23292(_arch 295 0 23292(_assignment(_alias((Sl_UE)(_string \"0"\)))(_trgt(22)))))
				)
			)
		)
		(_generate GEN_RDATA_ECC 0 23302(_if 581)
			(_generate GEN_HAMMING_ECC_CORR 0 23386(_if 582)
				(_generate CHK_ECC_32 0 23394(_if 583)
					(_generate GEN_SYN_HAM_32_NO_RL 0 23412(_if 584)
						(_inst PARITY_CHK4 0 23449(_ent . Parity)
							(_gen
								((C_USE_LUT6)(_code 585))
								((C_SIZE)(_code 586))
							)
							(_port
								((InA)(syndrome_4_reg(t_0_1)))
								((Res)(syndrome_reg_i(4)))
							)
						)
						(_inst PARITY_CHK6 0 23457(_ent . Parity)
							(_gen
								((C_USE_LUT6)(_code 587))
								((C_SIZE)(_code 588))
							)
							(_port
								((InA)(syndrome_6_reg(t_0_5)))
								((Res)(syndrome_reg_i(6)))
							)
						)
						(_object
							(_prcs
								(REG_SYNDROME(_arch 301 0 23418(_prcs(_trgt(220)(300)(301))(_sens(0)(216)(217)(218)(220)(1)(298)(300)(301))(_dssslsensitivity 1))))
								(line__23447(_arch 302 0 23447(_assignment(_alias((syndrome_reg_i(t_0_3))(syndrome_reg(t_0_3))))(_trgt(221(t_0_3)))(_sens(220(t_0_3))))))
								(line__23455(_arch 303 0 23455(_assignment(_alias((syndrome_reg_i(5))(syndrome_reg(5))))(_trgt(221(5)))(_sens(220(5))))))
							)
						)
						(_part (220(5))
						)
					)
					(_generate GEN_SYN_HAM_32_RL 0 23463(_if 589)
						(_inst PARITY_CHK4 0 23493(_ent . Parity)
							(_gen
								((C_USE_LUT6)(_code 590))
								((C_SIZE)(_code 591))
							)
							(_port
								((InA)(syndrome_4(t_0_1)))
								((Res)(syndrome_reg_i(4)))
							)
						)
						(_inst PARITY_CHK6 0 23501(_ent . Parity)
							(_gen
								((C_USE_LUT6)(_code 592))
								((C_SIZE)(_code 593))
							)
							(_port
								((InA)(syndrome_6(t_0_5)))
								((Res)(syndrome_reg_i(6)))
							)
						)
						(_object
							(_prcs
								(REG_SYNDROME(_arch 304 0 23468(_prcs(_trgt(220)(300)(301))(_sens(0)(216)(217)(218)(1))(_dssslsensitivity 1))))
								(line__23491(_arch 305 0 23491(_assignment(_alias((syndrome_reg_i(t_0_3))(syndrome(t_0_3))))(_trgt(221(t_0_3)))(_sens(216(t_0_3))))))
								(line__23499(_arch 306 0 23499(_assignment(_alias((syndrome_reg_i(5))(syndrome(5))))(_trgt(221(5)))(_sens(216(5))))))
							)
						)
						(_part (216(5))
						)
					)
					(_generate GEN_CORR_32 0 23517(_for 125 )
						(_inst CORR_ONE_BIT_32 0 23532(_ent . Correct_One_Bit)
							(_gen
								((C_USE_LUT6)(_code 594))
								((Correct_Value)(_code 595))
							)
							(_port
								((DIn)(axi_rdata_int(_index 596)))
								((Syndrome)(syndrome_reg_i))
								((DCorr)(axi_rdata_int_corr(_index 597)))
							)
						)
						(_object
							(_cnst(_int i 125 0 23517(_arch)))
						)
					)
					(_object
						(_cnst(_int correct_data_table_32 118 0 23396(_arch((0(_string \"1100001"\))(1(_string \"1010001"\))(2(_string \"0110001"\))(3(_string \"1110001"\))(4(_string \"1001001"\))(5(_string \"0101001"\))(6(_string \"1101001"\))(7(_string \"0011001"\))(8(_string \"1011001"\))(9(_string \"0111001"\))(10(_string \"1111001"\))(11(_string \"1000101"\))(12(_string \"0100101"\))(13(_string \"1100101"\))(14(_string \"0010101"\))(15(_string \"1010101"\))(16(_string \"0110101"\))(17(_string \"1110101"\))(18(_string \"0001101"\))(19(_string \"1001101"\))(20(_string \"0101101"\))(21(_string \"1101101"\))(22(_string \"0011101"\))(23(_string \"1011101"\))(24(_string \"0111101"\))(25(_string \"1111101"\))(26(_string \"1000011"\))(27(_string \"0100011"\))(28(_string \"1100011"\))(29(_string \"0010011"\))(30(_string \"1010011"\))(31(_string \"0110011"\))))))
						(_type(_int ~NATURAL~range~0~to~1~13159 0 23407(_scalar (_to i 0 i 1))))
						(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13160 0 23407(_array -3((_to i 0 i 1)))))
						(_sig(_int syndrome_4_reg 122 0 23407(_arch(_uni((_others(i 2)))))))
						(_type(_int ~NATURAL~range~0~to~5~13161 0 23408(_scalar (_to i 0 i 5))))
						(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13162 0 23408(_array -3((_to i 0 i 5)))))
						(_sig(_int syndrome_6_reg 124 0 23408(_arch(_uni((_others(i 2)))))))
						(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~13171 0 23517(_scalar (_to i 0 c 598))))
					)
				)
				(_generate CHK_ECC_64 0 23551(_if 599)
					(_inst PARITY_CHK7_A 0 23604(_ent . Parity)
						(_gen
							((C_USE_LUT6)(_code 600))
							((C_SIZE)(_code 601))
						)
						(_port
							((InA)(syndrome_7_reg(t_0_5)))
							((Res)(syndrome_7_a))
						)
					)
					(_inst PARITY_CHK7_B 0 23610(_ent . Parity)
						(_gen
							((C_USE_LUT6)(_code 602))
							((C_SIZE)(_code 603))
						)
						(_port
							((InA)(syndrome_7_reg(t_6_11)))
							((Res)(syndrome_7_b))
						)
					)
					(_generate GEN_CORR_64 0 23631(_for 128 )
						(_inst CORR_ONE_BIT_64 0 23641(_ent . Correct_One_Bit_64)
							(_gen
								((C_USE_LUT6)(_code 604))
								((Correct_Value)(_code 605))
							)
							(_port
								((DIn)(axi_rdata_int(_object 59)))
								((Syndrome)(syndrome_reg_i))
								((DCorr)(axi_rdata_int_corr(_object 59)))
							)
						)
						(_object
							(_cnst(_int i 128 0 23631(_arch)))
						)
					)
					(_object
						(_cnst(_int correct_data_table_64 118 0 23553(_arch((0(_string \"11000001"\))(1(_string \"10100001"\))(2(_string \"01100001"\))(3(_string \"11100001"\))(4(_string \"10010001"\))(5(_string \"01010001"\))(6(_string \"11010001"\))(7(_string \"00110001"\))(8(_string \"10110001"\))(9(_string \"01110001"\))(10(_string \"11110001"\))(11(_string \"10001001"\))(12(_string \"01001001"\))(13(_string \"11001001"\))(14(_string \"00101001"\))(15(_string \"10101001"\))(16(_string \"01101001"\))(17(_string \"11101001"\))(18(_string \"00011001"\))(19(_string \"10011001"\))(20(_string \"01011001"\))(21(_string \"11011001"\))(22(_string \"00111001"\))(23(_string \"10111001"\))(24(_string \"01111001"\))(25(_string \"11111001"\))(26(_string \"10000101"\))(27(_string \"01000101"\))(28(_string \"11000101"\))(29(_string \"00100101"\))(30(_string \"10100101"\))(31(_string \"01100101"\))(32(_string \"11100101"\))(33(_string \"00010101"\))(34(_string \"10010101"\))(35(_string \"01010101"\))(36(_string \"11010101"\))(37(_string \"00110101"\))(38(_string \"10110101"\))(39(_string \"01110101"\))(40(_string \"11110101"\))(41(_string \"00001101"\))(42(_string \"10001101"\))(43(_string \"01001101"\))(44(_string \"11001101"\))(45(_string \"00101101"\))(46(_string \"10101101"\))(47(_string \"01101101"\))(48(_string \"11101101"\))(49(_string \"00011101"\))(50(_string \"10011101"\))(51(_string \"01011101"\))(52(_string \"11011101"\))(53(_string \"00111101"\))(54(_string \"10111101"\))(55(_string \"01111101"\))(56(_string \"11111101"\))(57(_string \"10000011"\))(58(_string \"01000011"\))(59(_string \"11000011"\))(60(_string \"00100011"\))(61(_string \"10100011"\))(62(_string \"01100011"\))(63(_string \"11100011"\))))))
						(_type(_int ~NATURAL~range~0~to~11~13172 0 23572(_scalar (_to i 0 i 11))))
						(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13173 0 23572(_array -3((_to i 0 i 11)))))
						(_sig(_int syndrome_7_reg 127 0 23572(_arch(_uni((_others(i 2)))))))
						(_sig(_int syndrome_7_a -3 0 23573(_arch(_uni))))
						(_sig(_int syndrome_7_b -3 0 23574(_arch(_uni))))
						(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~13178 0 23631(_scalar (_to i 0 c 606))))
						(_prcs
							(REG_SYNDROME(_arch 307 0 23583(_prcs(_trgt(220)(302))(_sens(0)(216)(219)(220)(298)(302))(_dssslsensitivity 1))))
							(line__23619(_arch 308 0 23619(_assignment(_trgt(221(7)))(_sens(303)(304)))))
							(line__23620(_arch 309 0 23620(_assignment(_alias((syndrome_reg_i(t_0_6))(syndrome_reg(t_0_6))))(_trgt(221(t_0_6)))(_sens(220(t_0_6))))))
						)
					)
				)
			)
			(_generate GEN_HSIAO_ECC_CORR 0 23671(_if 607)
				(_generate H_COL 0 23683(_for 135 )
					(_generate H_BIT 0 23685(_for 137 )
						(_object
							(_cnst(_int p 137 0 23685(_arch)))
							(_prcs
								(line__23687(_arch 310 0 23687(_assignment(_trgt(305(_object 60(_object 61))))(_sens(225(_index 608)))(_read(225(_index 609))))))
							)
						)
						(_part (225(_index 610))
						)
					)
					(_object
						(_cnst(_int n 135 0 23683(_arch)))
						(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~13185 0 23685(_scalar (_to i 0 c 611))))
					)
				)
				(_generate GEN_FLIP_BIT 0 23693(_for 136 )
					(_object
						(_cnst(_int r 136 0 23693(_arch)))
						(_prcs
							(line__23695(_arch 311 0 23695(_assignment(_trgt(306(_object 62)))(_sens(224)(305(_object 62)))(_read(305(_object 62))))))
						)
					)
				)
				(_object
					(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH-1~downto~0~13179 0 23673(_scalar (_dto c 612 i 0))))
					(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~13180 0 23673(_scalar (_dto c 613 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~13181 0 23673(_array -3((_dto c 614 i 0)))))
					(_type(_int type_int0 0 23673(_array 131((_dto c 615 i 0)))))
					(_sig(_int h_matrix 132 0 23675(_arch(_uni))))
					(_type(_int ~NATURAL~range~C_AXI_DATA_WIDTH-1~downto~0~13182 0 23676(_scalar (_dto c 616 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~13183 0 23676(_array -3((_dto c 617 i 0)))))
					(_sig(_int flip_bits 134 0 23676(_arch(_uni))))
					(_sig(_int ecc_rddata_r 134 0 23677(_arch(_uni))))
					(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~13184 0 23683(_scalar (_to i 0 c 618))))
					(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~13186 0 23693(_scalar (_to i 0 c 619))))
					(_prcs
						(line__23698(_arch 312 0 23698(_assignment(_trgt(307))(_sens(294)))))
						(line__23700(_arch 313 0 23700(_assignment(_trgt(296(_range 620)))(_sens(306(_range 621))(307(_range 622)))(_read(306(_range 623))(307(_range 624))))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~0~to~C_INT_ECC_WIDTH-1~13153 0 23304(_scalar (_to i 0 c 625))))
				(_type(_int syndrome_bits 0 23304(_array -3((_to i 0 c 626)))))
				(_type(_int ~NATURAL~range~0~to~C_AXI_DATA_WIDTH-1~13154 0 23308(_scalar (_to i 0 c 627))))
				(_type(_int correct_data_table_type 0 23308(_array 116((_to i 0 c 628)))))
				(_type(_int ~NATURAL~range~C_AXI_DATA_WIDTH-1~downto~0~13155 0 23310(_scalar (_dto c 629 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~13156 0 23310(_array -3((_dto c 630 i 0)))))
				(_sig(_int rd_skid_buf_i 120 0 23310(_arch(_uni((_others(i 2)))))))
				(_sig(_int axi_rdata_int 120 0 23311(_arch(_uni((_others(i 2)))))))
				(_sig(_int axi_rdata_int_cmb 120 0 23312(_arch(_uni((_others(i 2)))))))
				(_sig(_int axi_rdata_int_corr 120 0 23313(_arch(_uni((_others(i 2)))))))
				(_sig(_int start_add_ind -3 0 23314(_arch(_uni((i 2))))))
				(_sig(_int ecc_en -3 0 23315(_arch(_uni((i 2))))))
				(_sig(_int addr_vld_rdy_reg1 -3 0 23316(_arch(_uni((i 2))))))
				(_prcs
					(line__23320(_arch 296 0 23320(_assignment(_trgt(297))(_sens(57)(299)))))
					(line__23321(_arch 297 0 23321(_assignment(_trgt(298))(_sens(89)(17)(297)))))
					(line__23322(_arch 298 0 23322(_prcs(_trgt(299))(_sens(0)(57)(1))(_dssslsensitivity 1))))
					(REG_RDATA(_arch 299 0 23333(_prcs(_simple)(_trgt(294(_range 631))(294))(_sens(0))(_read(70)(211)(215(_range 632))(1)(17)(294)(298)))))
					(line__23369(_arch 300 0 23369(_assignment(_trgt(13))(_sens(222)(18)(294)(296)))))
				)
			)
		)
		(_inst I_WRAP_BRST 0 23712(_ent . wrap_brst_rd)
			(_gen
				((C_AXI_ADDR_WIDTH)(_code 633))
				((C_BRAM_ADDR_ADJUST_FACTOR)(_code 634))
				((C_AXI_DATA_WIDTH)(_code 635))
			)
			(_port
				((S_AXI_AClk)(S_AXI_ACLK))
				((S_AXI_AResetn)(S_AXI_ARESETN))
				((curr_axlen)(arlen_temp))
				((curr_axsize)(arsize_temp))
				((curr_narrow_burst)(curr_narrow_burst_cmb))
				((narrow_bram_addr_inc_re)(narrow_bram_addr_inc_re))
				((bram_addr_ld_en)(addr_vld_rdy))
				((bram_addr_ld)(araddr_temp))
				((bram_addr_int)(araddr_inc_temp))
				((bram_addr_ld_wrap)(bram_addr_ld_wrap))
				((max_wrap_burst_mod)(max_wrap_burst))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~13107 0 22111(_scalar (_dto c 636 i 0))))
			(_type(_int ~INTEGER~range~C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~13108 0 22115(_scalar (_range 637))))
			(_prcs
				(REG_ARESETN(_arch 212 0 22054(_prcs(_trgt(49)(50)(51)(53))(_sens(0)(49)(50)(52)(1))(_dssslsensitivity 1))))
				(line__22066(_arch 213 0 22066(_assignment(_trgt(52))(_sens(49)(50)))))
				(line__22073(_arch 214 0 22073(_assignment(_trgt(55))(_sens(74)(17)))))
				(line__22075(_arch 215 0 22075(_prcs(_trgt(58)(59)(60)(61)(62))(_sens(0)(1)(2)(3(_range 638))(4)(5)(6))(_dssslsensitivity 1)(_read(54)(3(_range 639))))))
				(line__22094(_arch 216 0 22094(_assignment(_trgt(63))(_sens(54)(58)(2)))))
				(line__22095(_arch 217 0 22095(_assignment(_trgt(64))(_sens(54)(59)(3(_range 640)))(_read(3(_range 641))))))
				(line__22096(_arch 218 0 22096(_assignment(_trgt(65))(_sens(54)(60)(4)))))
				(line__22097(_arch 219 0 22097(_assignment(_trgt(66))(_sens(54)(61)(6)))))
				(line__22098(_arch 220 0 22098(_assignment(_trgt(67))(_sens(54)(62)(5)))))
				(line__22102(_arch 221 0 22102(_assignment(_alias((AXI_ARREADY)(axi_arready_int)))(_simpleassign BUF)(_trgt(11))(_sens(47)))))
				(line__22103(_arch 222 0 22103(_assignment(_trgt(12))(_sens(179)))))
				(line__22104(_arch 223 0 22104(_assignment(_trgt(14))(_sens(69)(222)))))
				(line__22105(_arch 224 0 22105(_assignment(_alias((AXI_RLAST)(axi_rlast_int)))(_simpleassign BUF)(_trgt(15))(_sens(70)))))
				(line__22106(_arch 225 0 22106(_assignment(_trgt(70))(_sens(72)(73)))))
				(line__22107(_arch 226 0 22107(_assignment(_alias((AXI_RVALID)(axi_rvalid_int)))(_simpleassign BUF)(_trgt(16))(_sens(74)))))
				(line__22109(_arch 227 0 22109(_assignment(_alias((BRAM_En)(bram_en_int)))(_simpleassign BUF)(_trgt(30))(_sens(75)))))
				(line__22121(_arch 230 0 22121(_prcs(_trgt(83))(_sens(0)(66)(75)(118)(1))(_dssslsensitivity 1))))
				(line__22136(_arch 231 0 22136(_prcs(_simple)(_trgt(77(_range 642))(77))(_sens(0))(_read(54)(65)(77(_range 643))(82)(1)))))
				(line__22149(_arch 232 0 22149(_assignment(_trgt(85))(_sens(77)))))
				(line__22309(_arch 250 0 22309(_prcs(_trgt(79)(80))(_sens(0)(75)(78)(1))(_dssslsensitivity 1))))
				(RD_ADDR_SM_REG_PROCESS(_arch 260 0 22571(_prcs(_trgt(33))(_sens(0)(34)(51))(_dssslsensitivity 1))))
				(line__22583(_arch 261 0 22583(_prcs(_trgt(117))(_sens(0)(51)(66))(_dssslsensitivity 1))))
				(line__22599(_arch 262 0 22599(_prcs(_simple)(_trgt(87(_range 644))(87))(_sens(0))(_read(54)(65)(87(_range 645))(90)(1)))))
				(RD_DATA_SM_REG_PROCESS(_arch 269 0 22922(_prcs(_trgt(132))(_sens(0)(51)(133))(_dssslsensitivity 1))))
				(line__22979(_arch 275 0 22979(_prcs(_trgt(56)(57)(73)(74))(_sens(0)(54)(55)(71)(89)(1))(_dssslsensitivity 1))))
				(line__22995(_arch 276 0 22995(_prcs(_trgt(179))(_sens(0)(63)(1))(_dssslsensitivity 1)(_read(89)))))
				(REG_RRESP(_arch 277 0 23005(_prcs(_trgt(69))(_sens(0)(55)(69)(70)(74)(1))(_dssslsensitivity 1))))
				(line__23738(_arch 314 0 23738(_assignment(_trgt(185))(_sens(67)))))
				(line__23739(_arch 315 0 23739(_assignment(_alias((narrow_bram_addr_inc_re)(_string \"0"\)))(_trgt(195)))))
			)
		)
	)
	(_object
		(_gen(_int C_AXI_ADDR_WIDTH -1 0 14627 \32\ (_ent gms((i 32)))))
		(_gen(_int C_BRAM_ADDR_ADJUST_FACTOR -1 0 14630 \2\ (_ent gms((i 2)))))
		(_gen(_int C_AXI_DATA_WIDTH -1 0 14633 \32\ (_ent gms((i 32)))))
		(_gen(_int C_AXI_ID_WIDTH -1 0 14636 \4\ (_ent gms((i 4)))))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW -1 0 14639 \1\ (_ent gms((i 1)))))
		(_gen(_int C_READ_LATENCY -1 0 14641 \1\ (_ent gms((i 1)))))
		(_gen(_int C_RD_CMD_OPTIMIZATION -1 0 14642 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 14644(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 0 0 14644(_ent(_string \"AXI4"\))))
		(_gen(_int C_SINGLE_PORT_BRAM -1 0 14647 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC -1 0 14650 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_WIDTH -1 0 14653 \8\ (_ent gms((i 8)))))
		(_gen(_int C_ECC_TYPE -1 0 14656 \0\ (_ent gms((i 0)))))
		(_port(_int S_AXI_AClk -3 0 14664(_ent(_in)(_event))))
		(_port(_int S_AXI_AResetn -3 0 14665(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ID_WIDTH-1~downto~0}~12 0 14669(_array -3((_dto c 646 i 0)))))
		(_port(_int AXI_ARID 1 0 14669(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~0}~12 0 14670(_array -3((_dto c 647 i 0)))))
		(_port(_int AXI_ARADDR 2 0 14670(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14672(_array -3((_dto i 7 i 0)))))
		(_port(_int AXI_ARLEN 3 0 14672(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14679(_array -3((_dto i 2 i 0)))))
		(_port(_int AXI_ARSIZE 4 0 14679(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14686(_array -3((_dto i 1 i 0)))))
		(_port(_int AXI_ARBURST 5 0 14686(_ent(_in))))
		(_port(_int AXI_ARLOCK -3 0 14693(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14694(_array -3((_dto i 3 i 0)))))
		(_port(_int AXI_ARCACHE 6 0 14694(_ent(_in))))
		(_port(_int AXI_ARPROT 4 0 14695(_ent(_in))))
		(_port(_int AXI_ARVALID -3 0 14697(_ent(_in))))
		(_port(_int AXI_ARREADY -3 0 14698(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ID_WIDTH-1~downto~0}~122 0 14702(_array -3((_dto c 648 i 0)))))
		(_port(_int AXI_RID 7 0 14702(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~12 0 14703(_array -3((_dto c 649 i 0)))))
		(_port(_int AXI_RDATA 8 0 14703(_ent(_out))))
		(_port(_int AXI_RRESP 5 0 14704(_ent(_out))))
		(_port(_int AXI_RLAST -3 0 14705(_ent(_out))))
		(_port(_int AXI_RVALID -3 0 14707(_ent(_out))))
		(_port(_int AXI_RREADY -3 0 14708(_ent(_in))))
		(_port(_int Enable_ECC -3 0 14712(_ent(_in))))
		(_port(_int BRAM_Addr_En -3 0 14713(_ent(_out))))
		(_port(_int CE_Failing_We -3 0 14714(_ent(_out((i 2))))))
		(_port(_int Sl_CE -3 0 14715(_ent(_out((i 2))))))
		(_port(_int Sl_UE -3 0 14716(_ent(_out((i 2))))))
		(_port(_int Arb2AR_Active -3 0 14720(_ent(_in))))
		(_port(_int AR2Arb_Active_Clr -3 0 14721(_ent(_out((i 2))))))
		(_port(_int Sng_BRAM_Addr_Ld_En -3 0 14723(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~12 0 14724(_array -3((_range 650)))))
		(_port(_int Sng_BRAM_Addr_Ld 9 0 14724(_ent(_out((_others(i 2)))))))
		(_port(_int Sng_BRAM_Addr_Inc -3 0 14725(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~124 0 14726(_array -3((_range 651)))))
		(_port(_int Sng_BRAM_Addr 10 0 14726(_ent(_in))))
		(_port(_int Sng_arb_Arready -3 0 14727(_ent(_in((i 2))))))
		(_port(_int BRAM_En -3 0 14731(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~0}~126 0 14732(_array -3((_dto c 652 i 0)))))
		(_port(_int BRAM_Addr 11 0 14732(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~12 0 14733(_array -3((_dto c 653 i 0)))))
		(_port(_int BRAM_RdData 12 0 14733(_ent(_in))))
		(_cnst(_int C_RESET_ACTIVE -3 0 14765(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14767(_array -3((_dto i 1 i 0)))))
		(_cnst(_int RESP_OKAY 13 0 14767(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 14768(_array -3((_dto i 1 i 0)))))
		(_cnst(_int RESP_SLVERR 14 0 14768(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14773(_array -3((_dto i 7 i 0)))))
		(_cnst(_int AXI_ARLEN_ONE 15 0 14773(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 14774(_array -3((_dto i 7 i 0)))))
		(_cnst(_int AXI_ARLEN_TWO 16 0 14774(_arch(_string \"00000001"\))))
		(_cnst(_int C_NARROW_BURST_CNT_LEN -1 0 14794(_arch gms(_code 654))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NARROW_BURST_CNT_LEN-1~downto~0}~13 0 14795(_array -3((_dto c 655 i 0)))))
		(_cnst(_int NARROW_CNT_MAX 17 0 14795(_arch((_others(i 2))))))
		(_cnst(_int C_MAX_BRST_CNT -1 0 14799(_arch((i 256)))))
		(_cnst(_int C_BRST_CNT_SIZE -1 0 14800(_arch gms(_code 656))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRST_CNT_SIZE-1~downto~0}~13 0 14803(_array -3((_dto c 657 i 0)))))
		(_cnst(_int C_BRST_CNT_ZERO 18 0 14803(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 14806(_array -3((_dto i 7 i 0)))))
		(_cnst(_int C_BRST_CNT_ONE 19 0 14806(_arch(_string \"00000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 14809(_array -3((_dto i 7 i 0)))))
		(_cnst(_int C_BRST_CNT_TWO 20 0 14809(_arch(_string \"00000010"\))))
		(_cnst(_int C_RDDATA_MUX_BRAM -3 0 14815(_arch((i 2)))))
		(_cnst(_int C_RDDATA_MUX_SKID_BUF -3 0 14816(_arch((i 3)))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES -1 0 14820(_arch gms(_code 658))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 14825(_array -3((_dto i 1 i 0)))))
		(_cnst(_int C_AXI_BURST_WRAP 21 0 14825(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 14826(_array -3((_dto i 1 i 0)))))
		(_cnst(_int C_AXI_BURST_INCR 22 0 14826(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 14827(_array -3((_dto i 1 i 0)))))
		(_cnst(_int C_AXI_BURST_FIXED 23 0 14827(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14843(_array -3((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_MAX 24 0 14843(_arch gms(_code 659))))
		(_cnst(_int C_INT_ECC_WIDTH -1 0 14846(_arch gms(_code 660))))
		(_cnst(_int C_USE_LUT6 -5 0 14853(_arch((i 1)))))
		(_type(_int RD_ADDR_SM_TYPE 0 14869(_enum1 idle next_addr ld_araddr (_to i 0 i 2))))
		(_sig(_int rd_addr_sm_cs 25 0 14874(_arch(_uni))))
		(_sig(_int rd_addr_sm_ns 25 0 14874(_arch(_uni))))
		(_sig(_int ar_active_set -3 0 14876(_arch(_uni((i 2))))))
		(_sig(_int ar_active_set_i -3 0 14877(_arch(_uni((i 2))))))
		(_sig(_int ar_active_clr -3 0 14878(_arch(_uni((i 2))))))
		(_sig(_int ar_active -3 0 14879(_arch(_uni((i 2))))))
		(_sig(_int ar_active_d1 -3 0 14880(_arch(_uni((i 2))))))
		(_sig(_int ar_active_re -3 0 14881(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~0}~13 0 14884(_array -3((_dto c 661 i 0)))))
		(_sig(_int axi_araddr_pipe 26 0 14884(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0}~13 0 14886(_array -3((_dto c 662 i 0)))))
		(_sig(_int curr_araddr_lsb 27 0 14886(_arch(_uni((_others(i 2)))))))
		(_sig(_int araddr_pipe_ld -3 0 14887(_arch(_uni((i 2))))))
		(_sig(_int araddr_pipe_ld_i -3 0 14888(_arch(_uni((i 2))))))
		(_sig(_int araddr_pipe_sel -3 0 14889(_arch(_uni((i 2))))))
		(_sig(_int axi_araddr_full -3 0 14892(_arch(_uni((i 2))))))
		(_sig(_int axi_arready_int -3 0 14894(_arch(_uni((i 2))))))
		(_sig(_int axi_early_arready_int -3 0 14895(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d1 -3 0 14898(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d2 -3 0 14899(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d3 -3 0 14900(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_re -3 0 14901(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_re_reg -3 0 14902(_arch(_uni((i 2))))))
		(_sig(_int addr_vld_rdy -3 0 14904(_arch(_uni((i 2))))))
		(_sig(_int data_vld_rdy -3 0 14905(_arch(_uni((i 2))))))
		(_sig(_int data_vld_rdy_reg -3 0 14906(_arch(_uni((i 2))))))
		(_sig(_int addr_vld_rdy_reg -3 0 14907(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ID_WIDTH-1~downto~0}~13 0 14909(_array -3((_dto c 663 i 0)))))
		(_sig(_int arid_reg 28 0 14909(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~13 0 14910(_array -3((_range 664)))))
		(_sig(_int araddr_reg 29 0 14910(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 14911(_array -3((_dto i 7 i 0)))))
		(_sig(_int arlen_reg 30 0 14911(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 14912(_array -3((_dto i 1 i 0)))))
		(_sig(_int arburst_reg 31 0 14912(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 14913(_array -3((_dto i 2 i 0)))))
		(_sig(_int arsize_reg 32 0 14913(_arch(_uni((_others(i 2)))))))
		(_sig(_int arid_temp 28 0 14914(_arch(_uni((_others(i 2)))))))
		(_sig(_int araddr_temp 29 0 14915(_arch(_uni((_others(i 2)))))))
		(_sig(_int arlen_temp 30 0 14916(_arch(_uni((_others(i 2)))))))
		(_sig(_int arburst_temp 31 0 14917(_arch(_uni((_others(i 2)))))))
		(_sig(_int arsize_temp 32 0 14918(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~13 0 14920(_array -3((_dto c 665 i 0)))))
		(_sig(_int axi_rdata_int 33 0 14920(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rresp_int 31 0 14921(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rlast_int -3 0 14922(_arch(_uni((i 2))))))
		(_sig(_int axi_rlast_cmb -3 0 14923(_arch(_uni((i 2))))))
		(_sig(_int axi_rlast_cmb_nxt -3 0 14924(_arch(_uni((i 2))))))
		(_sig(_int axi_rlast_cmb_reg -3 0 14925(_arch(_uni((i 2))))))
		(_sig(_int axi_rvalid_int -3 0 14926(_arch(_uni((i 2))))))
		(_sig(_int bram_en_int -3 0 14927(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_int 29 0 14928(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRST_CNT_SIZE-1~downto~0}~1322 0 14930(_array -3((_dto c 666 i 0)))))
		(_sig(_int brst_cnt_addr 34 0 14930(_arch(_uni((_others(i 2)))))))
		(_sig(_int araddr_inc_temp 29 0 14931(_arch(_uni((_others(i 2)))))))
		(_sig(_int araddr_inc_temp_reg 29 0 14932(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_en_int_reg -3 0 14933(_arch(_uni((i 2))))))
		(_sig(_int addr_state_idle -3 0 14934(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_dec -3 0 14935(_arch(_uni((i 2))))))
		(_sig(_int wrap_addr_assign -3 0 14936(_arch(_uni((i 2))))))
		(_sig(_int addr_state_next -3 0 14937(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_addr_one -3 0 14938(_arch(_uni((i 2))))))
		(_sig(_int wrap_addr_sel -3 0 14939(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_data 34 0 14942(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_state_idle -3 0 14943(_arch(_uni((i 2))))))
		(_sig(_int axi_rvalid_cmb -3 0 14944(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_dec_data -3 0 14945(_arch(_uni((i 2))))))
		(_sig(_int data_state_rd_one -3 0 14946(_arch(_uni((i 2))))))
		(_sig(_int no_ar_ack_cmb -3 0 14948(_arch(_uni((i 2))))))
		(_sig(_int no_ar_ack -3 0 14949(_arch(_uni((i 2))))))
		(_sig(_int pend_rd_op_cmb -3 0 14951(_arch(_uni((i 2))))))
		(_sig(_int pend_rd_op -3 0 14952(_arch(_uni((i 2))))))
		(_sig(_int axi_arid_pipe 28 0 14955(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_arsize_pipe 32 0 14957(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_arsize_pipe_4byte -3 0 14958(_arch(_uni((i 2))))))
		(_sig(_int axi_arsize_pipe_8byte -3 0 14959(_arch(_uni((i 2))))))
		(_sig(_int axi_arsize_pipe_16byte -3 0 14960(_arch(_uni((i 2))))))
		(_sig(_int axi_arsize_pipe_32byte -3 0 14961(_arch(_uni((i 2))))))
		(_sig(_int axi_arsize_pipe_max -3 0 14964(_arch(_uni((i 2))))))
		(_sig(_int curr_arsize 32 0 14967(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_arsize_reg 32 0 14968(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_arlen_pipe 30 0 14972(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_arlen_pipe_1_or_2 -3 0 14973(_arch(_uni((i 2))))))
		(_sig(_int curr_arlen 30 0 14975(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_arlen_reg 30 0 14976(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_arlen_reg_rl 30 0 14977(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_arlen_or_reg 30 0 14978(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_arlen_one_intr -3 0 14979(_arch(_uni((i 2))))))
		(_sig(_int rd_cmd_opt_intr -3 0 14980(_arch(_uni((i 2))))))
		(_sig(_int axi_arburst_pipe 31 0 14982(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_arburst_pipe_fixed -3 0 14983(_arch(_uni((i 2))))))
		(_sig(_int curr_arburst 31 0 14985(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_wrap_burst -3 0 14986(_arch(_uni((i 2))))))
		(_sig(_int curr_wrap_burst_reg -3 0 14987(_arch(_uni((i 2))))))
		(_sig(_int max_wrap_burst -3 0 14988(_arch(_uni((i 2))))))
		(_sig(_int curr_incr_burst -3 0 14990(_arch(_uni((i 2))))))
		(_sig(_int curr_fixed_burst -3 0 14992(_arch(_uni((i 2))))))
		(_sig(_int curr_fixed_burst_reg -3 0 14993(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_ld_en -3 0 14999(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_ld_en_i -3 0 15000(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_ld_en_mod -3 0 15001(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_ld 29 0 15003(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_ld_wrap 29 0 15005(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_inc -3 0 15008(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_inc_mod -3 0 15009(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_inc_wrap_mod -3 0 15010(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~1024~13 0 15011(_scalar (_to i 0 i 1024))))
		(_sig(_int rd_latency_count 35 0 15011(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1024~1323 0 15012(_scalar (_to i 0 i 1024))))
		(_sig(_int rd_latency_count_rlast 36 0 15012(_arch(_uni))))
		(_type(_int RD_DATA_SM_TYPE 0 15022(_enum1 idle read_data_one rd_latency sng_addr sec_addr full_pipe full_throttle last_addr last_throttle last_data last_data_ar_pend (_to i 0 i 10))))
		(_sig(_int rd_data_sm_cs 37 0 15035(_arch(_uni))))
		(_sig(_int rd_data_sm_ns 37 0 15035(_arch(_uni))))
		(_sig(_int rd_lat_more -3 0 15037(_arch(_uni((i 2))))))
		(_sig(_int last_bram_addr_rlast -3 0 15038(_arch(_uni((i 2))))))
		(_sig(_int arready_assert -3 0 15039(_arch(_uni((i 2))))))
		(_sig(_int rvalid_ctrl_opt -3 0 15040(_arch(_uni((i 2))))))
		(_sig(_int rd_adv_buf -3 0 15042(_arch(_uni((i 2))))))
		(_sig(_int rd_addr_cmd -3 0 15043(_arch(_uni((i 2))))))
		(_sig(_int rd_addr_cmd_reg -3 0 15044(_arch(_uni((i 2))))))
		(_sig(_int rd_addr_cmd_chk 31 0 15045(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rd_burst -3 0 15046(_arch(_uni((i 2))))))
		(_sig(_int axi_rd_burst_two -3 0 15047(_arch(_uni((i 2))))))
		(_sig(_int act_rd_burst -3 0 15049(_arch(_uni((i 2))))))
		(_sig(_int act_rd_burst_set -3 0 15050(_arch(_uni((i 2))))))
		(_sig(_int act_rd_burst_clr -3 0 15051(_arch(_uni((i 2))))))
		(_sig(_int act_rd_burst_two -3 0 15052(_arch(_uni((i 2))))))
		(_sig(_int rd_skid_buf_ld_cmb -3 0 15055(_arch(_uni((i 2))))))
		(_sig(_int rd_skid_buf_ld_reg -3 0 15056(_arch(_uni((i 2))))))
		(_sig(_int rd_skid_buf_ld -3 0 15057(_arch(_uni((i 2))))))
		(_sig(_int rd_skid_buf_ld_imm -3 0 15058(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~13 0 15059(_array -3((_dto c 667 i 0)))))
		(_sig(_int rd_skid_buf 38 0 15059(_arch(_uni((_others(i 2)))))))
		(_sig(_int rddata_mux_sel_cmb -3 0 15061(_arch(_uni((i 2))))))
		(_sig(_int rddata_mux_sel -3 0 15062(_arch(_uni((i 2))))))
		(_sig(_int axi_rdata_en -3 0 15064(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH+8*C_ECC-1~downto~0}~13 0 15065(_array -3((_dto c 668 i 0)))))
		(_sig(_int axi_rdata_mux 39 0 15065(_arch(_uni((_others(i 2)))))))
		(_sig(_int brst_cnt_max -3 0 15070(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_max_d1 -3 0 15071(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_max_re -3 0 15072(_arch(_uni((i 2))))))
		(_sig(_int end_brst_rd_clr_cmb -3 0 15074(_arch(_uni((i 2))))))
		(_sig(_int end_brst_rd_clr -3 0 15075(_arch(_uni((i 2))))))
		(_sig(_int end_brst_rd -3 0 15076(_arch(_uni((i 2))))))
		(_sig(_int brst_zero -3 0 15078(_arch(_uni((i 2))))))
		(_sig(_int brst_zero_rl -3 0 15079(_arch(_uni((i 2))))))
		(_sig(_int brst_one -3 0 15080(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_ld 34 0 15083(_arch(_uni((_others(i 2)))))))
		(_sig(_int brst_cnt_rst -3 0 15084(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_ld_en -3 0 15085(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt_ld_en_i -3 0 15086(_arch(_uni((i 2))))))
		(_sig(_int brst_cnt 34 0 15087(_arch(_uni((_others(i 2)))))))
		(_sig(_int brst_cnt_rl 34 0 15088(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rid_temp 28 0 15093(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rid_temp_full -3 0 15094(_arch(_uni((i 2))))))
		(_sig(_int axi_rid_temp_full_d1 -3 0 15095(_arch(_uni((i 2))))))
		(_sig(_int axi_rid_temp_full_fe -3 0 15096(_arch(_uni((i 2))))))
		(_sig(_int axi_rid_temp2 28 0 15099(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rid_temp2_full -3 0 15100(_arch(_uni((i 2))))))
		(_sig(_int axi_b2b_rid_adv -3 0 15102(_arch(_uni((i 2))))))
		(_sig(_int axi_rid_int 28 0 15103(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_rvalid_clr_ok -3 0 15106(_arch(_uni((i 2))))))
		(_sig(_int axi_rvalid_set_cmb -3 0 15107(_arch(_uni((i 2))))))
		(_sig(_int axi_rvalid_set -3 0 15108(_arch(_uni((i 2))))))
		(_sig(_int axi_rlast_set -3 0 15110(_arch(_uni((i 2))))))
		(_sig(_int bram_en_cmb -3 0 15114(_arch(_uni((i 2))))))
		(_sig(_int curr_narrow_burst_cmb -3 0 15119(_arch(_uni((i 2))))))
		(_sig(_int curr_narrow_burst -3 0 15120(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NARROW_BURST_CNT_LEN-1~downto~0}~1325 0 15121(_array -3((_dto c 669 i 0)))))
		(_sig(_int narrow_burst_cnt_ld 40 0 15121(_arch(_uni((_others(i 2)))))))
		(_sig(_int narrow_burst_cnt_ld_reg 40 0 15122(_arch(_uni((_others(i 2)))))))
		(_sig(_int narrow_burst_cnt_ld_mod 40 0 15123(_arch(_uni((_others(i 2)))))))
		(_sig(_int narrow_addr_rst -3 0 15126(_arch(_uni((i 2))))))
		(_sig(_int narrow_addr_ld_en -3 0 15127(_arch(_uni((i 2))))))
		(_sig(_int narrow_addr_dec -3 0 15128(_arch(_uni((i 2))))))
		(_sig(_int narrow_bram_addr_inc -3 0 15131(_arch(_uni((i 2))))))
		(_sig(_int narrow_bram_addr_inc_d1 -3 0 15132(_arch(_uni((i 2))))))
		(_sig(_int narrow_bram_addr_inc_re -3 0 15133(_arch(_uni((i 2))))))
		(_sig(_int narrow_addr_int 40 0 15135(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_ua_narrow_wrap -3 0 15137(_arch(_uni((i 2))))))
		(_sig(_int curr_ua_narrow_incr -3 0 15138(_arch(_uni((i 2))))))
		(_sig(_int ua_narrow_load 40 0 15139(_arch(_uni((_others(i 2)))))))
		(_type(_int RLAST_SM_TYPE 0 15145(_enum1 idle rd_latency_rlast w8_throttle w8_2nd_last_data w8_last_data w8_throttle_b2 (_to i 0 i 5))))
		(_sig(_int rlast_sm_cs 41 0 15154(_arch(_uni))))
		(_sig(_int rlast_sm_ns 41 0 15154(_arch(_uni))))
		(_sig(_int last_bram_addr -3 0 15156(_arch(_uni((i 2))))))
		(_sig(_int set_last_bram_addr -3 0 15157(_arch(_uni((i 2))))))
		(_sig(_int alast_bram_addr -3 0 15159(_arch(_uni((i 2))))))
		(_sig(_int rd_b2b_elgible -3 0 15161(_arch(_uni((i 2))))))
		(_sig(_int rd_b2b_elgible_no_thr_check -3 0 15162(_arch(_uni((i 2))))))
		(_sig(_int throttle_last_data -3 0 15163(_arch(_uni((i 2))))))
		(_sig(_int disable_b2b_brst_cmb -3 0 15165(_arch(_uni((i 2))))))
		(_sig(_int disable_b2b_brst -3 0 15166(_arch(_uni((i 2))))))
		(_sig(_int axi_b2b_brst_cmb -3 0 15168(_arch(_uni((i 2))))))
		(_sig(_int axi_b2b_brst -3 0 15169(_arch(_uni((i 2))))))
		(_sig(_int do_cmplt_burst_cmb -3 0 15171(_arch(_uni((i 2))))))
		(_sig(_int do_cmplt_burst -3 0 15172(_arch(_uni((i 2))))))
		(_sig(_int do_cmplt_burst_clr -3 0 15173(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AXI_DATA_WIDTH+C_ECC_WIDTH-1}~13 0 15180(_array -3((_to i 0 c 670)))))
		(_sig(_int UnCorrectedRdData 42 0 15180(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_INT_ECC_WIDTH-1}~13 0 15184(_array -3((_to i 0 c 671)))))
		(_sig(_int Syndrome 43 0 15184(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 15185(_array -3((_to i 0 i 1)))))
		(_sig(_int Syndrome_4 44 0 15185(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 15186(_array -3((_to i 0 i 5)))))
		(_sig(_int Syndrome_6 45 0 15186(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 15187(_array -3((_to i 0 i 11)))))
		(_sig(_int Syndrome_7 46 0 15187(_arch(_uni((_others(i 2)))))))
		(_sig(_int syndrome_reg 43 0 15189(_arch(_uni((_others(i 2)))))))
		(_sig(_int syndrome_reg_i 43 0 15190(_arch(_uni((_others(i 2)))))))
		(_sig(_int Sl_UE_i -3 0 15192(_arch(_uni((i 2))))))
		(_sig(_int UE_Q -3 0 15193(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_INT_ECC_WIDTH-1~downto~0}~13 0 15197(_array -3((_dto c 672 i 0)))))
		(_sig(_int syndrome_r 47 0 15197(_arch(_uni((_others(i 2)))))))
		(_cnst(_int CODE_WIDTH -1 0 15199(_arch gms(_code 673))))
		(_cnst(_int ECC_WIDTH -1 0 15200(_arch gms(_code 674))))
		(_type(_int ~STD_LOGIC_VECTOR{CODE_WIDTH*ECC_WIDTH-1~downto~0}~13 0 15202(_array -3((_dto c 675 i 0)))))
		(_sig(_int h_rows 48 0 15202(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~1327 0 15206(_array -3((_dto c 676 i 0)))))
		(_type(_int ram_type 0 15206(_array 49((_to i 0 i 256)))))
		(_sig(_int rl_rd_buf 50 0 15207(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int bram_en_reg 31 0 15208(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~1024~1328 0 15209(_scalar (_to i 0 i 1024))))
		(_sig(_int rl_count 51 0 15209(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 15210(_array -3((_dto i 9 i 0)))))
		(_sig(_int addr_rl_rd_buf_in 52 0 15210(_arch(_uni((_others(i 2)))))))
		(_sig(_int addr_rl_rd_buf_out 52 0 15211(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out_comp -3 0 15212(_arch(_uni((i 2))))))
		(_sig(_int rl_cnt_en -3 0 15213(_arch(_uni((i 2))))))
		(_sig(_int rl_cnt_en_reg -3 0 15214(_arch(_uni((i 2))))))
		(_sig(_int axi_arready_1st_addr -3 0 15216(_arch(_uni((i 2))))))
		(_sig(_int rd_active -3 0 15217(_arch(_uni((i 2))))))
		(_sig(_int rd_active_int -3 0 15218(_arch(_uni((i 2))))))
		(_sig(_int axi_arready_int1 -3 0 15219(_arch(_uni((i 2))))))
		(_sig(_int rd_cmd_reg -3 0 15220(_arch(_uni((i 2))))))
		(_subprogram
			(_ext BOOLEAN_TO_STD_LOGIC(3 9))
			(_ext REDUCTION_XOR(3 7))
			(_ext REDUCTION_NOR(3 8))
			(_ext log2(3 1))
			(_ext Create_Size_Max(3 5))
			(_ext Int_ECC_Size(3 2))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(axi_bram_ctrl_funcs)))
	(_static
		(131586)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(514)
		(33686018 514)
		(514)
		(33686018 514)
		(514)
		(514)
		(33686018 33686018)
		(514)
		(131586)
		(50463234)
		(50528770)
		(50529026)
		(50529027)
		(33751554)
		(33686274)
		(33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 33686274)
		(33686018 33686019)
		(50463234 33686018)
		(33751554 33686018)
		(33686274 33686018)
		(33686019 33686018)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(33686018 33686018 514)
		(514)
		(514)
		(33686018 514)
		(514)
		(33686018 514)
	)
	(_model . implementation 677 -1)
)
V 000055 55 58110         1580964474900 implementation
(_unit VHDL(wr_chnl 0 24020(implementation 0 24159))
	(_version vde)
	(_time 1580964474901 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\))
	(_parameters tan)
	(_code 5d59525f0b095f4b5f58545f18075f5a5a5a5f580b5b5e)
	(_ent
		(_time 1580964474887)
	)
	(_generate GEN_AW_PIPE_SNG 0 24577(_if 180)
		(_object
			(_prcs
				(line__24581(_arch 5 0 24581(_assignment(_alias((awaddr_pipe_ld)(_string \"0"\)))(_trgt(56)))))
				(line__24582(_arch 6 0 24582(_assignment(_trgt(54))(_sens(3)))))
				(line__24583(_arch 7 0 24583(_assignment(_trgt(60))(_sens(2)))))
				(line__24584(_arch 8 0 24584(_assignment(_alias((axi_awsize_pipe)(AXI_AWSIZE)))(_trgt(61))(_sens(5)))))
				(line__24585(_arch 9 0 24585(_assignment(_alias((axi_awlen_pipe)(AXI_AWLEN)))(_trgt(73))(_sens(4)))))
				(line__24586(_arch 10 0 24586(_assignment(_alias((axi_awburst_pipe)(AXI_AWBURST)))(_trgt(78))(_sens(6)))))
				(line__24587(_arch 11 0 24587(_assignment(_alias((axi_awlen_pipe_1_or_2)(_string \"0"\)))(_trgt(74)))))
				(line__24588(_arch 12 0 24588(_assignment(_alias((axi_awburst_pipe_fixed)(_string \"0"\)))(_trgt(79)))))
				(line__24589(_arch 13 0 24589(_assignment(_alias((axi_awaddr_full)(_string \"0"\)))(_trgt(59)))))
			)
		)
	)
	(_generate GEN_AW_PIPE_DUAL 0 24600(_if 181)
		(_generate GEN_AWADDR 0 24611(_for 49 )
			(_object
				(_cnst(_int i 49 0 24611(_arch)))
				(_prcs
					(REG_AWADDR(_arch 14 0 24614(_prcs(_trgt(54(_object 25))(54(_object 25)))(_sens(0)(54(_object 25))(56)(3(_object 25)))(_dssslsensitivity 1)(_read(54(_object 25))(3(_object 25))))))
				)
			)
		)
		(_object
			(_type(_int ~INTEGER~range~C_AXI_ADDR_WIDTH-1~downto~0~13 0 24611(_scalar (_dto c 182 i 0))))
			(_prcs
				(REG_AWID(_arch 15 0 24637(_prcs(_trgt(60))(_sens(0)(56)(60)(2))(_dssslsensitivity 1))))
				(REG_AWCTRL(_arch 16 0 24662(_prcs(_trgt(61)(73)(78))(_sens(0)(56)(61)(73)(78)(4)(5)(6))(_dssslsensitivity 1))))
				(REG_AWLEN_PIPE(_arch 17 0 24693(_prcs(_trgt(74)(79))(_sens(0)(56)(74)(79)(4)(6))(_dssslsensitivity 1))))
				(REG_WRADDR_FULL(_arch 18 0 24736(_prcs(_trgt(59))(_sens(0)(56)(58)(59)(93)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_DUAL_ADDR_CNT 0 24773(_if 183)
		(_object
			(_prcs
				(I_ADDR_CNT(_arch 19 0 24792(_prcs(_simple)(_trgt(148(_range 184))(148))(_sens(0))(_read(95)(96)(99)(101)(148(_range 185))))))
				(line__24817(_arch 20 0 24817(_assignment(_alias((Sng_BRAM_Addr_Rst)(_string \"0"\)))(_trgt(34)))))
				(line__24818(_arch 21 0 24818(_assignment(_alias((Sng_BRAM_Addr_Ld_En)(_string \"0"\)))(_trgt(35)))))
				(line__24819(_arch 22 0 24819(_assignment(_trgt(36)))))
				(line__24820(_arch 23 0 24820(_assignment(_alias((Sng_BRAM_Addr_Inc)(_string \"0"\)))(_trgt(37)))))
			)
		)
	)
	(_generate GEN_SNG_ADDR_CNT 0 24833(_if 186)
		(_object
			(_prcs
				(line__24836(_arch 24 0 24836(_assignment(_alias((Sng_BRAM_Addr_Rst)(bram_addr_rst)))(_simpleassign BUF)(_trgt(34))(_sens(101)))))
				(line__24837(_arch 25 0 24837(_assignment(_alias((Sng_BRAM_Addr_Ld_En)(bram_addr_ld_en_mod)))(_simpleassign BUF)(_trgt(35))(_sens(95)))))
				(line__24838(_arch 26 0 24838(_assignment(_trgt(36))(_sens(96)))))
				(line__24839(_arch 27 0 24839(_assignment(_alias((Sng_BRAM_Addr_Inc)(bram_addr_inc_mod)))(_simpleassign BUF)(_trgt(37))(_sens(99)))))
				(line__24840(_arch 28 0 24840(_assignment(_trgt(148))(_sens(38)))))
			)
		)
	)
	(_inst I_WRAP_BRST 0 25035(_ent . wrap_brst)
		(_gen
			((C_AXI_ADDR_WIDTH)(_code 187))
			((C_BRAM_ADDR_ADJUST_FACTOR)(_code 188))
			((C_AXI_DATA_WIDTH)(_code 189))
		)
		(_port
			((S_AXI_AClk)(S_AXI_AClk))
			((S_AXI_AResetn)(S_AXI_AResetn))
			((curr_axlen)(curr_awlen))
			((curr_axsize)(curr_awsize))
			((curr_narrow_burst)(curr_narrow_burst))
			((narrow_bram_addr_inc_re)(narrow_bram_addr_inc_re))
			((bram_addr_ld_en)(bram_addr_ld_en))
			((bram_addr_ld)(bram_addr_ld))
			((bram_addr_int)(bram_addr_int))
			((bram_addr_ld_wrap)(bram_addr_ld_wrap))
			((max_wrap_burst_mod)(max_wrap_burst_mod))
		)
	)
	(_generate GEN_WO_NARROW 0 25070(_if 190)
		(_object
			(_prcs
				(line__25075(_arch 38 0 25075(_assignment(_trgt(99))(_sens(85)(98)))))
				(line__25079(_arch 39 0 25079(_assignment(_alias((curr_narrow_burst)(_string \"0"\)))(_trgt(65)))))
				(line__25080(_arch 40 0 25080(_assignment(_alias((narrow_bram_addr_inc_re)(_string \"0"\)))(_trgt(105)))))
			)
		)
	)
	(_generate GEN_NARROW_CNT 0 25104(_if 191)
		(_object
			(_prcs
				(line__25114(_arch 41 0 25114(_assignment(_trgt(99))(_sens(65)(85)(98)(105)))))
				(I_NARROW_CNT(_arch 42 0 25142(_prcs(_simple)(_trgt(106(_range 192))(106))(_sens(0))(_read(69)(70)(71)(72)(106(_range 193))))))
				(line__25169(_arch 43 0 25169(_assignment(_trgt(70))(_sens(1)))))
				(line__25176(_arch 44 0 25176(_assignment(_trgt(69))(_sens(67)(68)(93)(107)(108)(109)))))
				(line__25181(_arch 45 0 25181(_assignment(_trgt(72))(_sens(65)(98)))))
				(line__25183(_arch 46 0 25183(_assignment(_trgt(71))(_sens(64)(93)(105)))))
				(line__25186(_arch 47 0 25186(_assignment(_trgt(103))(_sens(65)(98)(106)))))
				(REG_NARROW_BRAM_ADDR_INC(_arch 48 0 25202(_prcs(_trgt(104))(_sens(0)(103)(1))(_dssslsensitivity 1))))
				(line__25217(_arch 49 0 25217(_assignment(_trgt(105))(_sens(103)(104)))))
			)
		)
	)
	(_generate GEN_AWREADY 0 25234(_if 194)
		(_object
			(_prcs
				(REG_AWREADY(_arch 50 0 25251(_prcs(_trgt(87))(_sens(0)(56)(58)(87)(92)(93)(1))(_dssslsensitivity 1))))
				(REG_ARESETN(_arch 51 0 25278(_prcs(_trgt(88)(89)(90)(92))(_sens(0)(88)(89)(91)(1))(_dssslsensitivity 1))))
				(line__25293(_arch 52 0 25293(_assignment(_trgt(91))(_sens(88)(89)))))
			)
		)
	)
	(_generate GEN_NARROW_EN 0 25343(_if 195)
		(_object
			(_prcs
				(line__25357(_arch 55 0 25357(_assignment(_trgt(64))(_sens(62)))))
				(line__25363(_arch 56 0 25363(_assignment(_trgt(66))(_sens(75)(84)(93)))))
				(NARROW_BURST_REG(_arch 57 0 25371(_prcs(_trgt(65))(_sens(0)(64)(66)(131)(1))(_dssslsensitivity 1))))
				(WLAST_REG(_arch 58 0 25409(_prcs(_trgt(130))(_sens(0)(118)(1)(14)(15))(_dssslsensitivity 1))))
				(line__25427(_arch 59 0 25427(_assignment(_trgt(131))(_sens(118)(130)(14)(15)))))
			)
		)
	)
	(_generate GEN_NARROW_CNT_LD 0 25451(_if 196)
		(_object
			(_type(_int ~NATURAL~range~2~downto~0~1326 0 25453(_scalar (_dto i 2 i 0))))
			(_type(_int ~UNSIGNED{2~downto~0}~13 0 25453(_array -3((_dto i 2 i 0)))))
			(_sig(_int curr_awsize_unsigned 51 0 25453(_arch(_uni((_others(i 2)))))))
			(_sig(_int axi_byte_div_curr_awsize -1 0 25454(_arch(_uni((i 1))))))
			(_prcs
				(line__25463(_arch 60 0 25463(_assignment(_alias((curr_awsize_unsigned)(curr_awsize)))(_trgt(175))(_sens(62)))))
				(DIV_AWSIZE(_arch 61 0 25499(_prcs(_simple)(_trgt(176))(_sens(175)))))
				(line__25534(_arch 62 0 25534(_assignment(_trgt(67))(_sens(176))(_mon))))
				(REG_NAR_BRST_CNT_LD(_arch 63 0 25545(_prcs(_trgt(68))(_sens(0)(67)(68)(93)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_UA_NARROW 0 25631(_if 197)
		(_inst I_UA_NARROW 0 25672(_ent . ua_narrow)
			(_gen
				((C_AXI_DATA_WIDTH)(_code 198))
				((C_BRAM_ADDR_ADJUST_FACTOR)(_code 199))
				((C_NARROW_BURST_CNT_LEN)(_code 200))
			)
			(_port
				((curr_wrap_burst)(curr_wrap_burst))
				((curr_incr_burst)(curr_incr_burst))
				((bram_addr_ld_en)(bram_addr_ld_en))
				((curr_axlen)(curr_awlen))
				((curr_axsize)(curr_awsize))
				((curr_axaddr_lsb)(curr_awaddr_lsb))
				((curr_ua_narrow_wrap)(curr_ua_narrow_wrap))
				((curr_ua_narrow_incr)(curr_ua_narrow_incr))
				((ua_narrow_load)(ua_narrow_load))
			)
		)
		(_object
			(_prcs
				(line__25700(_arch 67 0 25700(_assignment(_trgt(55))(_sens(54(_range 201))(58)(3(_range 202)))(_read(54(_range 203))(3(_range 204))))))
			)
		)
	)
	(_generate GEN_AW_SNG 0 25721(_if 205)
		(_object
			(_prcs
				(line__25724(_arch 68 0 25724(_assignment(_alias((aw_active)(Arb2AW_Active)))(_simpleassign BUF)(_trgt(51))(_sens(30)))))
				(line__25725(_arch 69 0 25725(_assignment(_alias((bram_addr_ld_en)(aw_active_re)))(_simpleassign BUF)(_trgt(93))(_sens(53)))))
				(line__25726(_arch 70 0 25726(_assignment(_alias((AW2Arb_Active_Clr)(aw_active_clr)))(_simpleassign BUF)(_trgt(32))(_sens(48)))))
				(line__25727(_arch 71 0 25727(_assignment(_alias((AW2Arb_Busy)(wr_busy_reg)))(_simpleassign BUF)(_trgt(31))(_sens(133)))))
				(line__25728(_arch 72 0 25728(_assignment(_alias((AW2Arb_BVALID_Cnt)(bvalid_cnt)))(_trgt(33))(_sens(159)))))
			)
		)
	)
	(_generate GEN_AW_DUAL 0 25764(_if 206)
		(_object
			(_prcs
				(line__25768(_arch 75 0 25768(_assignment(_alias((AW2Arb_Active_Clr)(_string \"0"\)))(_trgt(32)))))
				(line__25769(_arch 76 0 25769(_assignment(_alias((AW2Arb_Busy)(_string \"0"\)))(_trgt(31)))))
				(line__25771(_arch 77 0 25771(_assignment(_trgt(33)))))
				(REG_LAST_DATA_ACK(_arch 78 0 25778(_prcs(_trgt(129))(_sens(0)(118)(1)(14)(15))(_dssslsensitivity 1))))
				(WR_ADDR_SM_CMB_PROCESS(_arch 79 0 25813(_prcs(_simple)(_trgt(45)(47)(57)(94))(_sens(44)(51)(59)(128)(129)(161)(10)))))
				(line__25961(_arch 80 0 25961(_assignment(_trgt(93))(_sens(90)(94)))))
				(line__25962(_arch 81 0 25962(_assignment(_trgt(46))(_sens(47)(90)))))
				(line__25963(_arch 82 0 25963(_assignment(_trgt(56))(_sens(57)(90)))))
				(WR_ADDR_SM_REG_PROCESS(_arch 83 0 25966(_prcs(_trgt(44))(_sens(0)(45)(90))(_dssslsensitivity 1))))
				(line__25992(_arch 84 0 25992(_assignment(_trgt(58))(_sens(59)))))
				(REG_AW_ACT(_arch 85 0 25997(_prcs(_trgt(51))(_sens(0)(46)(48)(51)(90))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_WRDATA 0 26043(_for 44 )
		(_object
			(_cnst(_int i 44 0 26043(_arch)))
			(_prcs
				(REG_WRDATA(_arch 86 0 26046(_prcs(_trgt(149(_object 26))(149(_object 26)))(_sens(0)(116)(149(_object 26))(12(_object 26)))(_dssslsensitivity 1)(_read(149(_object 26))(12(_object 26))))))
			)
		)
	)
	(_generate GEN_WR_NO_ECC 0 26072(_if 207)
		(_object
			(_prcs
				(REG_BRAM_WE(_arch 87 0 26081(_prcs(_trgt(145))(_sens(0)(124)(125)(145)(1)(13))(_dssslsensitivity 1))))
				(line__26121(_arch 88 0 26121(_assignment(_trgt(128))(_sens(59)(74)(77)(79)))))
			)
		)
	)
	(_generate GEN_WR_ECC 0 26148(_if 208)
		(_object
			(_prcs
				(line__26152(_arch 89 0 26152(_assignment(_alias((wr_b2b_elgible)(_string \"0"\)))(_trgt(128)))))
				(REG_BRAM_WE(_arch 90 0 26159(_prcs(_trgt(145))(_sens(0)(142)(144)(145)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_WDATA_SM_ECC 0 26245(_if 209)
		(_generate GEN_WRDATA_SM_RL_ECC 0 26291(_if 210)
			(_object
				(_prcs
					(line__26294(_arch 95 0 26294(_prcs(_trgt(174))(_sens(0)(146)(174)(1)(14))(_dssslsensitivity 1))))
					(line__26308(_arch 96 0 26308(_prcs(_trgt(173))(_sens(0)(51)(122)(173))(_dssslsensitivity 1))))
					(WR_DATA_ECC_SM_CMB_PROCESS(_arch 97 0 26321(_prcs(_simple)(_trgt(48)(98)(115)(116)(119)(126)(132)(134)(142)(143)(146)(156))(_sens(51)(114)(122)(127)(133)(135)(173)(14)(15)(20)))))
				)
			)
		)
		(_generate GEN_WRDATA_SM_NO_RL_ECC 0 26567(_if 211)
			(_object
				(_prcs
					(WR_DATA_ECC_SM_CMB_PROCESS(_arch 98 0 26569(_prcs(_simple)(_trgt(48)(98)(115)(116)(119)(126)(132)(134)(142)(143)(146)(156))(_sens(51)(114)(122)(127)(133)(135)(14)(15)(20)))))
				)
			)
		)
		(_object
			(_prcs
				(line__26249(_arch 92 0 26249(_assignment(_alias((bram_we_ld)(_string \"0"\)))(_trgt(125)))))
				(line__26250(_arch 93 0 26250(_assignment(_alias((bram_addr_rst_cmb)(_string \"0"\)))(_trgt(102)))))
				(line__26253(_arch 94 0 26253(_assignment(_alias((Active_Wr)(active_wr_reg)))(_simpleassign BUF)(_trgt(27))(_sens(135)))))
				(WR_DATA_ECC_SM_REG_PROCESS(_arch 99 0 26808(_prcs(_trgt(114)(122)(133)(135)(144)(147))(_sens(0)(115)(119)(132)(134)(143)(146)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY 0 26860(_if 212)
		(_object
			(_prcs
				(line__26867(_arch 100 0 26867(_assignment(_alias((wr_busy_cmb)(_string \"0"\)))(_trgt(132)))))
				(line__26868(_arch 101 0 26868(_assignment(_alias((wr_busy_reg)(_string \"0"\)))(_trgt(133)))))
				(line__26869(_arch 102 0 26869(_assignment(_alias((active_wr_cmb)(_string \"0"\)))(_trgt(134)))))
				(line__26870(_arch 103 0 26870(_assignment(_alias((active_wr_reg)(_string \"0"\)))(_trgt(135)))))
				(line__26871(_arch 104 0 26871(_assignment(_alias((Active_Wr)(_string \"0"\)))(_trgt(27)))))
				(WR_DATA_SNG_SM_CMB_PROCESS(_arch 105 0 26907(_prcs(_simple)(_trgt(48)(98)(102)(113)(116)(119)(123)(125)(126)(146)(156))(_sens(51)(112)(122)(127)(14)(15)))))
				(WR_DATA_SNG_SM_REG_PROCESS(_arch 106 0 27127(_prcs(_trgt(112)(122)(124)(147))(_sens(0)(113)(119)(123)(146)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY 0 27176(_if 213)
		(_object
			(_prcs
				(line__27184(_arch 107 0 27184(_assignment(_alias((active_wr_cmb)(_string \"0"\)))(_trgt(134)))))
				(line__27185(_arch 108 0 27185(_assignment(_alias((active_wr_reg)(_string \"0"\)))(_trgt(135)))))
				(line__27186(_arch 109 0 27186(_assignment(_alias((Active_Wr)(_string \"0"\)))(_trgt(27)))))
				(line__27188(_arch 110 0 27188(_assignment(_alias((wr_busy_cmb)(_string \"0"\)))(_trgt(132)))))
				(line__27189(_arch 111 0 27189(_assignment(_alias((wr_busy_reg)(_string \"0"\)))(_trgt(133)))))
				(WR_DATA_SM_CMB_PROCESS(_arch 112 0 27227(_prcs(_simple)(_trgt(48)(49)(98)(102)(111)(116)(119)(123)(125)(126)(146)(156))(_sens(50)(51)(58)(59)(87)(93)(110)(122)(127)(128)(160)(161)(10)(14)(15)))))
				(WR_DATA_SM_REG_PROCESS(_arch 113 0 27623(_prcs(_trgt(50)(110)(122)(124)(147))(_sens(0)(49)(111)(119)(123)(146)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_inst BID_FIFO 0 27710(_ent . SRL_FIFO)
		(_gen
			((C_DATA_BITS)(_code 214))
			((C_DEPTH)(_code 215))
		)
		(_port
			((Clk)(S_AXI_AClk))
			((Reset)(bid_fifo_rst))
			((FIFO_Write)(bid_fifo_ld_en))
			((Data_In)(bid_fifo_ld))
			((FIFO_Read)(bid_fifo_rd_en))
			((Data_Out)(bid_fifo_rd))
			((FIFO_Full)(_open))
			((Data_Exists)(bid_fifo_not_empty))
			((Addr)(_open))
		)
	)
	(_generate GEN_BRESP 0 27823(_if 216)
		(_object
			(_prcs
				(REG_BRESP(_arch 124 0 27826(_prcs(_trgt(139))(_sens(0)(118)(139)(1)(14)(15))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_BRESP_ECC 0 27861(_if 217)
		(_object
			(_sig(_int UE_Q_reg -3 0 27863(_arch(_uni((i 2))))))
			(_prcs
				(REG_BRESP(_arch 125 0 27867(_prcs(_trgt(139))(_sens(0)(177)(139)(155)(157)(1))(_dssslsensitivity 1))))
				(REG_UE(_arch 126 0 27899(_prcs(_trgt(177))(_sens(0)(177)(53)(140)(155)(1)(20))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_ECC 0 28022(_if 218)
		(_generate GEN_WRDATA_CMB 0 28130(_for 82 )
			(_object
				(_cnst(_int i 82 0 28130(_arch)))
				(_prcs
					(line__28133(_arch 138 0 28133(_assignment(_trgt(154(_range 219)))(_sens(181(_object 33))(149(_range 220))(150(_range 221))(151))(_read(181(_object 33))(149(_range 222))(150(_range 223))))))
				)
			)
		)
		(_generate GEN_HSIAO_ECC 0 28173(_if 224)
			(_inst ECC_GEN_HSIAO 0 28193(_ent . ecc_gen)
				(_gen
					((CODE_WIDTH)(_code 225))
					((ECC_WIDTH)(_code 226))
					((DATA_WIDTH)(_code 227))
				)
				(_port
					((h_rows)(h_rows(_range 228)))
				)
			)
			(_generate GEN_ECC_32 0 28231(_if 229)
				(_object
					(_prcs
						(line__28234(_arch 142 0 28234(_assignment(_trgt(180))(_sens(179)))))
					)
				)
			)
			(_generate GEN_ECC_N 0 28243(_if 230)
				(_object
					(_prcs
						(line__28245(_arch 143 0 28245(_assignment(_trgt(180))(_sens(179)))))
					)
				)
			)
			(_generate GEN_RD_ECC 0 28252(_for 92 )
				(_object
					(_cnst(_int m 92 0 28252(_arch)))
					(_prcs
						(line__28254(_arch 144 0 28254(_assignment(_trgt(197(_object 37)))(_sens(196(_range 231))(43(_range 232)))(_read(196(_range 233))(43(_range 234))))))
					)
				)
			)
			(_generate H_COL 0 28269(_for 93 )
				(_generate H_BIT 0 28271(_for 95 )
					(_object
						(_cnst(_int p 95 0 28271(_arch)))
						(_prcs
							(line__28273(_arch 147 0 28273(_assignment(_trgt(200(_object 38(_object 39))))(_sens(196(_index 235)))(_read(196(_index 236))))))
						)
					)
					(_part (196(_index 237))
					)
				)
				(_object
					(_cnst(_int n 93 0 28269(_arch)))
					(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~1347 0 28271(_scalar (_to i 0 c 238))))
				)
			)
			(_generate GEN_FLIP_BIT 0 28278(_for 94 )
				(_object
					(_cnst(_int r 94 0 28278(_arch)))
					(_prcs
						(line__28280(_arch 148 0 28280(_assignment(_trgt(201(_object 40)))(_sens(198)(200(_object 40)))(_read(200(_object 40))))))
					)
				)
			)
			(_object
				(_cnst(_int ECC_WIDTH -1 0 28175(_arch gms(_code 239))))
				(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH-1~downto~0~1337 0 28177(_scalar (_dto c 240 i 0))))
				(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~13 0 28177(_scalar (_dto c 241 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~13 0 28177(_array -3((_dto c 242 i 0)))))
				(_type(_int type_int0 0 28177(_array 85((_dto c 243 i 0)))))
				(_type(_int ~NATURAL~range~ECC_WIDTH-1~downto~0~1338 0 28179(_scalar (_dto c 244 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{ECC_WIDTH-1~downto~0}~1339 0 28179(_array -3((_dto c 245 i 0)))))
				(_sig(_int syndrome_ns 88 0 28179(_arch(_uni))))
				(_sig(_int syndrome_r 88 0 28180(_arch(_uni))))
				(_type(_int ~NATURAL~range~C_AXI_DATA_WIDTH-1~downto~0~1340 0 28182(_scalar (_dto c 246 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~1341 0 28182(_array -3((_dto c 247 i 0)))))
				(_sig(_int ecc_rddata_r 90 0 28182(_arch(_uni))))
				(_sig(_int h_matrix 86 0 28183(_arch(_uni))))
				(_sig(_int flip_bits 90 0 28185(_arch(_uni))))
				(_cnst(_int DQ_WIDTH -1 0 28207(_prcs 0 gms(_code 248))))
				(_type(_int ~STD_LOGIC_VECTOR{DQ_WIDTH-1~downto~C_AXI_DATA_WIDTH}~13 0 28209(_array -3((_range 249)))))
				(_var(_int ecc_wrdata_tmp 91 0 28209(_prcs 0)))
				(_type(_int ~INTEGER~range~0~to~ECC_WIDTH-1~1346 0 28252(_scalar (_to i 0 c 250))))
				(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~13 0 28269(_scalar (_to i 0 c 251))))
				(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~1348 0 28278(_scalar (_to i 0 c 252))))
				(_prcs
					(HSIAO_ECC(_arch 141 0 28206(_prcs(_simple)(_trgt(179(_range 253)))(_sens(196)(153)))))
					(REG_SYNDROME(_arch 145 0 28259(_prcs(_trgt(198))(_sens(0)(197))(_dssslsensitivity 1))))
					(line__28266(_arch 146 0 28266(_assignment(_trgt(199))(_sens(192)))))
					(line__28284(_arch 149 0 28284(_assignment(_trgt(150(_range 254)))(_sens(199(_range 255))(201(_range 256)))(_read(199(_range 257))(201(_range 258))))))
					(line__28287(_arch 150 0 28287(_assignment(_trgt(194))(_sens(198(_range 259))(198(_range 260)))(_read(198(_range 261))(198(_range 262))))))
					(line__28288(_arch 151 0 28288(_assignment(_trgt(195))(_sens(198(_range 263))(198(_range 264)))(_read(198(_range 265))(198(_range 266))))))
				)
			)
		)
		(_generate GEN_HAMMING_ECC 0 28305(_if 267)
			(_generate GEN_ECC_32 0 28318(_if 268)
				(_inst CHK_HANDLER_WR_32 0 28349(_ent . checkbit_handler)
					(_gen
						((C_ENCODE)(_code 269))
						((C_USE_LUT6)(_code 270))
					)
					(_port
						((DataIn)(WrData))
						((CheckIn)(_code 271))
						((CheckOut)(WrECC))
						((Syndrome)(_open))
						((Syndrome_4)(_open))
						((Syndrome_6)(_open))
						((Syndrome_Chk)(_code 272))
						((Enable_ECC)(_code 273))
						((UE_Q)(_code 274))
						((CE_Q)(_code 275))
						((UE)(_open))
						((CE)(_open))
					)
				)
				(_inst CHK_HANDLER_RD_32 0 28385(_ent . checkbit_handler)
					(_gen
						((C_ENCODE)(_code 276))
						((C_USE_LUT6)(_code 277))
					)
					(_port
						((DataIn)(bram_din_a_i(_range 278)))
						((CheckIn)(bram_din_a_i(_range 279)))
						((CheckOut)(_open))
						((Syndrome)(Syndrome))
						((Syndrome_4)(Syndrome_4))
						((Syndrome_6)(Syndrome_6))
						((Syndrome_Chk)(syndrome_reg_i))
						((Enable_ECC)(Enable_ECC))
						((UE_Q)(UE_Q))
						((CE_Q)(CE_Q))
						((UE)(Sl_UE_i))
						((CE)(Sl_CE_i))
					)
				)
				(_inst PARITY_CHK4 0 28428(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 280))
						((C_SIZE)(_code 281))
					)
					(_port
						((InA)(syndrome_4_reg(t_0_1)))
						((Res)(syndrome_reg_i(4)))
					)
				)
				(_inst PARITY_CHK6 0 28436(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 282))
						((C_SIZE)(_code 283))
					)
					(_port
						((InA)(syndrome_6_reg(t_0_5)))
						((Res)(syndrome_reg_i(6)))
					)
				)
				(_generate GEN_CORR_32 0 28449(_for 100 )
					(_inst CORR_ONE_BIT_32 0 28456(_ent . Correct_One_Bit)
						(_gen
							((C_USE_LUT6)(_code 284))
							((Correct_Value)(_code 285))
						)
						(_port
							((DIn)(UnCorrectedRdData(_object 42)))
							((Syndrome)(syndrome_reg_i))
							((DCorr)(CorrectedRdData(_object 42)))
						)
					)
					(_object
						(_cnst(_int i 100 0 28449(_arch)))
					)
				)
				(_object
					(_cnst(_int correct_data_table_32 77 0 28320(_arch((0(_string \"1100001"\))(1(_string \"1010001"\))(2(_string \"0110001"\))(3(_string \"1110001"\))(4(_string \"1001001"\))(5(_string \"0101001"\))(6(_string \"1101001"\))(7(_string \"0011001"\))(8(_string \"1011001"\))(9(_string \"0111001"\))(10(_string \"1111001"\))(11(_string \"1000101"\))(12(_string \"0100101"\))(13(_string \"1100101"\))(14(_string \"0010101"\))(15(_string \"1010101"\))(16(_string \"0110101"\))(17(_string \"1110101"\))(18(_string \"0001101"\))(19(_string \"1001101"\))(20(_string \"0101101"\))(21(_string \"1101101"\))(22(_string \"0011101"\))(23(_string \"1011101"\))(24(_string \"0111101"\))(25(_string \"1111101"\))(26(_string \"1000011"\))(27(_string \"0100011"\))(28(_string \"1100011"\))(29(_string \"0010011"\))(30(_string \"1010011"\))(31(_string \"0110011"\))))))
					(_type(_int ~NATURAL~range~0~to~1~1356 0 28331(_scalar (_to i 0 i 1))))
					(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1357 0 28331(_array -3((_to i 0 i 1)))))
					(_sig(_int syndrome_4_reg 97 0 28331(_arch(_uni((_others(i 2)))))))
					(_type(_int ~NATURAL~range~0~to~5~1358 0 28332(_scalar (_to i 0 i 5))))
					(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~1359 0 28332(_array -3((_to i 0 i 5)))))
					(_sig(_int syndrome_6_reg 99 0 28332(_arch(_uni((_others(i 2)))))))
					(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~1363 0 28449(_scalar (_to i 0 c 286))))
					(_prcs
						(line__28370(_arch 152 0 28370(_assignment(_trgt(180))(_sens(179)))))
						(REG_SYNDROME(_arch 153 0 28411(_prcs(_trgt(187)(202)(203))(_sens(0)(182)(183)(184))(_dssslsensitivity 1))))
						(line__28426(_arch 154 0 28426(_assignment(_alias((syndrome_reg_i(t_0_3))(syndrome_reg(t_0_3))))(_trgt(186(t_0_3)))(_sens(187(t_0_3))))))
						(line__28434(_arch 155 0 28434(_assignment(_alias((syndrome_reg_i(5))(syndrome_reg(5))))(_trgt(186(5)))(_sens(187(5))))))
					)
				)
				(_part (187(5))
				)
			)
			(_generate GEN_ECC_64 0 28483(_if 287)
				(_inst CHK_HANDLER_WR_64 0 28523(_ent . checkbit_handler_64)
					(_gen
						((C_ENCODE)(_code 288))
						((C_REG)(_code 289))
						((C_USE_LUT6)(_code 290))
					)
					(_port
						((Clk)(S_AXI_AClk))
						((DataIn)(WrData_cmb))
						((CheckIn)(_code 291))
						((CheckOut)(WrECC))
						((Syndrome)(_open))
						((Syndrome_7)(_open))
						((Syndrome_Chk)(_code 292))
						((Enable_ECC)(_code 293))
						((UE_Q)(_code 294))
						((CE_Q)(_code 295))
						((UE)(_open))
						((CE)(_open))
					)
				)
				(_inst CHK_HANDLER_RD_64 0 28567(_ent . checkbit_handler_64)
					(_gen
						((C_ENCODE)(_code 296))
						((C_REG)(_code 297))
						((C_USE_LUT6)(_code 298))
					)
					(_port
						((Clk)(S_AXI_AClk))
						((DataIn)(bram_din_a_i(_range 299)))
						((CheckIn)(bram_din_a_i(_range 300)))
						((CheckOut)(_open))
						((Syndrome)(Syndrome))
						((Syndrome_7)(Syndrome_7))
						((Syndrome_Chk)(syndrome_reg_i))
						((Enable_ECC)(Enable_ECC))
						((UE_Q)(UE_Q))
						((CE_Q)(CE_Q))
						((UE)(Sl_UE_i))
						((CE)(Sl_CE_i))
					)
				)
				(_inst PARITY_CHK7_A 0 28612(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 301))
						((C_SIZE)(_code 302))
					)
					(_port
						((InA)(syndrome_7_reg(t_0_5)))
						((Res)(syndrome7_a))
					)
				)
				(_inst PARITY_CHK7_B 0 28618(_ent . Parity)
					(_gen
						((C_USE_LUT6)(_code 303))
						((C_SIZE)(_code 304))
					)
					(_port
						((InA)(syndrome_7_reg(t_6_11)))
						((Res)(syndrome7_b))
					)
				)
				(_generate GEN_CORR_64 0 28634(_for 103 )
					(_inst CORR_ONE_BIT_64 0 28641(_ent . Correct_One_Bit_64)
						(_gen
							((C_USE_LUT6)(_code 305))
							((Correct_Value)(_code 306))
						)
						(_port
							((DIn)(UnCorrectedRdData(_object 44)))
							((Syndrome)(syndrome_reg_i))
							((DCorr)(CorrectedRdData(_object 44)))
						)
					)
					(_object
						(_cnst(_int i 103 0 28634(_arch)))
					)
				)
				(_object
					(_cnst(_int correct_data_table_64 77 0 28485(_arch((0(_string \"11000001"\))(1(_string \"10100001"\))(2(_string \"01100001"\))(3(_string \"11100001"\))(4(_string \"10010001"\))(5(_string \"01010001"\))(6(_string \"11010001"\))(7(_string \"00110001"\))(8(_string \"10110001"\))(9(_string \"01110001"\))(10(_string \"11110001"\))(11(_string \"10001001"\))(12(_string \"01001001"\))(13(_string \"11001001"\))(14(_string \"00101001"\))(15(_string \"10101001"\))(16(_string \"01101001"\))(17(_string \"11101001"\))(18(_string \"00011001"\))(19(_string \"10011001"\))(20(_string \"01011001"\))(21(_string \"11011001"\))(22(_string \"00111001"\))(23(_string \"10111001"\))(24(_string \"01111001"\))(25(_string \"11111001"\))(26(_string \"10000101"\))(27(_string \"01000101"\))(28(_string \"11000101"\))(29(_string \"00100101"\))(30(_string \"10100101"\))(31(_string \"01100101"\))(32(_string \"11100101"\))(33(_string \"00010101"\))(34(_string \"10010101"\))(35(_string \"01010101"\))(36(_string \"11010101"\))(37(_string \"00110101"\))(38(_string \"10110101"\))(39(_string \"01110101"\))(40(_string \"11110101"\))(41(_string \"00001101"\))(42(_string \"10001101"\))(43(_string \"01001101"\))(44(_string \"11001101"\))(45(_string \"00101101"\))(46(_string \"10101101"\))(47(_string \"01101101"\))(48(_string \"11101101"\))(49(_string \"00011101"\))(50(_string \"10011101"\))(51(_string \"01011101"\))(52(_string \"11011101"\))(53(_string \"00111101"\))(54(_string \"10111101"\))(55(_string \"01111101"\))(56(_string \"11111101"\))(57(_string \"10000011"\))(58(_string \"01000011"\))(59(_string \"11000011"\))(60(_string \"00100011"\))(61(_string \"10100011"\))(62(_string \"01100011"\))(63(_string \"11100011"\))))))
					(_type(_int ~NATURAL~range~0~to~11~1364 0 28504(_scalar (_to i 0 i 11))))
					(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~1365 0 28504(_array -3((_to i 0 i 11)))))
					(_sig(_int syndrome_7_reg 102 0 28504(_arch(_uni((_others(i 2)))))))
					(_sig(_int syndrome7_a -3 0 28505(_arch(_uni((i 2))))))
					(_sig(_int syndrome7_b -3 0 28506(_arch(_uni((i 2))))))
					(_type(_int ~INTEGER~range~0~to~C_AXI_DATA_WIDTH-1~1370 0 28634(_scalar (_to i 0 c 307))))
					(_prcs
						(line__28553(_arch 156 0 28553(_assignment(_trgt(180))(_sens(179)))))
						(REG_SYNDROME(_arch 157 0 28594(_prcs(_trgt(187)(204))(_sens(0)(182)(185))(_dssslsensitivity 1))))
						(line__28610(_arch 158 0 28610(_assignment(_alias((syndrome_reg_i(t_0_6))(syndrome_reg(t_0_6))))(_trgt(186(t_0_6)))(_sens(187(t_0_6))))))
						(line__28625(_arch 159 0 28625(_assignment(_trgt(186(7)))(_sens(205)(206)))))
					)
				)
			)
		)
		(_generate GEN_ECC_32 0 28722(_if 308)
			(_object
				(_prcs
					(REG_CHK_DATA(_arch 167 0 28726(_prcs(_trgt(192))(_sens(0)(191(_range 309)))(_dssslsensitivity 1)(_read(191(_range 310))))))
				)
			)
		)
		(_generate GEN_ECC_N 0 28741(_if 311)
			(_object
				(_prcs
					(REG_CHK_DATA(_arch 168 0 28745(_prcs(_trgt(192))(_sens(0)(191(_range 312)))(_dssslsensitivity 1)(_read(191(_range 313))))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~0~to~6~13 0 28024(_scalar (_to i 0 i 6))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 28024(_array -3((_to i 0 i 6)))))
			(_cnst(_int null7 53 0 28024(_arch(_string \"0000000"\))))
			(_type(_int ~NATURAL~range~0~to~7~13 0 28025(_scalar (_to i 0 i 7))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 28025(_array -3((_to i 0 i 7)))))
			(_cnst(_int null8 55 0 28025(_arch(_string \"00000000"\))))
			(_cnst(_int C_USE_LUT6 -7 0 28031(_arch((i 1)))))
			(_type(_int ~NATURAL~range~C_INT_ECC_WIDTH-1~downto~0~13 0 28034(_scalar (_dto c 314 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_INT_ECC_WIDTH-1~downto~0}~13 0 28034(_array -3((_dto c 315 i 0)))))
			(_sig(_int RdECC 57 0 28034(_arch(_uni((_others(i 2)))))))
			(_sig(_int WrECC 57 0 28036(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~C_ECC_WIDTH-1~downto~0~13 0 28037(_scalar (_dto c 316 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_ECC_WIDTH-1~downto~0}~13 0 28037(_array -3((_dto c 317 i 0)))))
			(_sig(_int WrECC_i 59 0 28037(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~{C_AXI_DATA_WIDTH/8-1}~downto~0~13 0 28039(_scalar (_dto c 318 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_AXI_DATA_WIDTH/8-1}~downto~0}~13 0 28039(_array -3((_dto c 319 i 0)))))
			(_sig(_int AXI_WSTRB_Q 61 0 28039(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~C_INT_ECC_WIDTH-1~13 0 28041(_scalar (_to i 0 c 320))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~C_INT_ECC_WIDTH-1}~13 0 28041(_array -3((_to i 0 c 321)))))
			(_sig(_int Syndrome 63 0 28041(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~1~13 0 28042(_scalar (_to i 0 i 1))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 28042(_array -3((_to i 0 i 1)))))
			(_sig(_int Syndrome_4 65 0 28042(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~5~13 0 28043(_scalar (_to i 0 i 5))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 28043(_array -3((_to i 0 i 5)))))
			(_sig(_int Syndrome_6 67 0 28043(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~11~13 0 28044(_scalar (_to i 0 i 11))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~11}~13 0 28044(_array -3((_to i 0 i 11)))))
			(_sig(_int Syndrome_7 69 0 28044(_arch(_uni((_others(i 2)))))))
			(_sig(_int syndrome_reg_i 63 0 28046(_arch(_uni((_others(i 2)))))))
			(_sig(_int syndrome_reg 63 0 28047(_arch(_uni((_others(i 2)))))))
			(_sig(_int RdModifyWr_Read -3 0 28049(_arch(_uni((i 2))))))
			(_sig(_int RdModifyWr_Read_i -3 0 28050(_arch(_uni((i 2))))))
			(_sig(_int RdModifyWr_Check -3 0 28051(_arch(_uni((i 2))))))
			(_type(_int ~NATURAL~range~0~to~C_AXI_DATA_WIDTH+C_ECC_WIDTH-1~13 0 28053(_scalar (_to i 0 c 322))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AXI_DATA_WIDTH+C_ECC_WIDTH-1}~13 0 28053(_array -3((_to i 0 c 323)))))
			(_sig(_int bram_din_a_i 71 0 28053(_arch(_uni((_others(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~C_AXI_DATA_WIDTH-1~1331 0 28054(_scalar (_to i 0 c 324))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AXI_DATA_WIDTH-1}~1332 0 28054(_array -3((_to i 0 c 325)))))
			(_sig(_int UnCorrectedRdData 73 0 28054(_arch(_uni((_others(i 2)))))))
			(_sig(_int CE_Q -3 0 28056(_arch(_uni((i 2))))))
			(_sig(_int Sl_CE_i -3 0 28057(_arch(_uni((i 2))))))
			(_sig(_int Sl_UE_i -3 0 28058(_arch(_uni((i 2))))))
			(_type(_int ~NATURAL~range~0~to~C_INT_ECC_WIDTH-1~1333 0 28060(_scalar (_to i 0 c 326))))
			(_type(_int syndrome_bits 0 28060(_array -3((_to i 0 c 327)))))
			(_type(_int ~NATURAL~range~0~to~C_AXI_DATA_WIDTH-1~1334 0 28064(_scalar (_to i 0 c 328))))
			(_type(_int correct_data_table_type 0 28064(_array 75((_to i 0 c 329)))))
			(_type(_int ~NATURAL~range~0~to~6~1335 0 28066(_scalar (_to i 0 i 6))))
			(_type(_int bool_array 0 28066(_array -7((_to i 0 i 6)))))
			(_cnst(_int inverted_bit 79 0 28067(_arch(((i 0))((i 0))((i 1))((i 0))((i 1))((i 0))((i 0))))))
			(_cnst(_int CODE_WIDTH -1 0 28072(_arch gms(_code 330))))
			(_cnst(_int ECC_WIDTH -1 0 28073(_arch gms(_code 331))))
			(_type(_int ~NATURAL~range~CODE_WIDTH*ECC_WIDTH-1~downto~0~13 0 28075(_scalar (_dto c 332 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{CODE_WIDTH*ECC_WIDTH-1~downto~0}~13 0 28075(_array -3((_dto c 333 i 0)))))
			(_sig(_int h_rows 81 0 28075(_arch(_uni))))
			(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH_BYTES-1~downto~0~13 0 28130(_scalar (_dto c 334 i 0))))
			(_prcs
				(line__28082(_arch 133 0 28082(_assignment(_alias((BRAM_Addr_En)(RdModifyWr_Read)))(_simpleassign BUF)(_trgt(22))(_sens(188)))))
				(line__28088(_arch 134 0 28088(_assignment(_trgt(188))(_sens(114)))))
				(line__28089(_arch 135 0 28089(_assignment(_trgt(151))(_sens(114)))))
				(line__28090(_arch 136 0 28090(_assignment(_trgt(152))(_sens(114)))))
				(REG_WSTRB(_arch 137 0 28100(_prcs(_trgt(181))(_sens(0)(1)(13))(_dssslsensitivity 1)(_read(116)))))
				(REG_WRDATA(_arch 139 0 28140(_prcs(_trgt(153))(_sens(0)(154))(_dssslsensitivity 1))))
				(line__28155(_arch 140 0 28155(_assignment(_trgt(42(_range 335)))(_sens(180)(29)))))
				(CORR_REG(_arch 160 0 28660(_prcs(_trgt(193)(155))(_sens(0)(194)(195)(151))(_dssslsensitivity 1))))
				(line__28677(_arch 161 0 28677(_assignment(_alias((Sl_CE)(CE_Q)))(_simpleassign BUF)(_trgt(25))(_sens(193)))))
				(line__28678(_arch 162 0 28678(_assignment(_alias((Sl_UE)(UE_Q)))(_simpleassign BUF)(_trgt(26))(_sens(155)))))
				(line__28680(_arch 163 0 28680(_assignment(_alias((CE_Failing_We)(CE_Q)))(_simpleassign BUF)(_trgt(24))(_sens(193)))))
				(line__28682(_arch 164 0 28682(_assignment(_trgt(23))(_sens(157)))))
				(REG_BVALID_CNT(_arch 165 0 28690(_prcs(_trgt(157))(_sens(0)(156)(1))(_dssslsensitivity 1))))
				(line__28709(_arch 166 0 28709(_assignment(_trgt(191(_range 336)))(_sens(43(_range 337)))(_read(43(_range 338))))))
			)
		)
	)
	(_generate GEN_NO_ECC 0 28768(_if 339)
		(_object
			(_prcs
				(line__28771(_arch 169 0 28771(_assignment(_alias((BRAM_Addr_En)(_string \"0"\)))(_trgt(22)))))
				(line__28772(_arch 170 0 28772(_assignment(_alias((FaultInjectClr)(_string \"0"\)))(_trgt(23)))))
				(line__28773(_arch 171 0 28773(_assignment(_alias((CE_Failing_We)(_string \"0"\)))(_trgt(24)))))
				(line__28774(_arch 172 0 28774(_assignment(_alias((Sl_CE)(_string \"0"\)))(_trgt(25)))))
				(line__28775(_arch 173 0 28775(_assignment(_alias((Sl_UE)(_string \"0"\)))(_trgt(26)))))
			)
		)
	)
	(_generate GEN_BRAM_WE 0 28796(_for 45 )
		(_object
			(_cnst(_int i 45 0 28796(_arch)))
			(_prcs
				(line__28798(_arch 174 0 28798(_assignment(_trgt(40(_object 45)))(_sens(145(_object 45)))(_read(145(_object 45))))))
			)
		)
		(_part (145(_object 45))
		)
	)
	(_generate GEN_L_BRAM_ADDR 0 28820(_for 46 )
		(_object
			(_cnst(_int i 46 0 28820(_arch)))
			(_prcs
				(line__28822(_arch 176 0 28822(_assignment(_trgt(41(_object 46))))))
			)
		)
	)
	(_generate GEN_BRAM_ADDR 0 28833(_for 47 )
		(_object
			(_cnst(_int i 47 0 28833(_arch)))
			(_prcs
				(line__28836(_arch 177 0 28836(_assignment(_trgt(41(_object 47)))(_sens(148(_object 47)))(_read(148(_object 47))))))
			)
		)
		(_part (148(_object 47))
		)
	)
	(_generate GEN_BRAM_WRDATA 0 28845(_for 48 )
		(_generate GEN_NO_ECC 0 28859(_if 340)
			(_object
				(_prcs
					(line__28861(_arch 178 0 28861(_assignment(_trgt(42(_object 48)))(_sens(149(_object 48)))(_read(149(_object 48))))))
				)
			)
			(_part (149(_object 48))
			)
		)
		(_generate GEN_W_ECC 0 28871(_if 341)
			(_object
				(_prcs
					(line__28873(_arch 179 0 28873(_assignment(_trgt(42(_object 48)))(_sens(153(_object 48))(28(_object 48)))(_read(153(_object 48))(28(_object 48))))))
				)
			)
			(_part (28(_object 48))(153(_object 48))
			)
		)
		(_object
			(_cnst(_int i 48 0 28845(_arch)))
		)
	)
	(_object
		(_gen(_int C_AXI_ADDR_WIDTH -1 0 24027 \32\ (_ent gms((i 32)))))
		(_gen(_int C_BRAM_ADDR_ADJUST_FACTOR -1 0 24030 \2\ (_ent gms((i 2)))))
		(_gen(_int C_AXI_DATA_WIDTH -1 0 24033 \32\ (_ent gms((i 32)))))
		(_gen(_int C_AXI_ID_WIDTH -1 0 24036 \4\ (_ent gms((i 4)))))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW -1 0 24039 \1\ (_ent gms((i 1)))))
		(_gen(_int C_READ_LATENCY -1 0 24041 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 24043(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 0 0 24043(_ent(_string \"AXI4"\))))
		(_gen(_int C_SINGLE_PORT_BRAM -1 0 24046 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC -1 0 24049 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_WIDTH -1 0 24052 \8\ (_ent gms((i 8)))))
		(_gen(_int C_ECC_TYPE -1 0 24055 \0\ (_ent gms((i 0)))))
		(_port(_int S_AXI_AClk -3 0 24063(_ent(_in)(_event))))
		(_port(_int S_AXI_AResetn -3 0 24064(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ID_WIDTH-1~downto~0}~12 0 24067(_array -3((_dto c 342 i 0)))))
		(_port(_int AXI_AWID 1 0 24067(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~0}~12 0 24068(_array -3((_dto c 343 i 0)))))
		(_port(_int AXI_AWADDR 2 0 24068(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24070(_array -3((_dto i 7 i 0)))))
		(_port(_int AXI_AWLEN 3 0 24070(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24077(_array -3((_dto i 2 i 0)))))
		(_port(_int AXI_AWSIZE 4 0 24077(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24085(_array -3((_dto i 1 i 0)))))
		(_port(_int AXI_AWBURST 5 0 24085(_ent(_in))))
		(_port(_int AXI_AWLOCK -3 0 24092(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24093(_array -3((_dto i 3 i 0)))))
		(_port(_int AXI_AWCACHE 6 0 24093(_ent(_in))))
		(_port(_int AXI_AWPROT 4 0 24094(_ent(_in))))
		(_port(_int AXI_AWVALID -3 0 24095(_ent(_in))))
		(_port(_int AXI_AWREADY -3 0 24096(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~12 0 24100(_array -3((_dto c 344 i 0)))))
		(_port(_int AXI_WDATA 7 0 24100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH/8-1~downto~0}~12 0 24101(_array -3((_dto c 345 i 0)))))
		(_port(_int AXI_WSTRB 8 0 24101(_ent(_in))))
		(_port(_int AXI_WLAST -3 0 24102(_ent(_in))))
		(_port(_int AXI_WVALID -3 0 24104(_ent(_in))))
		(_port(_int AXI_WREADY -3 0 24105(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ID_WIDTH-1~downto~0}~122 0 24109(_array -3((_dto c 346 i 0)))))
		(_port(_int AXI_BID 9 0 24109(_ent(_out))))
		(_port(_int AXI_BRESP 5 0 24110(_ent(_out))))
		(_port(_int AXI_BVALID -3 0 24112(_ent(_out))))
		(_port(_int AXI_BREADY -3 0 24113(_ent(_in))))
		(_port(_int Enable_ECC -3 0 24117(_ent(_in))))
		(_port(_int BRAM_Addr_En -3 0 24118(_ent(_out((i 2))))))
		(_port(_int FaultInjectClr -3 0 24119(_ent(_out((i 2))))))
		(_port(_int CE_Failing_We -3 0 24120(_ent(_out((i 2))))))
		(_port(_int Sl_CE -3 0 24121(_ent(_out((i 2))))))
		(_port(_int Sl_UE -3 0 24122(_ent(_out((i 2))))))
		(_port(_int Active_Wr -3 0 24123(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~124 0 24125(_array -3((_dto c 347 i 0)))))
		(_port(_int FaultInjectData 10 0 24125(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ECC_WIDTH-1~downto~0}~12 0 24126(_array -3((_dto c 348 i 0)))))
		(_port(_int FaultInjectECC 11 0 24126(_ent(_in))))
		(_port(_int Arb2AW_Active -3 0 24130(_ent(_in))))
		(_port(_int AW2Arb_Busy -3 0 24131(_ent(_out((i 2))))))
		(_port(_int AW2Arb_Active_Clr -3 0 24132(_ent(_out((i 2))))))
		(_port(_int AW2Arb_BVALID_Cnt 4 0 24133(_ent(_out((_others(i 2)))))))
		(_port(_int Sng_BRAM_Addr_Rst -3 0 24135(_ent(_out((i 2))))))
		(_port(_int Sng_BRAM_Addr_Ld_En -3 0 24136(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~12 0 24137(_array -3((_range 349)))))
		(_port(_int Sng_BRAM_Addr_Ld 12 0 24137(_ent(_out((_others(i 2)))))))
		(_port(_int Sng_BRAM_Addr_Inc -3 0 24138(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~126 0 24139(_array -3((_range 350)))))
		(_port(_int Sng_BRAM_Addr 13 0 24139(_ent(_in))))
		(_port(_int BRAM_En -3 0 24143(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH/8+C_ECC*{1+{C_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 24144(_array -3((_dto c 351 i 0)))))
		(_port(_int BRAM_WE 14 0 24144(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~0}~128 0 24145(_array -3((_dto c 352 i 0)))))
		(_port(_int BRAM_Addr 15 0 24145(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~12 0 24146(_array -3((_dto c 353 i 0)))))
		(_port(_int BRAM_WrData 16 0 24146(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~1210 0 24147(_array -3((_dto c 354 i 0)))))
		(_port(_int BRAM_RdData 17 0 24147(_ent(_in))))
		(_cnst(_int C_RESET_ACTIVE -3 0 24176(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24179(_array -3((_dto i 1 i 0)))))
		(_cnst(_int RESP_OKAY 18 0 24179(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24180(_array -3((_dto i 1 i 0)))))
		(_cnst(_int RESP_SLVERR 19 0 24180(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24186(_array -3((_dto i 7 i 0)))))
		(_cnst(_int AXI_AWLEN_ONE 20 0 24186(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24187(_array -3((_dto i 7 i 0)))))
		(_cnst(_int AXI_AWLEN_TWO 21 0 24187(_arch(_string \"00000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24188(_array -3((_dto i 2 i 0)))))
		(_cnst(_int AXI_AWSIZE_ONE 22 0 24188(_arch(_string \"001"\))))
		(_cnst(_int C_NARROW_BURST_CNT_LEN -1 0 24198(_arch gms(_code 355))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NARROW_BURST_CNT_LEN-1~downto~0}~13 0 24199(_array -3((_dto c 356 i 0)))))
		(_cnst(_int NARROW_CNT_MAX 23 0 24199(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 24216(_array -3((_dto i 2 i 0)))))
		(_cnst(_int C_AXI_SIZE_MAX 24 0 24216(_arch gms(_code 357))))
		(_cnst(_int C_AXI_DATA_WIDTH_BYTES -1 0 24231(_arch gms(_code 358))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 24235(_array -3((_dto i 1 i 0)))))
		(_cnst(_int C_AXI_BURST_WRAP 25 0 24235(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 24236(_array -3((_dto i 1 i 0)))))
		(_cnst(_int C_AXI_BURST_INCR 26 0 24236(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 24237(_array -3((_dto i 1 i 0)))))
		(_cnst(_int C_AXI_BURST_FIXED 27 0 24237(_arch(_string \"00"\))))
		(_cnst(_int C_INT_ECC_WIDTH -1 0 24241(_arch gms(_code 359))))
		(_type(_int WR_ADDR_SM_TYPE 0 24256(_enum1 idle ld_awaddr (_to i 0 i 1))))
		(_sig(_int wr_addr_sm_cs 28 0 24260(_arch(_uni))))
		(_sig(_int wr_addr_sm_ns 28 0 24260(_arch(_uni))))
		(_sig(_int aw_active_set -3 0 24262(_arch(_uni((i 2))))))
		(_sig(_int aw_active_set_i -3 0 24263(_arch(_uni((i 2))))))
		(_sig(_int aw_active_clr -3 0 24265(_arch(_uni((i 2))))))
		(_sig(_int delay_aw_active_clr_cmb -3 0 24266(_arch(_uni((i 2))))))
		(_sig(_int delay_aw_active_clr -3 0 24267(_arch(_uni((i 2))))))
		(_sig(_int aw_active -3 0 24268(_arch(_uni((i 2))))))
		(_sig(_int aw_active_d1 -3 0 24269(_arch(_uni((i 2))))))
		(_sig(_int aw_active_re -3 0 24270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~0}~13 0 24272(_array -3((_dto c 360 i 0)))))
		(_sig(_int axi_awaddr_pipe 29 0 24272(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0}~13 0 24274(_array -3((_dto c 361 i 0)))))
		(_sig(_int curr_awaddr_lsb 30 0 24274(_arch(_uni((_others(i 2)))))))
		(_sig(_int awaddr_pipe_ld -3 0 24276(_arch(_uni((i 2))))))
		(_sig(_int awaddr_pipe_ld_i -3 0 24277(_arch(_uni((i 2))))))
		(_sig(_int awaddr_pipe_sel -3 0 24279(_arch(_uni((i 2))))))
		(_sig(_int axi_awaddr_full -3 0 24282(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ID_WIDTH-1~downto~0}~13 0 24284(_array -3((_dto c 362 i 0)))))
		(_sig(_int axi_awid_pipe 31 0 24284(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 24285(_array -3((_dto i 2 i 0)))))
		(_sig(_int axi_awsize_pipe 32 0 24285(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_awsize 32 0 24286(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_awsize_reg 32 0 24287(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_narrow_burst_cmb -3 0 24291(_arch(_uni((i 2))))))
		(_sig(_int curr_narrow_burst -3 0 24292(_arch(_uni((i 2))))))
		(_sig(_int curr_narrow_burst_en -3 0 24293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NARROW_BURST_CNT_LEN-1~downto~0}~1316 0 24295(_array -3((_dto c 363 i 0)))))
		(_sig(_int narrow_burst_cnt_ld 33 0 24295(_arch(_uni((_others(i 2)))))))
		(_sig(_int narrow_burst_cnt_ld_reg 33 0 24296(_arch(_uni((_others(i 2)))))))
		(_sig(_int narrow_burst_cnt_ld_mod 33 0 24297(_arch(_uni((_others(i 2)))))))
		(_sig(_int narrow_addr_rst -3 0 24299(_arch(_uni((i 2))))))
		(_sig(_int narrow_addr_ld_en -3 0 24300(_arch(_uni((i 2))))))
		(_sig(_int narrow_addr_dec -3 0 24301(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 24304(_array -3((_dto i 7 i 0)))))
		(_sig(_int axi_awlen_pipe 34 0 24304(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_awlen_pipe_1_or_2 -3 0 24306(_arch(_uni((i 2))))))
		(_sig(_int curr_awlen 34 0 24307(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_awlen_reg 34 0 24308(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_awlen_reg_1_or_2 -3 0 24310(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 24313(_array -3((_dto i 1 i 0)))))
		(_sig(_int axi_awburst_pipe 35 0 24313(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_awburst_pipe_fixed -3 0 24314(_arch(_uni((i 2))))))
		(_sig(_int curr_awburst 35 0 24316(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_wrap_burst -3 0 24317(_arch(_uni((i 2))))))
		(_sig(_int curr_wrap_burst_reg -3 0 24318(_arch(_uni((i 2))))))
		(_sig(_int curr_incr_burst -3 0 24320(_arch(_uni((i 2))))))
		(_sig(_int curr_fixed_burst -3 0 24321(_arch(_uni((i 2))))))
		(_sig(_int curr_fixed_burst_reg -3 0 24322(_arch(_uni((i 2))))))
		(_sig(_int max_wrap_burst_mod -3 0 24324(_arch(_uni((i 2))))))
		(_sig(_int axi_awready_int -3 0 24326(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d1 -3 0 24328(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d2 -3 0 24329(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_d3 -3 0 24330(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_re -3 0 24331(_arch(_uni((i 2))))))
		(_sig(_int axi_aresetn_re_reg -3 0 24332(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_ld_en -3 0 24336(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_ld_en_i -3 0 24337(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_ld_en_mod -3 0 24340(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~13 0 24342(_array -3((_range 364)))))
		(_sig(_int bram_addr_ld 36 0 24342(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_ld_wrap 36 0 24344(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_inc -3 0 24347(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_inc_mod -3 0 24348(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_inc_wrap_mod -3 0 24349(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_rst -3 0 24351(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_rst_cmb -3 0 24352(_arch(_uni((i 2))))))
		(_sig(_int narrow_bram_addr_inc -3 0 24355(_arch(_uni((i 2))))))
		(_sig(_int narrow_bram_addr_inc_d1 -3 0 24356(_arch(_uni((i 2))))))
		(_sig(_int narrow_bram_addr_inc_re -3 0 24357(_arch(_uni((i 2))))))
		(_sig(_int narrow_addr_int 33 0 24359(_arch(_uni((_others(i 2)))))))
		(_sig(_int curr_ua_narrow_wrap -3 0 24361(_arch(_uni((i 2))))))
		(_sig(_int curr_ua_narrow_incr -3 0 24362(_arch(_uni((i 2))))))
		(_sig(_int ua_narrow_load 33 0 24363(_arch(_uni((_others(i 2)))))))
		(_type(_int WR_DATA_SM_TYPE 0 24374(_enum1 idle w8_awaddr sng_wr_data brst_wr_data b2b_w8_wr_data (_to i 0 i 4))))
		(_sig(_int wr_data_sm_cs 37 0 24385(_arch(_uni))))
		(_sig(_int wr_data_sm_ns 37 0 24385(_arch(_uni))))
		(_type(_int WR_DATA_SNG_SM_TYPE 0 24389(_enum1 idle sng_wr_data brst_wr_data (_to i 0 i 2))))
		(_sig(_int wr_data_sng_sm_cs 38 0 24393(_arch(_uni))))
		(_sig(_int wr_data_sng_sm_ns 38 0 24393(_arch(_uni))))
		(_type(_int WR_DATA_ECC_SM_TYPE 0 24397(_enum1 idle rd_latency_wdata rmw_rd_data rmw_chk_data rmw_mod_data rmw_wr_data (_to i 0 i 5))))
		(_sig(_int wr_data_ecc_sm_cs 39 0 24404(_arch(_uni))))
		(_sig(_int wr_data_ecc_sm_ns 39 0 24404(_arch(_uni))))
		(_sig(_int wrdata_reg_ld -3 0 24408(_arch(_uni((i 2))))))
		(_sig(_int axi_wready_int -3 0 24409(_arch(_uni((i 2))))))
		(_sig(_int axi_wready_int_mod -3 0 24410(_arch(_uni((i 2))))))
		(_sig(_int axi_wdata_full_cmb -3 0 24411(_arch(_uni((i 2))))))
		(_sig(_int axi_wdata_full -3 0 24412(_arch(_uni((i 2))))))
		(_sig(_int axi_wdata_empty -3 0 24413(_arch(_uni((i 2))))))
		(_sig(_int axi_wdata_full_reg -3 0 24414(_arch(_uni((i 2))))))
		(_sig(_int clr_bram_we_cmb -3 0 24419(_arch(_uni((i 2))))))
		(_sig(_int clr_bram_we -3 0 24420(_arch(_uni((i 2))))))
		(_sig(_int bram_we_ld -3 0 24421(_arch(_uni((i 2))))))
		(_sig(_int axi_wr_burst_cmb -3 0 24423(_arch(_uni((i 2))))))
		(_sig(_int axi_wr_burst -3 0 24424(_arch(_uni((i 2))))))
		(_sig(_int wr_b2b_elgible -3 0 24427(_arch(_uni((i 2))))))
		(_sig(_int last_data_ack_mod -3 0 24430(_arch(_uni((i 2))))))
		(_sig(_int axi_wlast_d1 -3 0 24434(_arch(_uni((i 2))))))
		(_sig(_int axi_wlast_re -3 0 24435(_arch(_uni((i 2))))))
		(_sig(_int wr_busy_cmb -3 0 24442(_arch(_uni((i 2))))))
		(_sig(_int wr_busy_reg -3 0 24443(_arch(_uni((i 2))))))
		(_sig(_int active_wr_cmb -3 0 24446(_arch(_uni((i 2))))))
		(_sig(_int active_wr_reg -3 0 24447(_arch(_uni((i 2))))))
		(_sig(_int axi_bid_temp 31 0 24454(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_bid_temp_full -3 0 24455(_arch(_uni((i 2))))))
		(_sig(_int axi_bid_int 31 0 24457(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_bresp_int 35 0 24458(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_bvalid_int -3 0 24459(_arch(_uni((i 2))))))
		(_sig(_int axi_bvalid_set_cmb -3 0 24460(_arch(_uni((i 2))))))
		(_sig(_int reset_bram_we -3 0 24467(_arch(_uni((i 2))))))
		(_sig(_int set_bram_we_cmb -3 0 24468(_arch(_uni((i 2))))))
		(_sig(_int set_bram_we -3 0 24469(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH/8+C_ECC*{1+{C_AXI_DATA_WIDTH/128}}-1~downto~0}~13 0 24470(_array -3((_dto c 365 i 0)))))
		(_sig(_int bram_we_int 40 0 24470(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_en_cmb -3 0 24471(_arch(_uni((i 2))))))
		(_sig(_int bram_en_int -3 0 24472(_arch(_uni((i 2))))))
		(_sig(_int bram_addr_int 36 0 24474(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXI_DATA_WIDTH-1~downto~0}~13 0 24477(_array -3((_dto c 366 i 0)))))
		(_sig(_int bram_wrdata_int 41 0 24477(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AXI_DATA_WIDTH-1}~13 0 24484(_array -3((_to i 0 c 367)))))
		(_sig(_int CorrectedRdData 42 0 24484(_arch(_uni))))
		(_sig(_int RdModifyWr_Modify -3 0 24485(_arch(_uni((i 2))))))
		(_sig(_int RdModifyWr_Write -3 0 24486(_arch(_uni((i 2))))))
		(_sig(_int WrData 41 0 24487(_arch(_uni((_others(i 2)))))))
		(_sig(_int WrData_cmb 41 0 24488(_arch(_uni((_others(i 2)))))))
		(_sig(_int UE_Q -3 0 24490(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_inc -3 0 24497(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_inc_d1 -3 0 24498(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_dec -3 0 24499(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt 32 0 24500(_arch(_uni((_others(i 2)))))))
		(_sig(_int bvalid_cnt_amax -3 0 24501(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_max -3 0 24502(_arch(_uni((i 2))))))
		(_sig(_int bvalid_cnt_non_zero -3 0 24503(_arch(_uni((i 2))))))
		(_sig(_int bid_fifo_rst -3 0 24510(_arch(_uni((i 2))))))
		(_sig(_int bid_fifo_ld_en -3 0 24511(_arch(_uni((i 2))))))
		(_sig(_int bid_fifo_ld 31 0 24512(_arch(_uni((_others(i 2)))))))
		(_sig(_int bid_fifo_rd_en -3 0 24513(_arch(_uni((i 2))))))
		(_sig(_int bid_fifo_rd 31 0 24514(_arch(_uni((_others(i 2)))))))
		(_sig(_int bid_fifo_not_empty -3 0 24515(_arch(_uni((i 2))))))
		(_sig(_int bid_gets_fifo_load -3 0 24517(_arch(_uni((i 2))))))
		(_sig(_int bid_gets_fifo_load_d1 -3 0 24518(_arch(_uni((i 2))))))
		(_sig(_int first_fifo_bid -3 0 24520(_arch(_uni((i 2))))))
		(_sig(_int b2b_fifo_bid -3 0 24521(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~1024~13 0 24524(_scalar (_to i 0 i 1024))))
		(_sig(_int rl_count 43 0 24524(_arch(_uni))))
		(_sig(_int rl_cnt_en -3 0 24525(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH-1~downto~0~13 0 26043(_scalar (_dto c 368 i 0))))
		(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH/8+{C_ECC*{1+{C_AXI_DATA_WIDTH/128}}}-1~downto~0~13 0 28796(_scalar (_dto c 369 i 0))))
		(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~13 0 28820(_scalar (_dto c 370 i 0))))
		(_type(_int ~INTEGER~range~C_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~13 0 28833(_scalar (_range 371))))
		(_type(_int ~INTEGER~range~C_AXI_DATA_WIDTH-1~downto~0~1374 0 28845(_scalar (_dto c 372 i 0))))
		(_prcs
			(line__24541(_arch 0 0 24541(_assignment(_alias((AXI_AWREADY)(axi_awready_int)))(_simpleassign BUF)(_trgt(11))(_sens(87)))))
			(line__24550(_arch 1 0 24550(_assignment(_alias((AXI_WREADY)(axi_wready_int_mod)))(_simpleassign BUF)(_trgt(16))(_sens(118)))))
			(line__24558(_arch 2 0 24558(_assignment(_alias((AXI_BRESP)(axi_bresp_int)))(_trgt(18))(_sens(139)))))
			(line__24559(_arch 3 0 24559(_assignment(_alias((AXI_BVALID)(axi_bvalid_int)))(_simpleassign BUF)(_trgt(19))(_sens(140)))))
			(line__24561(_arch 4 0 24561(_assignment(_trgt(17))(_sens(138)))))
			(line__24859(_arch 29 0 24859(_assignment(_trgt(101))(_sens(95)(99)(102)(1)))))
			(line__24885(_arch 30 0 24885(_assignment(_trgt(96))(_sens(54(_range 373))(58)(82)(86)(93)(97)(3(_range 374)))(_read(54(_range 375))(3(_range 376))))))
			(line__24910(_arch 31 0 24910(_assignment(_trgt(95))(_sens(82)(86)(93)(100)))))
			(line__24924(_arch 32 0 24924(_assignment(_trgt(100))(_sens(65)(98)(105)))))
			(line__24950(_arch 33 0 24950(_assignment(_trgt(81))(_sens(80)))))
			(line__24954(_arch 34 0 24954(_assignment(_trgt(83))(_sens(80)))))
			(line__24957(_arch 35 0 24957(_assignment(_trgt(84))(_sens(80)))))
			(REG_CURR_WRAP_BRST(_arch 36 0 24966(_prcs(_trgt(82))(_sens(0)(81)(82)(93)(101)(1))(_dssslsensitivity 1))))
			(REG_CURR_FIXED_BRST(_arch 37 0 24994(_prcs(_trgt(85))(_sens(0)(84)(85)(93)(101)(1))(_dssslsensitivity 1))))
			(line__25307(_arch 53 0 25307(_assignment(_trgt(62))(_sens(58)(61)(5)))))
			(REG_AWSIZE(_arch 54 0 25312(_prcs(_trgt(63))(_sens(0)(62)(63)(93)(1))(_dssslsensitivity 1))))
			(line__25576(_arch 64 0 25576(_assignment(_trgt(80))(_sens(58)(78)(6)))))
			(line__25582(_arch 65 0 25582(_assignment(_trgt(75))(_sens(58)(73)(4)(10)))))
			(REG_CURR_AWLEN(_arch 66 0 25590(_prcs(_trgt(77))(_sens(0)(75)(77)(93)(1))(_dssslsensitivity 1))))
			(RE_AW_ACT(_arch 73 0 25738(_prcs(_trgt(52))(_sens(0)(51)(1))(_dssslsensitivity 1))))
			(line__25750(_arch 74 0 25750(_assignment(_trgt(53))(_sens(51)(52)))))
			(REG_WREADY(_arch 91 0 26199(_prcs(_trgt(118))(_sens(0)(119)(1))(_dssslsensitivity 1))))
			(WR_BURST_REG_PROCESS(_arch 114 0 27661(_prcs(_trgt(127))(_sens(0)(126)(1))(_dssslsensitivity 1))))
			(line__27728(_arch 115 0 27728(_assignment(_trgt(163))(_sens(1)))))
			(line__27730(_arch 116 0 27730(_assignment(_alias((bid_fifo_ld_en)(bram_addr_ld_en)))(_simpleassign BUF)(_trgt(164))(_sens(93)))))
			(line__27731(_arch 117 0 27731(_assignment(_trgt(165))(_sens(58)(60)(2)))))
			(line__27735(_arch 118 0 27735(_assignment(_trgt(166))(_sens(158)(168)(170)(171)))))
			(line__27752(_arch 119 0 27752(_assignment(_trgt(169))(_sens(164)(171)(172)))))
			(line__27755(_arch 120 0 27755(_assignment(_trgt(171))(_sens(156)(162)))))
			(line__27763(_arch 121 0 27763(_assignment(_trgt(172))(_sens(156)(158)(159)(168)))))
			(REG_BID(_arch 122 0 27768(_prcs(_trgt(138))(_sens(0)(138)(165)(166)(167)(169)(1))(_dssslsensitivity 1))))
			(REG_BID_LD(_arch 123 0 27796(_prcs(_trgt(170))(_sens(0)(169)(1))(_dssslsensitivity 1))))
			(REG_BVALID_CNT(_arch 127 0 27943(_prcs(_trgt(159))(_sens(0)(156)(158)(159)(1))(_dssslsensitivity 1))))
			(line__27968(_arch 128 0 27968(_assignment(_trgt(158))(_sens(140)(162)(20)))))
			(line__27972(_arch 129 0 27972(_assignment(_trgt(162))(_sens(159)))))
			(line__27973(_arch 130 0 27973(_assignment(_trgt(160))(_sens(159)))))
			(line__27974(_arch 131 0 27974(_assignment(_trgt(161))(_sens(159)))))
			(REG_BVALID(_arch 132 0 27981(_prcs(_trgt(140))(_sens(0)(156)(158)(159)(162)(1))(_dssslsensitivity 1))))
			(line__28804(_arch 175 0 28804(_assignment(_alias((BRAM_En)(bram_en_int)))(_simpleassign BUF)(_trgt(39))(_sens(147)))))
		)
		(_subprogram
			(_ext REDUCTION_XOR(3 7))
			(_ext BOOLEAN_TO_STD_LOGIC(3 9))
			(_ext REDUCTION_NOR(3 8))
			(_ext log2(3 1))
			(_ext Create_Size_Max(3 5))
			(_ext Int_ECC_Size(3 2))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(axi_bram_ctrl_funcs)))
	(_static
		(131586)
		(33686018 33686018)
		(131586)
		(197122)
		(514)
		(514)
		(131586)
		(131586)
		(131843)
		(197379)
	)
	(_model . implementation 377 -1)
)
V 000055 55 32269         1580964474920 implementation
(_unit VHDL(full_axi 0 29065(implementation 0 29280))
	(_version vde)
	(_time 1580964474921 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\))
	(_parameters tan)
	(_code 6c69626d3a3b6b7a3f6d38637d37356a656a6a6b696a3f)
	(_ent
		(_time 1580964474914)
	)
	(_generate ADDR_SNG_PORT 0 29400(_if 63)
		(_generate GEN_L_BRAM_ADDR 0 29460(_for 40 )
			(_object
				(_cnst(_int i 40 0 29460(_arch)))
				(_prcs
					(line__29462(_arch 11 0 29462(_assignment(_trgt(57(_object 24))))))
				)
			)
		)
		(_generate GEN_NO_RD_CMD_OPT 0 29470(_if 64)
			(_generate GEN_BRAM_ADDR 0 29474(_for 41 )
				(_object
					(_cnst(_int i 41 0 29474(_arch)))
					(_prcs
						(line__29476(_arch 14 0 29476(_assignment(_trgt(57(_object 25)))(_sens(106(_object 25)))(_read(106(_object 25))))))
					)
				)
				(_part (106(_object 25))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~13 0 29474(_scalar (_range 65))))
				(_prcs
					(line__29472(_arch 12 0 29472(_assignment(_trgt(70))(_sens(68)))))
					(line__29473(_arch 13 0 29473(_assignment(_trgt(108))(_sens(100)(103)))))
				)
			)
		)
		(_generate GEN_RD_CMD_OPT 0 29479(_if 66)
			(_generate GEN_BRAM_ADDR 0 29482(_for 42 )
				(_object
					(_cnst(_int i 42 0 29482(_arch)))
					(_prcs
						(line__29484(_arch 16 0 29484(_assignment(_trgt(57(_object 26)))(_sens(97)(106(_object 26))(109(_object 26)))(_read(106(_object 26))(109(_object 26))))))
					)
				)
				(_part (106(_object 26))(109(_object 26))
				)
			)
			(_generate GEN_ECC_REG_ADDR_DP 0 29486(_if 67)
				(_object
					(_prcs
						(line__29488(_arch 17 0 29488(_assignment(_trgt(70))(_sens(68)))))
					)
				)
			)
			(_generate GEN_ECC_REG_ADDR_SP 0 29490(_if 68)
				(_generate GEN_BRAM_ADDR 0 29492(_for 43 )
					(_object
						(_cnst(_int i 43 0 29492(_arch)))
						(_prcs
							(line__29494(_arch 18 0 29494(_assignment(_trgt(70(_object 27)))(_sens(97)(106(_object 27))(109(_object 27)))(_read(106(_object 27))(109(_object 27))))))
						)
					)
					(_part (106(_object 27))(109(_object 27))
					)
				)
				(_object
					(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~137 0 29492(_scalar (_range 69))))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~136 0 29482(_scalar (_range 70))))
				(_prcs
					(line__29481(_arch 15 0 29481(_assignment(_trgt(108))(_sens(97)(100)(103)))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~7~downto~0~13 0 29402(_scalar (_dto i 7 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29402(_array -3((_dto i 7 i 0)))))
			(_cnst(_int AXI_ARLEN_ONE 35 0 29402(_arch((_others(i 2))))))
			(_sig(_int sng_bram_addr_rst -3 0 29403(_arch(_uni((i 2))))))
			(_sig(_int sng_bram_addr_ld_en -3 0 29404(_arch(_uni((i 2))))))
			(_type(_int ~NATURAL~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~131 0 29405(_scalar (_range 71))))
			(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~132 0 29405(_array -3((_range 72)))))
			(_sig(_int sng_bram_addr_ld 37 0 29405(_arch(_uni((_others(i 2)))))))
			(_sig(_int sng_bram_addr_inc -3 0 29406(_arch(_uni((i 2))))))
			(_type(_int ~NATURAL~range~7~downto~0~133 0 29407(_scalar (_dto i 7 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29407(_array -3((_dto i 7 i 0)))))
			(_sig(_int curr_arlen 39 0 29407(_arch(_uni((_others(i 2)))))))
			(_sig(_int rd_addr_cmd -3 0 29408(_arch(_uni((i 2))))))
			(_type(_int ~INTEGER~range~C_BRAM_ADDR_ADJUST_FACTOR-1~downto~0~13 0 29460(_scalar (_dto c 73 i 0))))
			(_prcs
				(line__29416(_arch 0 0 29416(_assignment(_alias((sng_bram_addr_rst)(WrChnl_BRAM_Addr_Rst)))(_simpleassign BUF)(_trgt(107))(_sens(99)))))
				(line__29417(_arch 1 0 29417(_assignment(_trgt(109))(_sens(97)(102)(105)))))
				(line__29418(_arch 2 0 29418(_assignment(_trgt(110))(_sens(97)(101)(104)))))
				(I_ADDR_CNT(_arch 3 0 29421(_prcs(_simple)(_trgt(106(_range 74))(106))(_sens(0))(_read(106(_range 75))(107)(108)(109)(110)))))
				(line__29440(_arch 4 0 29440(_assignment(_trgt(62)))))
				(line__29441(_arch 5 0 29441(_assignment(_trgt(55))(_sens(71)(72)))))
				(line__29443(_arch 6 0 29443(_assignment(_alias((BRAM_En_B)(_string \"0"\)))(_trgt(60)))))
				(line__29445(_arch 7 0 29445(_assignment(_trgt(74))(_sens(59)))))
				(line__29447(_arch 8 0 29447(_assignment(_trgt(56))(_sens(73)(93)))))
				(line__29451(_arch 9 0 29451(_assignment(_alias((S_AXI_ARREADY)(S_AXI_ARREADY_int)))(_simpleassign BUF)(_trgt(32))(_sens(67)))))
				(line__29452(_arch 10 0 29452(_assignment(_trgt(112))(_sens(67)(31)))))
			)
		)
	)
	(_generate ADDR_DUAL_PORT 0 29508(_if 76)
		(_object
			(_prcs
				(line__29510(_arch 19 0 29510(_assignment(_trgt(70))(_sens(68)))))
				(line__29511(_arch 20 0 29511(_assignment(_trgt(57))(_sens(68)))))
				(line__29512(_arch 21 0 29512(_assignment(_trgt(62))(_sens(69)))))
				(line__29513(_arch 22 0 29513(_assignment(_alias((BRAM_En_A)(BRAM_En_A_i)))(_simpleassign BUF)(_trgt(55))(_sens(71)))))
				(line__29514(_arch 23 0 29514(_assignment(_alias((BRAM_En_B)(BRAM_En_B_i)))(_simpleassign BUF)(_trgt(60))(_sens(72)))))
				(line__29516(_arch 24 0 29516(_assignment(_trgt(56))(_sens(73)))))
				(line__29518(_arch 25 0 29518(_assignment(_trgt(74))(_sens(64)))))
			)
		)
	)
	(_generate GEN_NO_REGS 0 29542(_if 77)
		(_object
			(_prcs
				(line__29545(_arch 28 0 29545(_assignment(_alias((S_AXI_CTRL_AWREADY)(_string \"0"\)))(_trgt(40)))))
				(line__29546(_arch 29 0 29546(_assignment(_alias((S_AXI_CTRL_WREADY)(_string \"0"\)))(_trgt(44)))))
				(line__29547(_arch 30 0 29547(_assignment(_trgt(45)))))
				(line__29548(_arch 31 0 29548(_assignment(_alias((S_AXI_CTRL_BVALID)(_string \"0"\)))(_trgt(46)))))
				(line__29549(_arch 32 0 29549(_assignment(_alias((S_AXI_CTRL_ARREADY)(_string \"0"\)))(_trgt(50)))))
				(line__29550(_arch 33 0 29550(_assignment(_trgt(51)))))
				(line__29551(_arch 34 0 29551(_assignment(_trgt(52)))))
				(line__29552(_arch 35 0 29552(_assignment(_alias((S_AXI_CTRL_RVALID)(_string \"0"\)))(_trgt(53)))))
				(line__29555(_arch 36 0 29555(_assignment(_trgt(86)))))
				(line__29556(_arch 37 0 29556(_assignment(_trgt(87)))))
				(line__29559(_arch 38 0 29559(_assignment(_alias((ECC_Interrupt)(_string \"0"\)))(_trgt(2)))))
				(line__29560(_arch 39 0 29560(_assignment(_alias((ECC_UE)(_string \"0"\)))(_trgt(3)))))
				(line__29562(_arch 40 0 29562(_assignment(_alias((Enable_ECC)(_string \"0"\)))(_trgt(75)))))
			)
		)
	)
	(_generate GEN_REGS 0 29578(_if 78)
		(_generate I_LITE_ECC_REG_NO_RL 0 29580(_if 79)
			(_inst I_LITE_ECC_REG 0 29594(_ent . lite_ecc_reg)
				(_gen
					((C_S_AXI_PROTOCOL)(_code 80))
					((C_S_AXI_ADDR_WIDTH)(_code 81))
					((C_S_AXI_DATA_WIDTH)(_code 82))
					((C_SINGLE_PORT_BRAM)(_code 83))
					((C_BRAM_ADDR_ADJUST_FACTOR)(_code 84))
					((C_S_AXI_CTRL_ADDR_WIDTH)(_code 85))
					((C_S_AXI_CTRL_DATA_WIDTH)(_code 86))
					((C_ECC_WIDTH)(_code 87))
					((C_FAULT_INJECT)(_code 88))
					((C_ECC_ONOFF_RESET_VALUE)(_code 89))
					((C_CE_FAILING_REGISTERS)(_code 90))
					((C_UE_FAILING_REGISTERS)(_code 91))
					((C_ECC_STATUS_REGISTERS)(_code 92))
					((C_ECC_ONOFF_REGISTER)(_code 93))
					((C_CE_COUNTER_WIDTH)(_code 94))
				)
				(_port
					((S_AXI_AClk)(S_AXI_AClk))
					((S_AXI_AResetn)(S_AXI_AResetn))
					((Interrupt)(ECC_Interrupt))
					((ECC_UE)(ECC_UE))
					((AXI_CTRL_AWVALID)(S_AXI_CTRL_AWVALID))
					((AXI_CTRL_AWREADY)(S_AXI_CTRL_AWREADY))
					((AXI_CTRL_AWADDR)(S_AXI_CTRL_AWADDR))
					((AXI_CTRL_WDATA)(S_AXI_CTRL_WDATA))
					((AXI_CTRL_WVALID)(S_AXI_CTRL_WVALID))
					((AXI_CTRL_WREADY)(S_AXI_CTRL_WREADY))
					((AXI_CTRL_BRESP)(S_AXI_CTRL_BRESP))
					((AXI_CTRL_BVALID)(S_AXI_CTRL_BVALID))
					((AXI_CTRL_BREADY)(S_AXI_CTRL_BREADY))
					((AXI_CTRL_ARADDR)(S_AXI_CTRL_ARADDR))
					((AXI_CTRL_ARVALID)(S_AXI_CTRL_ARVALID))
					((AXI_CTRL_ARREADY)(S_AXI_CTRL_ARREADY))
					((AXI_CTRL_RDATA)(S_AXI_CTRL_RDATA))
					((AXI_CTRL_RRESP)(S_AXI_CTRL_RRESP))
					((AXI_CTRL_RVALID)(S_AXI_CTRL_RVALID))
					((AXI_CTRL_RREADY)(S_AXI_CTRL_RREADY))
					((Enable_ECC)(Enable_ECC))
					((FaultInjectClr)(FaultInjectClr))
					((CE_Failing_We)(CE_Failing_We))
					((CE_CounterReg_Inc)(CE_Failing_We))
					((Sl_CE)(Sl_CE))
					((Sl_UE)(Sl_UE))
					((BRAM_Addr_A)(BRAM_Addr_A_i_int(_range 95)))
					((BRAM_Addr_B)(BRAM_Addr_B_i(_range 96)))
					((BRAM_Addr_En)(BRAM_Addr_En))
					((Active_Wr)(Active_Wr))
					((FaultInjectData)(FaultInjectData))
					((FaultInjectECC)(FaultInjectECC_i))
				)
			)
			(_object
				(_prcs
					(line__29671(_arch 41 0 29671(_assignment(_trgt(90))(_sens(91)(92)))))
					(line__29678(_arch 42 0 29678(_assignment(_trgt(77))(_sens(80)(83)))))
					(line__29679(_arch 43 0 29679(_assignment(_trgt(78))(_sens(81)(84)))))
					(line__29680(_arch 44 0 29680(_assignment(_trgt(79))(_sens(82)(85)))))
				)
			)
		)
		(_generate I_LITE_ECC_REG_RL 0 29684(_if 97)
			(_inst I_LITE_ECC_REG 0 29700(_ent . lite_ecc_reg)
				(_gen
					((C_S_AXI_PROTOCOL)(_code 98))
					((C_S_AXI_ADDR_WIDTH)(_code 99))
					((C_S_AXI_DATA_WIDTH)(_code 100))
					((C_SINGLE_PORT_BRAM)(_code 101))
					((C_BRAM_ADDR_ADJUST_FACTOR)(_code 102))
					((C_S_AXI_CTRL_ADDR_WIDTH)(_code 103))
					((C_S_AXI_CTRL_DATA_WIDTH)(_code 104))
					((C_ECC_WIDTH)(_code 105))
					((C_FAULT_INJECT)(_code 106))
					((C_ECC_ONOFF_RESET_VALUE)(_code 107))
					((C_CE_FAILING_REGISTERS)(_code 108))
					((C_UE_FAILING_REGISTERS)(_code 109))
					((C_ECC_STATUS_REGISTERS)(_code 110))
					((C_ECC_ONOFF_REGISTER)(_code 111))
					((C_CE_COUNTER_WIDTH)(_code 112))
				)
				(_port
					((S_AXI_AClk)(S_AXI_AClk))
					((S_AXI_AResetn)(S_AXI_AResetn))
					((Interrupt)(ECC_Interrupt))
					((ECC_UE)(ECC_UE))
					((AXI_CTRL_AWVALID)(S_AXI_CTRL_AWVALID))
					((AXI_CTRL_AWREADY)(S_AXI_CTRL_AWREADY))
					((AXI_CTRL_AWADDR)(S_AXI_CTRL_AWADDR))
					((AXI_CTRL_WDATA)(S_AXI_CTRL_WDATA))
					((AXI_CTRL_WVALID)(S_AXI_CTRL_WVALID))
					((AXI_CTRL_WREADY)(S_AXI_CTRL_WREADY))
					((AXI_CTRL_BRESP)(S_AXI_CTRL_BRESP))
					((AXI_CTRL_BVALID)(S_AXI_CTRL_BVALID))
					((AXI_CTRL_BREADY)(S_AXI_CTRL_BREADY))
					((AXI_CTRL_ARADDR)(S_AXI_CTRL_ARADDR))
					((AXI_CTRL_ARVALID)(S_AXI_CTRL_ARVALID))
					((AXI_CTRL_ARREADY)(S_AXI_CTRL_ARREADY))
					((AXI_CTRL_RDATA)(S_AXI_CTRL_RDATA))
					((AXI_CTRL_RRESP)(S_AXI_CTRL_RRESP))
					((AXI_CTRL_RVALID)(S_AXI_CTRL_RVALID))
					((AXI_CTRL_RREADY)(S_AXI_CTRL_RREADY))
					((Enable_ECC)(Enable_ECC))
					((FaultInjectClr)(FaultInjectClr))
					((CE_Failing_We)(CE_Failing_We))
					((CE_CounterReg_Inc)(CE_Failing_We))
					((Sl_CE)(Sl_CE))
					((Sl_UE)(Sl_UE))
					((BRAM_Addr_A)(BRAM_Addr_A_i_ecc_reg_in))
					((BRAM_Addr_B)(BRAM_Addr_B_i_ecc_reg_in))
					((BRAM_Addr_En)(BRAM_Addr_En))
					((Active_Wr)(Active_Wr))
					((FaultInjectData)(FaultInjectData))
					((FaultInjectECC)(FaultInjectECC_i))
				)
			)
			(_generate DELAY_ADDR_SINGLE_PORT 0 29776(_if 113)
				(_generate DELAY_ADDR 0 29791(_for 50 )
					(_object
						(_cnst(_int i 50 0 29791(_arch)))
						(_prcs
							(DELAYING(_arch 48 0 29793(_prcs(_trgt(115(_object 28)))(_sens(0)(115(_index 114)))(_dssslsensitivity 1)(_read(115(_index 115))))))
						)
					)
				)
				(_object
					(_type(_int ~INTEGER~range~0~to~C_READ_LATENCY-2~13 0 29777(_scalar (_to i 0 c 116))))
					(_type(_int ~NATURAL~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~1312 0 29777(_scalar (_range 117))))
					(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~1313 0 29777(_array -3((_range 118)))))
					(_type(_int addr_buf_type 0 29777(_array 48((_to i 0 c 119)))))
					(_sig(_int BRAM_Addr_A_i_buf 49 0 29778(_arch(_uni((_others(_others(i 2))))))))
					(_type(_int ~INTEGER~range~1~to~C_READ_LATENCY-2~13 0 29791(_scalar (_to i 1 c 120))))
					(_prcs
						(line__29780(_arch 45 0 29780(_assignment(_trgt(114))(_sens(68(_range 121))(89)(115(_index 122)))(_read(68(_range 123))(115(_index 124))))))
						(line__29782(_arch 46 0 29782(_assignment(_trgt(113)))))
						(INDEX0_ADDR(_arch 47 0 29784(_prcs(_trgt(115(0)))(_sens(0)(68(_range 125)))(_dssslsensitivity 1)(_read(68(_range 126))))))
					)
				)
			)
			(_generate DELAY_ADDR_DUAL_PORT 0 29801(_if 127)
				(_generate DELAY_ADDR 0 29815(_for 55 )
					(_object
						(_cnst(_int i 55 0 29815(_arch)))
						(_prcs
							(DELAYING(_arch 52 0 29817(_prcs(_trgt(116(_object 29)))(_sens(0)(116(_index 128)))(_dssslsensitivity 1)(_read(116(_index 129))))))
						)
					)
				)
				(_object
					(_type(_int ~INTEGER~range~0~to~C_READ_LATENCY-2~1316 0 29802(_scalar (_to i 0 c 130))))
					(_type(_int ~NATURAL~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~1317 0 29802(_scalar (_range 131))))
					(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~1318 0 29802(_array -3((_range 132)))))
					(_type(_int addr_buf_type 0 29802(_array 53((_to i 0 c 133)))))
					(_sig(_int BRAM_Addr_B_i_buf 54 0 29803(_arch(_uni((_others(_others(i 2))))))))
					(_type(_int ~INTEGER~range~1~to~C_READ_LATENCY-2~1321 0 29815(_scalar (_to i 1 c 134))))
					(_prcs
						(line__29805(_arch 49 0 29805(_assignment(_trgt(114))(_sens(68(_range 135)))(_read(68(_range 136))))))
						(line__29806(_arch 50 0 29806(_assignment(_trgt(113))(_sens(116(_index 137)))(_read(116(_index 138))))))
						(INDEX0_ADDR(_arch 51 0 29808(_prcs(_trgt(116(0)))(_sens(0)(69(_range 139)))(_dssslsensitivity 1)(_read(69(_range 140))))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR~1310 0 29685(_scalar (_range 141))))
				(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~1311 0 29685(_array -3((_range 142)))))
				(_sig(_int BRAM_Addr_B_i_ecc_reg_in 45 0 29685(_arch(_uni((_others(i 2)))))))
				(_sig(_int BRAM_Addr_A_i_ecc_reg_in 45 0 29686(_arch(_uni((_others(i 2)))))))
				(_prcs
					(line__29829(_arch 53 0 29829(_assignment(_trgt(90))(_sens(91)(92)))))
					(line__29831(_arch 54 0 29831(_assignment(_trgt(77))(_sens(80)(83)))))
					(line__29832(_arch 55 0 29832(_assignment(_trgt(78))(_sens(81)(84)))))
					(line__29833(_arch 56 0 29833(_assignment(_trgt(79))(_sens(82)(85)))))
				)
			)
		)
		(_generate GEN_32 0 29840(_if 143)
			(_object
				(_prcs
					(line__29842(_arch 57 0 29842(_assignment(_trgt(87))(_sens(88)))))
				)
			)
		)
		(_generate GEN_NON_32 0 29850(_if 144)
			(_object
				(_prcs
					(line__29852(_arch 58 0 29852(_assignment(_trgt(87))(_sens(88)))))
				)
			)
		)
	)
	(_generate GEN_ARB 0 29873(_if 145)
		(_inst I_SNG_PORT 0 29888(_ent . sng_port_arb)
			(_gen
				((C_S_AXI_ADDR_WIDTH)(_code 146))
			)
			(_port
				((S_AXI_ACLK)(S_AXI_AClk))
				((S_AXI_ARESETN)(S_AXI_AResetn))
				((AXI_AWADDR)(S_AXI_AWADDR(_range 147)))
				((AXI_AWVALID)(S_AXI_AWVALID))
				((AXI_AWREADY)(S_AXI_AWREADY))
				((AXI_ARADDR)(S_AXI_ARADDR(_range 148)))
				((AXI_ARVALID)(S_AXI_ARVALID))
				((AXI_ARREADY)(S_AXI_ARREADY_int))
				((Arb2AW_Active)(Arb2AW_Active))
				((AW2Arb_Busy)(AW2Arb_Busy))
				((AW2Arb_Active_Clr)(AW2Arb_Active_Clr))
				((AW2Arb_BVALID_Cnt)(AW2Arb_BVALID_Cnt))
				((Arb2AR_Active)(Arb2AR_Active))
				((AR2Arb_Active_Clr)(AR2Arb_Active_Clr))
			)
		)
	)
	(_generate GEN_DUAL 0 29927(_if 149)
		(_object
			(_prcs
				(line__29930(_arch 59 0 29930(_assignment(_alias((S_AXI_AWREADY)(S_AXI_AWREADY_i)))(_simpleassign BUF)(_trgt(13))(_sens(65)))))
				(line__29931(_arch 60 0 29931(_assignment(_alias((S_AXI_ARREADY)(S_AXI_ARREADY_i)))(_simpleassign BUF)(_trgt(32))(_sens(66)))))
				(line__29933(_arch 61 0 29933(_assignment(_alias((Arb2AW_Active)(_string \"0"\)))(_trgt(93)))))
				(line__29934(_arch 62 0 29934(_assignment(_alias((Arb2AR_Active)(_string \"0"\)))(_trgt(97)))))
			)
		)
	)
	(_inst I_WR_CHNL 0 29954(_ent . wr_chnl)
		(_gen
			((C_AXI_ADDR_WIDTH)(_code 150))
			((C_BRAM_ADDR_ADJUST_FACTOR)(_code 151))
			((C_AXI_DATA_WIDTH)(_code 152))
			((C_AXI_ID_WIDTH)(_code 153))
			((C_S_AXI_SUPPORTS_NARROW)(_code 154))
			((C_READ_LATENCY)(_code 155))
			((C_S_AXI_PROTOCOL)(_code 156))
			((C_SINGLE_PORT_BRAM)(_code 157))
			((C_ECC)(_code 158))
			((C_ECC_WIDTH)(_code 159))
			((C_ECC_TYPE)(_code 160))
		)
		(_port
			((S_AXI_AClk)(S_AXI_ACLK))
			((S_AXI_AResetn)(S_AXI_ARESETN))
			((AXI_AWID)(S_AXI_AWID))
			((AXI_AWADDR)(S_AXI_AWADDR(_range 161)))
			((AXI_AWLEN)(S_AXI_AWLEN))
			((AXI_AWSIZE)(S_AXI_AWSIZE))
			((AXI_AWBURST)(S_AXI_AWBURST))
			((AXI_AWLOCK)(S_AXI_AWLOCK))
			((AXI_AWCACHE)(S_AXI_AWCACHE))
			((AXI_AWPROT)(S_AXI_AWPROT))
			((AXI_AWVALID)(S_AXI_AWVALID))
			((AXI_AWREADY)(S_AXI_AWREADY_i))
			((AXI_WDATA)(S_AXI_WDATA))
			((AXI_WSTRB)(S_AXI_WSTRB))
			((AXI_WLAST)(S_AXI_WLAST))
			((AXI_WVALID)(S_AXI_WVALID))
			((AXI_WREADY)(S_AXI_WREADY))
			((AXI_BID)(S_AXI_BID))
			((AXI_BRESP)(S_AXI_BRESP))
			((AXI_BVALID)(S_AXI_BVALID))
			((AXI_BREADY)(S_AXI_BREADY))
			((Enable_ECC)(Enable_ECC))
			((BRAM_Addr_En)(Wr_BRAM_Addr_En))
			((FaultInjectClr)(FaultInjectClr))
			((CE_Failing_We)(Wr_CE_Failing_We))
			((Sl_CE)(Wr_Sl_CE))
			((Sl_UE)(Wr_Sl_UE))
			((Active_Wr)(Active_Wr))
			((FaultInjectData)(FaultInjectData))
			((FaultInjectECC)(FaultInjectECC))
			((Arb2AW_Active)(Arb2AW_Active))
			((AW2Arb_Busy)(AW2Arb_Busy))
			((AW2Arb_Active_Clr)(AW2Arb_Active_Clr))
			((AW2Arb_BVALID_Cnt)(AW2Arb_BVALID_Cnt))
			((Sng_BRAM_Addr_Rst)(WrChnl_BRAM_Addr_Rst))
			((Sng_BRAM_Addr_Ld_En)(WrChnl_BRAM_Addr_Ld_En))
			((Sng_BRAM_Addr_Ld)(WrChnl_BRAM_Addr_Ld))
			((Sng_BRAM_Addr_Inc)(WrChnl_BRAM_Addr_Inc))
			((Sng_BRAM_Addr)(bram_addr_int))
			((BRAM_En)(BRAM_En_A_i))
			((BRAM_WE)(BRAM_WE_A_i))
			((BRAM_Addr)(BRAM_Addr_A_i))
			((BRAM_WrData)(BRAM_WrData_A))
			((BRAM_RdData)(BRAM_RdData_A))
		)
	)
	(_inst I_RD_CHNL 0 30048(_ent . rd_chnl)
		(_gen
			((C_AXI_ADDR_WIDTH)(_code 162))
			((C_BRAM_ADDR_ADJUST_FACTOR)(_code 163))
			((C_AXI_DATA_WIDTH)(_code 164))
			((C_AXI_ID_WIDTH)(_code 165))
			((C_S_AXI_SUPPORTS_NARROW)(_code 166))
			((C_READ_LATENCY)(_code 167))
			((C_RD_CMD_OPTIMIZATION)(_code 168))
			((C_S_AXI_PROTOCOL)(_code 169))
			((C_SINGLE_PORT_BRAM)(_code 170))
			((C_ECC)(_code 171))
			((C_ECC_WIDTH)(_code 172))
			((C_ECC_TYPE)(_code 173))
		)
		(_port
			((S_AXI_AClk)(S_AXI_ACLK))
			((S_AXI_AResetn)(S_AXI_ARESETN))
			((AXI_ARID)(S_AXI_ARID))
			((AXI_ARADDR)(S_AXI_ARADDR(_range 174)))
			((AXI_ARLEN)(S_AXI_ARLEN))
			((AXI_ARSIZE)(S_AXI_ARSIZE))
			((AXI_ARBURST)(S_AXI_ARBURST))
			((AXI_ARLOCK)(S_AXI_ARLOCK))
			((AXI_ARCACHE)(S_AXI_ARCACHE))
			((AXI_ARPROT)(S_AXI_ARPROT))
			((AXI_ARVALID)(S_AXI_ARVALID))
			((AXI_ARREADY)(S_AXI_ARREADY_i))
			((AXI_RID)(S_AXI_RID))
			((AXI_RDATA)(S_AXI_RDATA))
			((AXI_RRESP)(S_AXI_RRESP))
			((AXI_RLAST)(S_AXI_RLAST))
			((AXI_RVALID)(S_AXI_RVALID))
			((AXI_RREADY)(S_AXI_RREADY))
			((Enable_ECC)(Enable_ECC))
			((BRAM_Addr_En)(Rd_BRAM_Addr_En))
			((CE_Failing_We)(Rd_CE_Failing_We))
			((Sl_CE)(Rd_Sl_CE))
			((Sl_UE)(Rd_Sl_UE))
			((Arb2AR_Active)(Arb2AR_Active))
			((AR2Arb_Active_Clr)(AR2Arb_Active_Clr))
			((Sng_BRAM_Addr_Ld_En)(RdChnl_BRAM_Addr_Ld_En))
			((Sng_BRAM_Addr_Ld)(RdChnl_BRAM_Addr_Ld))
			((Sng_BRAM_Addr_Inc)(RdChnl_BRAM_Addr_Inc))
			((Sng_BRAM_Addr)(bram_addr_int))
			((Sng_arb_Arready)(S_AXI_ARREADY_int))
			((BRAM_En)(BRAM_En_B_i))
			((BRAM_Addr)(BRAM_Addr_B_i))
			((BRAM_RdData)(BRAM_RdData_i))
		)
	)
	(_object
		(_gen(_int C_S_AXI_ADDR_WIDTH -1 0 29071 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -1 0 29074 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_ID_WIDTH -1 0 29077 \4\ (_ent gms((i 4)))))
		(_type(_int ~STRING~12 0 29080(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 0 0 29080(_ent(_string \"AXI4"\))))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW_BURST -1 0 29083 \1\ (_ent((i 1)))))
		(_gen(_int C_SINGLE_PORT_BRAM -1 0 29086 \0\ (_ent gms((i 0)))))
		(_gen(_int C_READ_LATENCY -1 0 29091 \1\ (_ent gms((i 1)))))
		(_gen(_int C_RD_CMD_OPTIMIZATION -1 0 29092 \0\ (_ent gms((i 0)))))
		(_gen(_int C_S_AXI_CTRL_ADDR_WIDTH -1 0 29098 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_CTRL_DATA_WIDTH -1 0 29101 \32\ (_ent gms((i 32)))))
		(_gen(_int C_ECC -1 0 29108 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_WIDTH -1 0 29111 \8\ (_ent gms((i 8)))))
		(_gen(_int C_ECC_TYPE -1 0 29114 \0\ (_ent((i 0)))))
		(_gen(_int C_FAULT_INJECT -1 0 29117 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_RESET_VALUE -1 0 29120 \1\ (_ent((i 1)))))
		(_gen(_int C_ENABLE_AXI_CTRL_REG_IF -1 0 29127 \0\ (_ent((i 0)))))
		(_gen(_int C_CE_FAILING_REGISTERS -1 0 29130 \0\ (_ent((i 0)))))
		(_gen(_int C_UE_FAILING_REGISTERS -1 0 29133 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_STATUS_REGISTERS -1 0 29136 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_REGISTER -1 0 29139 \0\ (_ent((i 0)))))
		(_gen(_int C_CE_COUNTER_WIDTH -1 0 29142 \0\ (_ent((i 0)))))
		(_port(_int S_AXI_ACLK -3 0 29153(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -3 0 29154(_ent(_in))))
		(_port(_int ECC_Interrupt -3 0 29156(_ent(_out((i 2))))))
		(_port(_int ECC_UE -3 0 29157(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~12 0 29160(_array -3((_dto c 175 i 0)))))
		(_port(_int S_AXI_AWID 1 0 29160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 29161(_array -3((_dto c 176 i 0)))))
		(_port(_int S_AXI_AWADDR 2 0 29161(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29162(_array -3((_dto i 7 i 0)))))
		(_port(_int S_AXI_AWLEN 3 0 29162(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29163(_array -3((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWSIZE 4 0 29163(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29164(_array -3((_dto i 1 i 0)))))
		(_port(_int S_AXI_AWBURST 5 0 29164(_ent(_in))))
		(_port(_int S_AXI_AWLOCK -3 0 29165(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29166(_array -3((_dto i 3 i 0)))))
		(_port(_int S_AXI_AWCACHE 6 0 29166(_ent(_in))))
		(_port(_int S_AXI_AWPROT 4 0 29167(_ent(_in))))
		(_port(_int S_AXI_AWVALID -3 0 29168(_ent(_in))))
		(_port(_int S_AXI_AWREADY -3 0 29169(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 29173(_array -3((_dto c 177 i 0)))))
		(_port(_int S_AXI_WDATA 7 0 29173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~12 0 29174(_array -3((_dto c 178 i 0)))))
		(_port(_int S_AXI_WSTRB 8 0 29174(_ent(_in))))
		(_port(_int S_AXI_WLAST -3 0 29175(_ent(_in))))
		(_port(_int S_AXI_WVALID -3 0 29177(_ent(_in))))
		(_port(_int S_AXI_WREADY -3 0 29178(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~122 0 29182(_array -3((_dto c 179 i 0)))))
		(_port(_int S_AXI_BID 9 0 29182(_ent(_out))))
		(_port(_int S_AXI_BRESP 5 0 29183(_ent(_out))))
		(_port(_int S_AXI_BVALID -3 0 29185(_ent(_out))))
		(_port(_int S_AXI_BREADY -3 0 29186(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~124 0 29191(_array -3((_dto c 180 i 0)))))
		(_port(_int S_AXI_ARID 10 0 29191(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~126 0 29192(_array -3((_dto c 181 i 0)))))
		(_port(_int S_AXI_ARADDR 11 0 29192(_ent(_in))))
		(_port(_int S_AXI_ARLEN 3 0 29193(_ent(_in))))
		(_port(_int S_AXI_ARSIZE 4 0 29194(_ent(_in))))
		(_port(_int S_AXI_ARBURST 5 0 29195(_ent(_in))))
		(_port(_int S_AXI_ARLOCK -3 0 29196(_ent(_in))))
		(_port(_int S_AXI_ARCACHE 6 0 29197(_ent(_in))))
		(_port(_int S_AXI_ARPROT 4 0 29198(_ent(_in))))
		(_port(_int S_AXI_ARVALID -3 0 29200(_ent(_in))))
		(_port(_int S_AXI_ARREADY -3 0 29201(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~128 0 29205(_array -3((_dto c 182 i 0)))))
		(_port(_int S_AXI_RID 12 0 29205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1210 0 29206(_array -3((_dto c 183 i 0)))))
		(_port(_int S_AXI_RDATA 13 0 29206(_ent(_out))))
		(_port(_int S_AXI_RRESP 5 0 29207(_ent(_out))))
		(_port(_int S_AXI_RLAST -3 0 29208(_ent(_out))))
		(_port(_int S_AXI_RVALID -3 0 29210(_ent(_out))))
		(_port(_int S_AXI_RREADY -3 0 29211(_ent(_in))))
		(_port(_int S_AXI_CTRL_AWVALID -3 0 29224(_ent(_in))))
		(_port(_int S_AXI_CTRL_AWREADY -3 0 29225(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~12 0 29226(_array -3((_dto c 184 i 0)))))
		(_port(_int S_AXI_CTRL_AWADDR 14 0 29226(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~12 0 29230(_array -3((_dto c 185 i 0)))))
		(_port(_int S_AXI_CTRL_WDATA 15 0 29230(_ent(_in))))
		(_port(_int S_AXI_CTRL_WVALID -3 0 29231(_ent(_in))))
		(_port(_int S_AXI_CTRL_WREADY -3 0 29232(_ent(_out))))
		(_port(_int S_AXI_CTRL_BRESP 5 0 29236(_ent(_out))))
		(_port(_int S_AXI_CTRL_BVALID -3 0 29237(_ent(_out))))
		(_port(_int S_AXI_CTRL_BREADY -3 0 29238(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~1212 0 29242(_array -3((_dto c 186 i 0)))))
		(_port(_int S_AXI_CTRL_ARADDR 16 0 29242(_ent(_in))))
		(_port(_int S_AXI_CTRL_ARVALID -3 0 29243(_ent(_in))))
		(_port(_int S_AXI_CTRL_ARREADY -3 0 29244(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~1214 0 29248(_array -3((_dto c 187 i 0)))))
		(_port(_int S_AXI_CTRL_RDATA 17 0 29248(_ent(_out))))
		(_port(_int S_AXI_CTRL_RRESP 5 0 29249(_ent(_out))))
		(_port(_int S_AXI_CTRL_RVALID -3 0 29250(_ent(_out))))
		(_port(_int S_AXI_CTRL_RREADY -3 0 29251(_ent(_in))))
		(_port(_int BRAM_En_A -3 0 29256(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 29257(_array -3((_dto c 188 i 0)))))
		(_port(_int BRAM_WE_A 18 0 29257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1216 0 29258(_array -3((_dto c 189 i 0)))))
		(_port(_int BRAM_Addr_A 19 0 29258(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*{8+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 29259(_array -3((_dto c 190 i 0)))))
		(_port(_int BRAM_WrData_A 20 0 29259(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*{8+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1218 0 29260(_array -3((_dto c 191 i 0)))))
		(_port(_int BRAM_RdData_A 21 0 29260(_ent(_in))))
		(_port(_int BRAM_En_B -3 0 29263(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1220 0 29264(_array -3((_dto c 192 i 0)))))
		(_port(_int BRAM_WE_B 22 0 29264(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1222 0 29265(_array -3((_dto c 193 i 0)))))
		(_port(_int BRAM_Addr_B 23 0 29265(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*{8+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1224 0 29266(_array -3((_dto c 194 i 0)))))
		(_port(_int BRAM_WrData_B 24 0 29266(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*{8+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1226 0 29267(_array -3((_dto c 195 i 0)))))
		(_port(_int BRAM_RdData_B 25 0 29267(_ent(_in))))
		(_cnst(_int C_INT_ECC_WIDTH -1 0 29295(_arch gms(_code 196))))
		(_cnst(_int C_BRAM_ADDR_ADJUST_FACTOR -1 0 29302(_arch gms(_code 197))))
		(_sig(_int S_AXI_AWREADY_i -3 0 29311(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY_i -3 0 29312(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY_int -3 0 29313(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 29317(_array -3((_dto c 198 i 0)))))
		(_sig(_int BRAM_Addr_A_i 26 0 29317(_arch(_uni((_others(i 2)))))))
		(_sig(_int BRAM_Addr_B_i 26 0 29318(_arch(_uni((_others(i 2)))))))
		(_sig(_int BRAM_Addr_A_i_int 26 0 29319(_arch(_uni((_others(i 2)))))))
		(_sig(_int BRAM_En_A_i -3 0 29321(_arch(_uni((i 2))))))
		(_sig(_int BRAM_En_B_i -3 0 29322(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~13 0 29324(_array -3((_dto c 199 i 0)))))
		(_sig(_int BRAM_WE_A_i 27 0 29324(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*{8+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~13 0 29326(_array -3((_dto c 200 i 0)))))
		(_sig(_int BRAM_RdData_i 28 0 29326(_arch(_uni((_others(i 2)))))))
		(_sig(_int Enable_ECC -3 0 29331(_arch(_uni((i 2))))))
		(_sig(_int FaultInjectClr -3 0 29332(_arch(_uni((i 2))))))
		(_sig(_int CE_Failing_We -3 0 29333(_arch(_uni((i 2))))))
		(_sig(_int Sl_CE -3 0 29334(_arch(_uni((i 2))))))
		(_sig(_int Sl_UE -3 0 29335(_arch(_uni((i 2))))))
		(_sig(_int Wr_CE_Failing_We -3 0 29338(_arch(_uni((i 2))))))
		(_sig(_int Wr_Sl_CE -3 0 29341(_arch(_uni((i 2))))))
		(_sig(_int Wr_Sl_UE -3 0 29342(_arch(_uni((i 2))))))
		(_sig(_int Rd_CE_Failing_We -3 0 29344(_arch(_uni((i 2))))))
		(_sig(_int Rd_Sl_CE -3 0 29345(_arch(_uni((i 2))))))
		(_sig(_int Rd_Sl_UE -3 0 29346(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 29349(_array -3((_dto c 201 i 0)))))
		(_sig(_int FaultInjectData 29 0 29349(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ECC_WIDTH-1~downto~0}~13 0 29350(_array -3((_dto c 202 i 0)))))
		(_sig(_int FaultInjectECC 30 0 29350(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_INT_ECC_WIDTH-1~downto~0}~13 0 29351(_array -3((_dto c 203 i 0)))))
		(_sig(_int FaultInjectECC_i 31 0 29351(_arch(_uni((_others(i 2)))))))
		(_sig(_int Active_Wr -3 0 29353(_arch(_uni((i 2))))))
		(_sig(_int BRAM_Addr_En -3 0 29354(_arch(_uni((i 2))))))
		(_sig(_int Wr_BRAM_Addr_En -3 0 29355(_arch(_uni((i 2))))))
		(_sig(_int Rd_BRAM_Addr_En -3 0 29356(_arch(_uni((i 2))))))
		(_sig(_int Arb2AW_Active -3 0 29360(_arch(_uni((i 2))))))
		(_sig(_int AW2Arb_Busy -3 0 29361(_arch(_uni((i 2))))))
		(_sig(_int AW2Arb_Active_Clr -3 0 29362(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29363(_array -3((_dto i 2 i 0)))))
		(_sig(_int AW2Arb_BVALID_Cnt 32 0 29363(_arch(_uni((_others(i 2)))))))
		(_sig(_int Arb2AR_Active -3 0 29365(_arch(_uni((i 2))))))
		(_sig(_int AR2Arb_Active_Clr -3 0 29366(_arch(_uni((i 2))))))
		(_sig(_int WrChnl_BRAM_Addr_Rst -3 0 29368(_arch(_uni((i 2))))))
		(_sig(_int WrChnl_BRAM_Addr_Ld_En -3 0 29369(_arch(_uni((i 2))))))
		(_sig(_int WrChnl_BRAM_Addr_Inc -3 0 29370(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~C_BRAM_ADDR_ADJUST_FACTOR}~13 0 29371(_array -3((_range 204)))))
		(_sig(_int WrChnl_BRAM_Addr_Ld 33 0 29371(_arch(_uni((_others(i 2)))))))
		(_sig(_int RdChnl_BRAM_Addr_Ld_En -3 0 29373(_arch(_uni((i 2))))))
		(_sig(_int RdChnl_BRAM_Addr_Inc -3 0 29374(_arch(_uni((i 2))))))
		(_sig(_int RdChnl_BRAM_Addr_Ld 33 0 29375(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_int 33 0 29377(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__29522(_arch 26 0 29522(_assignment(_trgt(63)))))
			(line__29523(_arch 27 0 29523(_assignment(_trgt(61)))))
		)
		(_subprogram
			(_ext Int_ECC_Size(3 2))
			(_ext log2(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(axi_bram_ctrl_funcs)))
	(_static
		(514)
		(514)
	)
	(_model . implementation 205 -1)
)
V 000055 55 23157         1580964474943 implementation
(_unit VHDL(axi_bram_ctrl_top 0 30308(implementation 0 30527))
	(_version vde)
	(_time 1580964474944 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\))
	(_parameters tan)
	(_code 8c898583d7dbd199da8987df9ed6dc8ad889da8a8f8b88)
	(_ent
		(_time 1580964474932)
	)
	(_generate GEN_128_ECC_WR 0 30644(_if 44)
		(_object
			(_prcs
				(line__30646(_arch 7 0 30646(_assignment(_trgt(60(_range 45))))))
				(line__30647(_arch 8 0 30647(_assignment(_trgt(60(_range 46)))(_sens(72(_range 47)))(_read(72(_range 48))))))
				(line__30649(_arch 9 0 30649(_assignment(_trgt(58(_range 49)))(_sens(70(_range 50)))(_read(70(_range 51))))))
				(line__30651(_arch 10 0 30651(_assignment(_trgt(73(_range 52)))(_sens(61(_range 53)))(_read(61(_range 54))))))
			)
		)
	)
	(_generate GEN_ECC_WR 0 30654(_if 55)
		(_object
			(_prcs
				(line__30656(_arch 11 0 30656(_assignment(_trgt(60(_range 56)))(_sens(72(_range 57)))(_read(72(_range 58))))))
				(line__30658(_arch 12 0 30658(_assignment(_trgt(58(_range 59)))(_sens(70(_range 60)))(_read(70(_range 61))))))
				(line__30660(_arch 13 0 30660(_assignment(_trgt(73(_range 62)))(_sens(61(_range 63)))(_read(61(_range 64))))))
			)
		)
	)
	(_generate GEN_PORT_B 0 30665(_if 65)
		(_generate GEN_128_ECC_WR 0 30683(_if 66)
			(_object
				(_prcs
					(line__30685(_arch 20 0 30685(_assignment(_trgt(67(_range 67))))))
					(line__30686(_arch 21 0 30686(_assignment(_trgt(67(_range 68)))(_sens(77(_range 69)))(_read(77(_range 70))))))
					(line__30688(_arch 22 0 30688(_assignment(_trgt(65(_range 71)))(_sens(76(_range 72)))(_read(76(_range 73))))))
					(line__30690(_arch 23 0 30690(_assignment(_trgt(78(_range 74)))(_sens(68(_range 75)))(_read(68(_range 76))))))
				)
			)
		)
		(_generate GEN_ECC_WR 0 30694(_if 77)
			(_object
				(_prcs
					(line__30696(_arch 24 0 30696(_assignment(_trgt(67(_range 78)))(_sens(77(_range 79)))(_read(77(_range 80))))))
					(line__30698(_arch 25 0 30698(_assignment(_trgt(65(_range 81)))(_sens(76(_range 82)))(_read(76(_range 83))))))
					(line__30700(_arch 26 0 30700(_assignment(_trgt(78(_range 84)))(_sens(68(_range 85)))(_read(68(_range 86))))))
				)
			)
		)
		(_object
			(_prcs
				(line__30668(_arch 14 0 30668(_assignment(_trgt(62))(_sens(1)))))
				(line__30669(_arch 15 0 30669(_assignment(_trgt(65(_range 87)))(_sens(76(_range 88)))(_read(76(_range 89))))))
				(line__30670(_arch 16 0 30670(_assignment(_trgt(66))(_sens(74)))))
				(line__30671(_arch 17 0 30671(_assignment(_alias((BRAM_En_B)(bram_en_b_int)))(_simpleassign BUF)(_trgt(64))(_sens(75)))))
				(line__30672(_arch 18 0 30672(_assignment(_trgt(78(_range 90)))(_sens(68(_range 91)))(_read(68(_range 92))))))
				(line__30673(_arch 19 0 30673(_assignment(_trgt(67(_range 93)))(_sens(77(_range 94)))(_read(77(_range 95))))))
			)
		)
	)
	(_generate GEN_NO_PORT_B 0 30705(_if 96)
		(_object
			(_prcs
				(line__30708(_arch 27 0 30708(_assignment(_alias((BRAM_Rst_B)(_string \"0"\)))(_trgt(62)))))
				(line__30709(_arch 28 0 30709(_assignment(_trgt(65)))))
				(line__30710(_arch 29 0 30710(_assignment(_trgt(67)))))
				(line__30711(_arch 30 0 30711(_assignment(_trgt(66)))))
				(line__30712(_arch 31 0 30712(_assignment(_alias((BRAM_En_B)(_string \"0"\)))(_trgt(64)))))
			)
		)
	)
	(_generate GEN_BRAM_CLK_B 0 30725(_if 97)
		(_object
			(_prcs
				(line__30727(_arch 32 0 30727(_assignment(_alias((BRAM_Clk_B)(S_AXI_ACLK)))(_simpleassign BUF)(_trgt(63))(_sens(0)))))
			)
		)
	)
	(_generate GEN_NO_BRAM_CLK_B 0 30740(_if 98)
		(_object
			(_prcs
				(line__30742(_arch 33 0 30742(_assignment(_alias((BRAM_Clk_B)(_string \"0"\)))(_trgt(63)))))
			)
		)
	)
	(_generate GEN_W_NARROW 0 30766(_if 99)
		(_object
			(_prcs
				(line__30769(_arch 34 0 30769(_assignment(_alias((axi_awsize_int)(S_AXI_AWSIZE)))(_trgt(79))(_sens(7)))))
				(line__30770(_arch 35 0 30770(_assignment(_alias((axi_arsize_int)(S_AXI_ARSIZE)))(_trgt(80))(_sens(26)))))
			)
		)
	)
	(_generate GEN_WO_NARROW 0 30786(_if 100)
		(_object
			(_prcs
				(line__30793(_arch 36 0 30793(_assignment(_trgt(79))(_mon))))
				(line__30794(_arch 37 0 30794(_assignment(_trgt(80))(_mon))))
			)
		)
	)
	(_generate GEN_AXI4LITE 0 30819(_if 101)
		(_generate GEN_SIM_ONLY 0 30840(_if t)
			(_object
				(_prcs
					(REG_BID(_arch 42 0 30847(_prcs(_trgt(84))(_sens(0)(82)(84)(1)(4)(12))(_dssslsensitivity 1))))
					(REG_RID(_arch 43 0 30871(_prcs(_trgt(83))(_sens(0)(81)(83)(1)(23)(31))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_HW 0 30910(_if f)
		)
		(_inst I_AXI_LITE 0 30944(_ent . axi_lite)
			(_gen
				((C_S_AXI_PROTOCOL)(_code 102))
				((C_S_AXI_ADDR_WIDTH)(_code 103))
				((C_S_AXI_DATA_WIDTH)(_code 104))
				((C_SINGLE_PORT_BRAM)(_code 105))
				((C_S_AXI_CTRL_ADDR_WIDTH)(_code 106))
				((C_S_AXI_CTRL_DATA_WIDTH)(_code 107))
				((C_READ_LATENCY)(_code 108))
				((C_RD_CMD_OPTIMIZATION)(_code 109))
				((C_ECC)(_code 110))
				((C_ECC_TYPE)(_code 111))
				((C_ECC_WIDTH)(_code 112))
				((C_FAULT_INJECT)(_code 113))
				((C_ECC_ONOFF_RESET_VALUE)(_code 114))
				((C_ENABLE_AXI_CTRL_REG_IF)(_code 115))
				((C_CE_FAILING_REGISTERS)(_code 116))
				((C_UE_FAILING_REGISTERS)(_code 117))
				((C_ECC_STATUS_REGISTERS)(_code 118))
				((C_ECC_ONOFF_REGISTER)(_code 119))
				((C_CE_COUNTER_WIDTH)(_code 120))
			)
			(_port
				((S_AXI_ACLK)(S_AXI_ACLK))
				((S_AXI_ARESETN)(S_AXI_ARESETN))
				((ECC_Interrupt)(ECC_Interrupt))
				((ECC_UE)(ECC_UE))
				((AXI_AWADDR)(S_AXI_AWADDR))
				((AXI_AWVALID)(S_AXI_AWVALID))
				((AXI_AWREADY)(S_AXI_AWREADY_int))
				((AXI_WDATA)(S_AXI_WDATA))
				((AXI_WSTRB)(S_AXI_WSTRB))
				((AXI_WVALID)(S_AXI_WVALID))
				((AXI_WREADY)(S_AXI_WREADY))
				((AXI_BRESP)(S_AXI_BRESP))
				((AXI_BVALID)(S_AXI_BVALID))
				((AXI_BREADY)(S_AXI_BREADY))
				((AXI_ARADDR)(S_AXI_ARADDR))
				((AXI_ARVALID)(S_AXI_ARVALID))
				((AXI_ARREADY)(S_AXI_ARREADY_int))
				((AXI_RDATA)(S_AXI_RDATA))
				((AXI_RRESP)(S_AXI_RRESP))
				((AXI_RLAST)(S_AXI_RLAST))
				((AXI_RVALID)(S_AXI_RVALID))
				((AXI_RREADY)(S_AXI_RREADY))
				((AXI_CTRL_AWVALID)(S_AXI_CTRL_AWVALID))
				((AXI_CTRL_AWREADY)(S_AXI_CTRL_AWREADY))
				((AXI_CTRL_AWADDR)(S_AXI_CTRL_AWADDR))
				((AXI_CTRL_WDATA)(S_AXI_CTRL_WDATA))
				((AXI_CTRL_WVALID)(S_AXI_CTRL_WVALID))
				((AXI_CTRL_WREADY)(S_AXI_CTRL_WREADY))
				((AXI_CTRL_BRESP)(S_AXI_CTRL_BRESP))
				((AXI_CTRL_BVALID)(S_AXI_CTRL_BVALID))
				((AXI_CTRL_BREADY)(S_AXI_CTRL_BREADY))
				((AXI_CTRL_ARADDR)(S_AXI_CTRL_ARADDR))
				((AXI_CTRL_ARVALID)(S_AXI_CTRL_ARVALID))
				((AXI_CTRL_ARREADY)(S_AXI_CTRL_ARREADY))
				((AXI_CTRL_RDATA)(S_AXI_CTRL_RDATA))
				((AXI_CTRL_RRESP)(S_AXI_CTRL_RRESP))
				((AXI_CTRL_RVALID)(S_AXI_CTRL_RVALID))
				((AXI_CTRL_RREADY)(S_AXI_CTRL_RREADY))
				((BRAM_En_A)(bram_en_a_int))
				((BRAM_WE_A)(bram_we_a_int))
				((BRAM_Addr_A)(bram_addr_a_int))
				((BRAM_WrData_A)(bram_wrdata_a_int))
				((BRAM_RdData_A)(bram_rddata_a_int))
				((BRAM_En_B)(bram_en_b_int))
				((BRAM_WE_B)(bram_we_b_int))
				((BRAM_Addr_B)(bram_addr_b_int))
				((BRAM_WrData_B)(bram_wrdata_b_int))
				((BRAM_RdData_B)(bram_rddata_b_int))
			)
		)
		(_object
			(_prcs
				(line__30827(_arch 40 0 30827(_assignment(_trgt(19))(_sens(84)))))
				(line__30828(_arch 41 0 30828(_assignment(_trgt(33))(_sens(83)))))
			)
		)
	)
	(_generate GEN_AXI4 0 31069(_if 121)
		(_inst I_FULL_AXI 0 31086(_ent . full_axi)
			(_gen
				((C_S_AXI_ADDR_WIDTH)(_code 122))
				((C_S_AXI_DATA_WIDTH)(_code 123))
				((C_S_AXI_ID_WIDTH)(_code 124))
				((C_S_AXI_PROTOCOL)(_code 125))
				((C_S_AXI_SUPPORTS_NARROW_BURST)(_code 126))
				((C_SINGLE_PORT_BRAM)(_code 127))
				((C_READ_LATENCY)(_code 128))
				((C_RD_CMD_OPTIMIZATION)(_code 129))
				((C_S_AXI_CTRL_ADDR_WIDTH)(_code 130))
				((C_S_AXI_CTRL_DATA_WIDTH)(_code 131))
				((C_ECC)(_code 132))
				((C_ECC_WIDTH)(_code 133))
				((C_ECC_TYPE)(_code 134))
				((C_FAULT_INJECT)(_code 135))
				((C_ECC_ONOFF_RESET_VALUE)(_code 136))
				((C_ENABLE_AXI_CTRL_REG_IF)(_code 137))
				((C_CE_FAILING_REGISTERS)(_code 138))
				((C_UE_FAILING_REGISTERS)(_code 139))
				((C_ECC_STATUS_REGISTERS)(_code 140))
				((C_ECC_ONOFF_REGISTER)(_code 141))
				((C_CE_COUNTER_WIDTH)(_code 142))
			)
			(_port
				((S_AXI_ACLK)(S_AXI_ACLK))
				((S_AXI_ARESETN)(S_AXI_ARESETN))
				((ECC_Interrupt)(ECC_Interrupt))
				((ECC_UE)(ECC_UE))
				((S_AXI_AWID)(S_AXI_AWID))
				((S_AXI_AWADDR)(S_AXI_AWADDR(_range 143)))
				((S_AXI_AWLEN)(S_AXI_AWLEN))
				((S_AXI_AWSIZE)(axi_awsize_int))
				((S_AXI_AWBURST)(S_AXI_AWBURST))
				((S_AXI_AWLOCK)(S_AXI_AWLOCK))
				((S_AXI_AWCACHE)(S_AXI_AWCACHE))
				((S_AXI_AWPROT)(S_AXI_AWPROT))
				((S_AXI_AWVALID)(S_AXI_AWVALID))
				((S_AXI_AWREADY)(S_AXI_AWREADY_int))
				((S_AXI_WDATA)(S_AXI_WDATA))
				((S_AXI_WSTRB)(S_AXI_WSTRB))
				((S_AXI_WLAST)(S_AXI_WLAST))
				((S_AXI_WVALID)(S_AXI_WVALID))
				((S_AXI_WREADY)(S_AXI_WREADY))
				((S_AXI_BID)(S_AXI_BID))
				((S_AXI_BRESP)(S_AXI_BRESP))
				((S_AXI_BVALID)(S_AXI_BVALID))
				((S_AXI_BREADY)(S_AXI_BREADY))
				((S_AXI_ARID)(S_AXI_ARID))
				((S_AXI_ARADDR)(S_AXI_ARADDR(_range 144)))
				((S_AXI_ARLEN)(S_AXI_ARLEN))
				((S_AXI_ARSIZE)(axi_arsize_int))
				((S_AXI_ARBURST)(S_AXI_ARBURST))
				((S_AXI_ARLOCK)(S_AXI_ARLOCK))
				((S_AXI_ARCACHE)(S_AXI_ARCACHE))
				((S_AXI_ARPROT)(S_AXI_ARPROT))
				((S_AXI_ARVALID)(S_AXI_ARVALID))
				((S_AXI_ARREADY)(S_AXI_ARREADY_int))
				((S_AXI_RID)(S_AXI_RID))
				((S_AXI_RDATA)(S_AXI_RDATA))
				((S_AXI_RRESP)(S_AXI_RRESP))
				((S_AXI_RLAST)(S_AXI_RLAST))
				((S_AXI_RVALID)(S_AXI_RVALID))
				((S_AXI_RREADY)(S_AXI_RREADY))
				((S_AXI_CTRL_AWVALID)(S_AXI_CTRL_AWVALID))
				((S_AXI_CTRL_AWREADY)(S_AXI_CTRL_AWREADY))
				((S_AXI_CTRL_AWADDR)(S_AXI_CTRL_AWADDR))
				((S_AXI_CTRL_WDATA)(S_AXI_CTRL_WDATA))
				((S_AXI_CTRL_WVALID)(S_AXI_CTRL_WVALID))
				((S_AXI_CTRL_WREADY)(S_AXI_CTRL_WREADY))
				((S_AXI_CTRL_BRESP)(S_AXI_CTRL_BRESP))
				((S_AXI_CTRL_BVALID)(S_AXI_CTRL_BVALID))
				((S_AXI_CTRL_BREADY)(S_AXI_CTRL_BREADY))
				((S_AXI_CTRL_ARADDR)(S_AXI_CTRL_ARADDR))
				((S_AXI_CTRL_ARVALID)(S_AXI_CTRL_ARVALID))
				((S_AXI_CTRL_ARREADY)(S_AXI_CTRL_ARREADY))
				((S_AXI_CTRL_RDATA)(S_AXI_CTRL_RDATA))
				((S_AXI_CTRL_RRESP)(S_AXI_CTRL_RRESP))
				((S_AXI_CTRL_RVALID)(S_AXI_CTRL_RVALID))
				((S_AXI_CTRL_RREADY)(S_AXI_CTRL_RREADY))
				((BRAM_En_A)(bram_en_a_int))
				((BRAM_WE_A)(bram_we_a_int))
				((BRAM_Addr_A)(bram_addr_a_int))
				((BRAM_WrData_A)(bram_wrdata_a_int))
				((BRAM_RdData_A)(bram_rddata_a_int(_range 145)))
				((BRAM_En_B)(bram_en_b_int))
				((BRAM_WE_B)(bram_we_b_int))
				((BRAM_Addr_B)(bram_addr_b_int))
				((BRAM_WrData_B)(bram_wrdata_b_int))
				((BRAM_RdData_B)(bram_rddata_b_int(_range 146)))
			)
		)
	)
	(_object
		(_gen(_int C_BRAM_ADDR_WIDTH -1 0 30314 \12\ (_ent((i 12)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -1 0 30317 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -1 0 30320 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_ID_WIDTH -1 0 30323 \4\ (_ent gms((i 4)))))
		(_type(_int ~STRING~12 0 30326(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 0 0 30326(_ent(_string \"AXI4"\))))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW_BURST -1 0 30329 \1\ (_ent gms((i 1)))))
		(_gen(_int C_SINGLE_PORT_BRAM -1 0 30332 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~121 0 30335(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 1 0 30335(_ent(_string \"virtex7"\))))
		(_gen(_int C_S_AXI_CTRL_ADDR_WIDTH -1 0 30342 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_CTRL_DATA_WIDTH -1 0 30345 \32\ (_ent gms((i 32)))))
		(_gen(_int C_READ_LATENCY -1 0 30347 \1\ (_ent((i 1)))))
		(_gen(_int C_RD_CMD_OPTIMIZATION -1 0 30348 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC -1 0 30354 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_TYPE -1 0 30356 \1\ (_ent((i 1)))))
		(_gen(_int C_FAULT_INJECT -1 0 30358 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_RESET_VALUE -1 0 30362 \1\ (_ent((i 1)))))
		(_port(_int S_AXI_ACLK -3 0 30395(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -3 0 30396(_ent(_in))))
		(_port(_int ECC_Interrupt -3 0 30398(_ent(_out((i 2))))))
		(_port(_int ECC_UE -3 0 30399(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~12 0 30402(_array -3((_dto c 147 i 0)))))
		(_port(_int S_AXI_AWID 2 0 30402(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 30403(_array -3((_dto c 148 i 0)))))
		(_port(_int S_AXI_AWADDR 3 0 30403(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30404(_array -3((_dto i 7 i 0)))))
		(_port(_int S_AXI_AWLEN 4 0 30404(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30405(_array -3((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWSIZE 5 0 30405(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30406(_array -3((_dto i 1 i 0)))))
		(_port(_int S_AXI_AWBURST 6 0 30406(_ent(_in))))
		(_port(_int S_AXI_AWLOCK -3 0 30407(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30408(_array -3((_dto i 3 i 0)))))
		(_port(_int S_AXI_AWCACHE 7 0 30408(_ent(_in))))
		(_port(_int S_AXI_AWPROT 5 0 30409(_ent(_in))))
		(_port(_int S_AXI_AWVALID -3 0 30410(_ent(_in))))
		(_port(_int S_AXI_AWREADY -3 0 30411(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 30415(_array -3((_dto c 149 i 0)))))
		(_port(_int S_AXI_WDATA 8 0 30415(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~12 0 30416(_array -3((_dto c 150 i 0)))))
		(_port(_int S_AXI_WSTRB 9 0 30416(_ent(_in))))
		(_port(_int S_AXI_WLAST -3 0 30417(_ent(_in))))
		(_port(_int S_AXI_WVALID -3 0 30419(_ent(_in))))
		(_port(_int S_AXI_WREADY -3 0 30420(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~123 0 30424(_array -3((_dto c 151 i 0)))))
		(_port(_int S_AXI_BID 10 0 30424(_ent(_out))))
		(_port(_int S_AXI_BRESP 6 0 30425(_ent(_out))))
		(_port(_int S_AXI_BVALID -3 0 30427(_ent(_out))))
		(_port(_int S_AXI_BREADY -3 0 30428(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~125 0 30433(_array -3((_dto c 152 i 0)))))
		(_port(_int S_AXI_ARID 11 0 30433(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~127 0 30434(_array -3((_dto c 153 i 0)))))
		(_port(_int S_AXI_ARADDR 12 0 30434(_ent(_in))))
		(_port(_int S_AXI_ARLEN 4 0 30435(_ent(_in))))
		(_port(_int S_AXI_ARSIZE 5 0 30436(_ent(_in))))
		(_port(_int S_AXI_ARBURST 6 0 30437(_ent(_in))))
		(_port(_int S_AXI_ARLOCK -3 0 30438(_ent(_in))))
		(_port(_int S_AXI_ARCACHE 7 0 30439(_ent(_in))))
		(_port(_int S_AXI_ARPROT 5 0 30440(_ent(_in))))
		(_port(_int S_AXI_ARVALID -3 0 30442(_ent(_in))))
		(_port(_int S_AXI_ARREADY -3 0 30443(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~129 0 30447(_array -3((_dto c 154 i 0)))))
		(_port(_int S_AXI_RID 13 0 30447(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1211 0 30448(_array -3((_dto c 155 i 0)))))
		(_port(_int S_AXI_RDATA 14 0 30448(_ent(_out))))
		(_port(_int S_AXI_RRESP 6 0 30449(_ent(_out))))
		(_port(_int S_AXI_RLAST -3 0 30450(_ent(_out))))
		(_port(_int S_AXI_RVALID -3 0 30452(_ent(_out))))
		(_port(_int S_AXI_RREADY -3 0 30453(_ent(_in))))
		(_port(_int S_AXI_CTRL_AWVALID -3 0 30466(_ent(_in))))
		(_port(_int S_AXI_CTRL_AWREADY -3 0 30467(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~12 0 30468(_array -3((_dto c 156 i 0)))))
		(_port(_int S_AXI_CTRL_AWADDR 15 0 30468(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~12 0 30472(_array -3((_dto c 157 i 0)))))
		(_port(_int S_AXI_CTRL_WDATA 16 0 30472(_ent(_in))))
		(_port(_int S_AXI_CTRL_WVALID -3 0 30473(_ent(_in))))
		(_port(_int S_AXI_CTRL_WREADY -3 0 30474(_ent(_out))))
		(_port(_int S_AXI_CTRL_BRESP 6 0 30478(_ent(_out))))
		(_port(_int S_AXI_CTRL_BVALID -3 0 30479(_ent(_out))))
		(_port(_int S_AXI_CTRL_BREADY -3 0 30480(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~1213 0 30484(_array -3((_dto c 158 i 0)))))
		(_port(_int S_AXI_CTRL_ARADDR 17 0 30484(_ent(_in))))
		(_port(_int S_AXI_CTRL_ARVALID -3 0 30485(_ent(_in))))
		(_port(_int S_AXI_CTRL_ARREADY -3 0 30486(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~1215 0 30490(_array -3((_dto c 159 i 0)))))
		(_port(_int S_AXI_CTRL_RDATA 18 0 30490(_ent(_out))))
		(_port(_int S_AXI_CTRL_RRESP 6 0 30491(_ent(_out))))
		(_port(_int S_AXI_CTRL_RVALID -3 0 30492(_ent(_out))))
		(_port(_int S_AXI_CTRL_RREADY -3 0 30493(_ent(_in))))
		(_port(_int BRAM_Rst_A -3 0 30498(_ent(_out))))
		(_port(_int BRAM_Clk_A -3 0 30499(_ent(_out))))
		(_port(_int BRAM_En_A -3 0 30500(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 30501(_array -3((_dto c 160 i 0)))))
		(_port(_int BRAM_WE_A 19 0 30501(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1217 0 30502(_array -3((_dto c 161 i 0)))))
		(_port(_int BRAM_Addr_A 20 0 30502(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 30503(_array -3((_dto c 162 i 0)))))
		(_port(_int BRAM_WrData_A 21 0 30503(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1219 0 30504(_array -3((_dto c 163 i 0)))))
		(_port(_int BRAM_RdData_A 22 0 30504(_ent(_in))))
		(_port(_int BRAM_Rst_B -3 0 30508(_ent(_out))))
		(_port(_int BRAM_Clk_B -3 0 30509(_ent(_out))))
		(_port(_int BRAM_En_B -3 0 30510(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1221 0 30511(_array -3((_dto c 164 i 0)))))
		(_port(_int BRAM_WE_B 23 0 30511(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1223 0 30512(_array -3((_dto c 165 i 0)))))
		(_port(_int BRAM_Addr_B 24 0 30512(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1225 0 30513(_array -3((_dto c 166 i 0)))))
		(_port(_int BRAM_WrData_B 25 0 30513(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1227 0 30514(_array -3((_dto c 167 i 0)))))
		(_port(_int BRAM_RdData_B 26 0 30514(_ent(_in))))
		(_cnst(_int C_SIM_ONLY -3 0 30544(_arch((i 3)))))
		(_cnst(_int C_RESET_ACTIVE -3 0 30547(_arch((i 2)))))
		(_cnst(_int AXI_FIXED_SIZE_WO_NARROW -1 0 30556(_arch gms(_code 168))))
		(_cnst(_int IF_IS_AXI4 -5 0 30560(_arch gms(_code 169))))
		(_cnst(_int IF_IS_AXI4LITE -5 0 30561(_arch gms(_code 170))))
		(_cnst(_int C_ECC_WIDTH -1 0 30566(_arch gms(_code 171))))
		(_cnst(_int C_ECC_FULL_BIT_WIDTH -1 0 30567(_arch gms(_code 172))))
		(_cnst(_int C_ENABLE_AXI_CTRL_REG_IF_I -1 0 30571(_arch gms(_code 173))))
		(_cnst(_int C_CE_FAILING_REGISTERS_I -1 0 30572(_arch gms(_code 174))))
		(_cnst(_int C_UE_FAILING_REGISTERS_I -1 0 30573(_arch((i 0)))))
		(_cnst(_int C_ECC_STATUS_REGISTERS_I -1 0 30575(_arch gms(_code 175))))
		(_cnst(_int C_ECC_ONOFF_REGISTER_I -1 0 30576(_arch gms(_code 176))))
		(_cnst(_int C_CE_COUNTER_WIDTH -1 0 30578(_arch gms(_code 177))))
		(_sig(_int bram_en_a_int -3 0 30596(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_DATA_WIDTH+C_ECC_FULL_BIT_WIDTH}/8}-1~downto~0}~13 0 30597(_array -3((_dto c 178 i 0)))))
		(_sig(_int bram_we_a_int 27 0 30597(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 30598(_array -3((_dto c 179 i 0)))))
		(_sig(_int bram_addr_a_int 28 0 30598(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC_WIDTH-1~downto~0}~13 0 30599(_array -3((_dto c 180 i 0)))))
		(_sig(_int bram_wrdata_a_int 29 0 30599(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_rddata_a_int 29 0 30600(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_addr_b_int 28 0 30603(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_en_b_int -3 0 30604(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_DATA_WIDTH+C_ECC_FULL_BIT_WIDTH}/8}-1~downto~0}~132 0 30605(_array -3((_dto c 181 i 0)))))
		(_sig(_int bram_we_b_int 30 0 30605(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_wrdata_b_int 29 0 30606(_arch(_uni((_others(i 2)))))))
		(_sig(_int bram_rddata_b_int 29 0 30607(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30609(_array -3((_dto i 2 i 0)))))
		(_sig(_int axi_awsize_int 31 0 30609(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi_arsize_int 31 0 30610(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARREADY_int -3 0 30612(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY_int -3 0 30613(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~13 0 30615(_array -3((_dto c 182 i 0)))))
		(_sig(_int S_AXI_RID_int 32 0 30615(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_BID_int 32 0 30616(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__30632(_arch 0 0 30632(_assignment(_trgt(55))(_sens(1)))))
			(line__30633(_arch 1 0 30633(_assignment(_alias((BRAM_Clk_A)(S_AXI_ACLK)))(_simpleassign BUF)(_trgt(56))(_sens(0)))))
			(line__30634(_arch 2 0 30634(_assignment(_alias((BRAM_En_A)(bram_en_a_int)))(_simpleassign BUF)(_trgt(57))(_sens(69)))))
			(line__30635(_arch 3 0 30635(_assignment(_trgt(58(_range 183)))(_sens(70(_range 184)))(_read(70(_range 185))))))
			(line__30636(_arch 4 0 30636(_assignment(_trgt(59))(_sens(71)))))
			(line__30637(_arch 5 0 30637(_assignment(_trgt(73(_range 186)))(_sens(61(_range 187)))(_read(61(_range 188))))))
			(line__30639(_arch 6 0 30639(_assignment(_trgt(60(_range 189)))(_sens(72(_range 190)))(_read(72(_range 191))))))
			(line__30804(_arch 38 0 30804(_assignment(_alias((S_AXI_ARREADY)(S_AXI_ARREADY_int)))(_simpleassign BUF)(_trgt(32))(_sens(81)))))
			(line__30805(_arch 39 0 30805(_assignment(_alias((S_AXI_AWREADY)(S_AXI_AWREADY_int)))(_simpleassign BUF)(_trgt(13))(_sens(82)))))
		)
		(_subprogram
			(_ext log2(2 1))
			(_ext Equal_String(2 0))
			(_ext Find_ECC_Size(2 3))
			(_ext Find_ECC_Full_Bit_Size(2 4))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_bram_ctrl_funcs))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(877221953)
		(877221953 1163151692)
	)
	(_model . implementation 192 -1)
)
V 000055 55 36943         1580964474972 implementation
(_unit VHDL(axi_bram_ctrl 0 31357(implementation 0 31528))
	(_version vde)
	(_time 1580964474973 2020.02.05 22:47:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_bram_ctrl_v4_1/hdl/axi_bram_ctrl_v4_1_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code abaea2fdf1fcf6befdaea9a4b9f1fbadffaefdada8acaf)
	(_ent
		(_time 1580964474967)
	)
	(_comp
		(.xpm.VCOMPONENTS.xpm_memory_spram
			(_object
				(_gen(_int MEMORY_SIZE -2 1 20(_ent((i 2048)))))
				(_type(_int ~STRING~15 1 21(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 44 1 21(_ent(_string \"auto"\))))
				(_type(_int ~STRING~151 1 22(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 45 1 22(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~152 1 23(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 46 1 23(_ent(_string \"none"\))))
				(_type(_int ~STRING~153 1 24(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 47 1 24(_ent(_string \""\))))
				(_gen(_int USE_MEM_INIT -2 1 25(_ent((i 1)))))
				(_type(_int ~STRING~154 1 26(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 48 1 26(_ent(_string \"disable_sleep"\))))
				(_gen(_int AUTO_SLEEP_TIME -2 1 27(_ent((i 0)))))
				(_gen(_int MESSAGE_CONTROL -2 1 28(_ent((i 0)))))
				(_type(_int ~STRING~155 1 29(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 49 1 29(_ent(_string \"true"\))))
				(_gen(_int CASCADE_HEIGHT -2 1 30(_ent((i 0)))))
				(_gen(_int SIM_ASSERT_CHK -2 1 31(_ent((i 0)))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 1 34(_ent((i 32)))))
				(_gen(_int READ_DATA_WIDTH_A -2 1 35(_ent((i 32)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 1 36(_ent((i 32)))))
				(_gen(_int ADDR_WIDTH_A -2 1 37(_ent((i 6)))))
				(_type(_int ~STRING~156 1 38(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 50 1 38(_ent(_string \"0"\))))
				(_gen(_int READ_LATENCY_A -2 1 39(_ent((i 2)))))
				(_type(_int ~STRING~157 1 40(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 51 1 40(_ent(_string \"read_first"\))))
				(_type(_int ~STRING~158 1 41(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 52 1 41(_ent(_string \"SYNC"\))))
				(_port(_int sleep -3 1 47(_ent (_in))))
				(_port(_int clka -3 1 50(_ent (_in))))
				(_port(_int rsta -3 1 51(_ent (_in))))
				(_port(_int ena -3 1 52(_ent (_in))))
				(_port(_int regcea -3 1 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{WRITE_DATA_WIDTH_A/BYTE_WRITE_WIDTH_A}-1~downto~0}~15 1 54(_array -3((_dto c 15 i 0)))))
				(_port(_int wea 53 1 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH_A-1~downto~0}~15 1 55(_array -3((_dto c 16 i 0)))))
				(_port(_int addra 54 1 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WRITE_DATA_WIDTH_A-1~downto~0}~15 1 56(_array -3((_dto c 17 i 0)))))
				(_port(_int dina 55 1 56(_ent (_in))))
				(_port(_int injectsbiterra -3 1 57(_ent (_in))))
				(_port(_int injectdbiterra -3 1 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{READ_DATA_WIDTH_A-1~downto~0}~15 1 59(_array -3((_dto c 18 i 0)))))
				(_port(_int douta 56 1 59(_ent (_out))))
				(_port(_int sbiterra -3 1 60(_ent (_out))))
				(_port(_int dbiterra -3 1 61(_ent (_out))))
			)
		)
		(.xpm.VCOMPONENTS.xpm_memory_tdpram
			(_object
				(_gen(_int MEMORY_SIZE -2 1 132(_ent((i 2048)))))
				(_type(_int ~STRING~1526 1 133(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 44 1 133(_ent(_string \"auto"\))))
				(_type(_int ~STRING~1527 1 134(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int CLOCKING_MODE 45 1 134(_ent(_string \"common_clock"\))))
				(_type(_int ~STRING~1528 1 135(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 46 1 135(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~1529 1 136(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 47 1 136(_ent(_string \"none"\))))
				(_type(_int ~STRING~1530 1 137(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 48 1 137(_ent(_string \""\))))
				(_gen(_int USE_MEM_INIT -2 1 138(_ent((i 1)))))
				(_type(_int ~STRING~1531 1 139(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 49 1 139(_ent(_string \"disable_sleep"\))))
				(_gen(_int AUTO_SLEEP_TIME -2 1 140(_ent((i 0)))))
				(_gen(_int MESSAGE_CONTROL -2 1 141(_ent((i 0)))))
				(_gen(_int USE_EMBEDDED_CONSTRAINT -2 1 142(_ent((i 0)))))
				(_type(_int ~STRING~1532 1 143(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 50 1 143(_ent(_string \"true"\))))
				(_gen(_int CASCADE_HEIGHT -2 1 144(_ent((i 0)))))
				(_gen(_int SIM_ASSERT_CHK -2 1 145(_ent((i 0)))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 1 148(_ent((i 32)))))
				(_gen(_int READ_DATA_WIDTH_A -2 1 149(_ent((i 32)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 1 150(_ent((i 32)))))
				(_gen(_int ADDR_WIDTH_A -2 1 151(_ent((i 6)))))
				(_type(_int ~STRING~1533 1 152(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 51 1 152(_ent(_string \"0"\))))
				(_gen(_int READ_LATENCY_A -2 1 153(_ent((i 2)))))
				(_type(_int ~STRING~1534 1 154(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 52 1 154(_ent(_string \"no_change"\))))
				(_type(_int ~STRING~1535 1 155(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 53 1 155(_ent(_string \"SYNC"\))))
				(_gen(_int WRITE_DATA_WIDTH_B -2 1 158(_ent((i 32)))))
				(_gen(_int READ_DATA_WIDTH_B -2 1 159(_ent((i 32)))))
				(_gen(_int BYTE_WRITE_WIDTH_B -2 1 160(_ent((i 32)))))
				(_gen(_int ADDR_WIDTH_B -2 1 161(_ent((i 6)))))
				(_type(_int ~STRING~1536 1 162(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_B 54 1 162(_ent(_string \"0"\))))
				(_gen(_int READ_LATENCY_B -2 1 163(_ent((i 2)))))
				(_type(_int ~STRING~1537 1 164(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_B 55 1 164(_ent(_string \"no_change"\))))
				(_type(_int ~STRING~1538 1 165(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_B 56 1 165(_ent(_string \"SYNC"\))))
				(_port(_int sleep -3 1 171(_ent (_in))))
				(_port(_int clka -3 1 174(_ent (_in))))
				(_port(_int rsta -3 1 175(_ent (_in))))
				(_port(_int ena -3 1 176(_ent (_in))))
				(_port(_int regcea -3 1 177(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{WRITE_DATA_WIDTH_A/BYTE_WRITE_WIDTH_A}-1~downto~0}~1540 1 178(_array -3((_dto c 19 i 0)))))
				(_port(_int wea 57 1 178(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH_A-1~downto~0}~1542 1 179(_array -3((_dto c 20 i 0)))))
				(_port(_int addra 58 1 179(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WRITE_DATA_WIDTH_A-1~downto~0}~1544 1 180(_array -3((_dto c 21 i 0)))))
				(_port(_int dina 59 1 180(_ent (_in))))
				(_port(_int injectsbiterra -3 1 181(_ent (_in))))
				(_port(_int injectdbiterra -3 1 182(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{READ_DATA_WIDTH_A-1~downto~0}~1546 1 183(_array -3((_dto c 22 i 0)))))
				(_port(_int douta 60 1 183(_ent (_out))))
				(_port(_int sbiterra -3 1 184(_ent (_out))))
				(_port(_int dbiterra -3 1 185(_ent (_out))))
				(_port(_int clkb -3 1 188(_ent (_in))))
				(_port(_int rstb -3 1 189(_ent (_in))))
				(_port(_int enb -3 1 190(_ent (_in))))
				(_port(_int regceb -3 1 191(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{{WRITE_DATA_WIDTH_B/BYTE_WRITE_WIDTH_B}-1~downto~0}~15 1 192(_array -3((_dto c 23 i 0)))))
				(_port(_int web 61 1 192(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH_B-1~downto~0}~1548 1 193(_array -3((_dto c 24 i 0)))))
				(_port(_int addrb 62 1 193(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WRITE_DATA_WIDTH_B-1~downto~0}~15 1 194(_array -3((_dto c 25 i 0)))))
				(_port(_int dinb 63 1 194(_ent (_in))))
				(_port(_int injectsbiterrb -3 1 195(_ent (_in))))
				(_port(_int injectdbiterrb -3 1 196(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{READ_DATA_WIDTH_B-1~downto~0}~1550 1 197(_array -3((_dto c 26 i 0)))))
				(_port(_int doutb 64 1 197(_ent (_out))))
				(_port(_int sbiterrb -3 1 198(_ent (_out))))
				(_port(_int dbiterrb -3 1 199(_ent (_out))))
			)
		)
	)
	(_generate gint_inst 0 31637(_if 27)
		(_generate xpm_spram_mem_gen 0 31667(_if 28)
			(_inst xpm_memory_spram_inst 0 31670(_comp .xpm.VCOMPONENTS.xpm_memory_spram)
				(_gen
					((MEMORY_SIZE)(_code 29))
					((MEMORY_PRIMITIVE)(_string \"block"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((MEMORY_INIT_FILE)(_string \"none"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((USE_MEM_INIT)((i 1)))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((AUTO_SLEEP_TIME)((i 0)))
					((MESSAGE_CONTROL)((i 0)))
					((WRITE_DATA_WIDTH_A)(_code 30))
					((READ_DATA_WIDTH_A)(_code 31))
					((BYTE_WRITE_WIDTH_A)((i 8)))
					((ADDR_WIDTH_A)(_code 32))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)(_code 33))
					((WRITE_MODE_A)(_string \"write_first"\))
				)
				(_port
					((sleep)((i 2)))
					((clka)(clka_bram_clka_i))
					((rsta)(rsta_bram_rsta_i))
					((ena)(ena_bram_ena_i))
					((regcea)((i 3)))
					((wea)(wea_bram_wea_i))
					((addra)(addra_bram_addra_i(_range 34)))
					((dina)(dina_bram_dina_i))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(douta_bram_douta_i))
					((sbiterra)(_open))
					((dbiterra)(_open))
				)
				(_use(_ent xpm xpm_memory_spram)
					(_gen
						((MEMORY_SIZE)(_code 35))
						((MEMORY_PRIMITIVE)(_string \"block"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"none"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((USE_MEM_INIT)((i 1)))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((AUTO_SLEEP_TIME)((i 0)))
						((MESSAGE_CONTROL)((i 0)))
						((MEMORY_OPTIMIZATION)(_string \"true"\))
						((CASCADE_HEIGHT)((i 0)))
						((SIM_ASSERT_CHK)((i 0)))
						((WRITE_DATA_WIDTH_A)(_code 36))
						((READ_DATA_WIDTH_A)(_code 37))
						((BYTE_WRITE_WIDTH_A)((i 8)))
						((ADDR_WIDTH_A)(_code 38))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)(_code 39))
						((WRITE_MODE_A)(_string \"write_first"\))
						((RST_MODE_A)(_string \"SYNC"\))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((wea)(wea))
						((addra)(addra))
						((dina)(dina))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
					)
				)
			)
		)
		(_generate xpm_tdpram_mem_gen 0 31720(_if 40)
			(_inst xpm_memory_inst 0 31722(_comp .xpm.VCOMPONENTS.xpm_memory_tdpram)
				(_gen
					((MEMORY_SIZE)(_code 41))
					((MEMORY_PRIMITIVE)(_string \"blockram"\))
					((CLOCKING_MODE)(_string \"common_clock"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((MEMORY_INIT_FILE)(_string \"none"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((WRITE_DATA_WIDTH_A)(_code 42))
					((READ_DATA_WIDTH_A)(_code 43))
					((BYTE_WRITE_WIDTH_A)((i 8)))
					((ADDR_WIDTH_A)(_code 44))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)(_code 45))
					((WRITE_MODE_A)(_string \"write_first"\))
					((WRITE_DATA_WIDTH_B)(_code 46))
					((READ_DATA_WIDTH_B)(_code 47))
					((BYTE_WRITE_WIDTH_B)((i 8)))
					((ADDR_WIDTH_B)(_code 48))
					((READ_RESET_VALUE_B)(_string \"0"\))
					((READ_LATENCY_B)(_code 49))
					((WRITE_MODE_B)(_string \"write_first"\))
				)
				(_port
					((sleep)((i 2)))
					((clka)(clka_bram_clka_i))
					((rsta)(rsta_bram_rsta_i))
					((ena)(ena_bram_ena_i))
					((regcea)((i 3)))
					((wea)(wea_bram_wea_i))
					((addra)(addra_bram_addra_i(_range 50)))
					((dina)(dina_bram_dina_i))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(douta_bram_douta_i))
					((sbiterra)(_open))
					((dbiterra)(_open))
					((clkb)(clkb_bram_clkb_i))
					((rstb)(rstb_bram_rstb_i))
					((enb)(enb_bram_enb_i))
					((regceb)((i 3)))
					((web)(web_bram_web_i))
					((addrb)(addrb_bram_addrb_i(_range 51)))
					((dinb)(dinb_bram_dinb_i))
					((injectsbiterrb)((i 2)))
					((injectdbiterrb)((i 2)))
					((doutb)(doutb_bram_doutb_i))
					((sbiterrb)(_open))
					((dbiterrb)(_open))
				)
				(_use(_ent xpm xpm_memory_tdpram)
					(_gen
						((MEMORY_SIZE)(_code 52))
						((MEMORY_PRIMITIVE)(_string \"blockram"\))
						((CLOCKING_MODE)(_string \"common_clock"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"none"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((USE_MEM_INIT)((i 1)))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((AUTO_SLEEP_TIME)((i 0)))
						((MESSAGE_CONTROL)((i 0)))
						((USE_EMBEDDED_CONSTRAINT)((i 0)))
						((MEMORY_OPTIMIZATION)(_string \"true"\))
						((CASCADE_HEIGHT)((i 0)))
						((SIM_ASSERT_CHK)((i 0)))
						((WRITE_DATA_WIDTH_A)(_code 53))
						((READ_DATA_WIDTH_A)(_code 54))
						((BYTE_WRITE_WIDTH_A)((i 8)))
						((ADDR_WIDTH_A)(_code 55))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)(_code 56))
						((WRITE_MODE_A)(_string \"write_first"\))
						((RST_MODE_A)(_string \"SYNC"\))
						((WRITE_DATA_WIDTH_B)(_code 57))
						((READ_DATA_WIDTH_B)(_code 58))
						((BYTE_WRITE_WIDTH_B)((i 8)))
						((ADDR_WIDTH_B)(_code 59))
						((READ_RESET_VALUE_B)(_string \"0"\))
						((READ_LATENCY_B)(_code 60))
						((WRITE_MODE_B)(_string \"write_first"\))
						((RST_MODE_B)(_string \"SYNC"\))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((wea)(wea))
						((addra)(addra))
						((dina)(dina))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
						((clkb)(clkb))
						((rstb)(rstb))
						((enb)(enb))
						((regceb)(regceb))
						((web)(web))
						((addrb)(addrb))
						((dinb)(dinb))
						((injectsbiterrb)(injectsbiterrb))
						((injectdbiterrb)(injectdbiterrb))
						((doutb)(doutb))
						((sbiterrb)(_open))
						((dbiterrb)(_open))
					)
				)
			)
		)
		(_inst abcv4_0_int_inst 0 31784(_ent . axi_bram_ctrl_top)
			(_gen
				((C_BRAM_ADDR_WIDTH)(_code 61))
				((C_S_AXI_ADDR_WIDTH)(_code 62))
				((C_S_AXI_DATA_WIDTH)(_code 63))
				((C_S_AXI_ID_WIDTH)(_code 64))
				((C_S_AXI_PROTOCOL)(_code 65))
				((C_S_AXI_SUPPORTS_NARROW_BURST)(_code 66))
				((C_SINGLE_PORT_BRAM)(_code 67))
				((C_FAMILY)(_code 68))
				((C_S_AXI_CTRL_ADDR_WIDTH)(_code 69))
				((C_S_AXI_CTRL_DATA_WIDTH)(_code 70))
				((C_READ_LATENCY)(_code 71))
				((C_RD_CMD_OPTIMIZATION)(_code 72))
				((C_ECC)(_code 73))
				((C_ECC_TYPE)(_code 74))
				((C_FAULT_INJECT)(_code 75))
				((C_ECC_ONOFF_RESET_VALUE)(_code 76))
			)
			(_port
				((S_AXI_ACLK)(S_AXI_ACLK))
				((S_AXI_ARESETN)(S_AXI_ARESETN))
				((ECC_Interrupt)(ECC_Interrupt))
				((ECC_UE)(ECC_UE))
				((S_AXI_AWID)(S_AXI_AWID))
				((S_AXI_AWADDR)(S_AXI_AWADDR))
				((S_AXI_AWLEN)(S_AXI_AWLEN))
				((S_AXI_AWSIZE)(S_AXI_AWSIZE))
				((S_AXI_AWBURST)(S_AXI_AWBURST))
				((S_AXI_AWLOCK)(S_AXI_AWLOCK))
				((S_AXI_AWCACHE)(S_AXI_AWCACHE))
				((S_AXI_AWPROT)(S_AXI_AWPROT))
				((S_AXI_AWVALID)(S_AXI_AWVALID))
				((S_AXI_AWREADY)(S_AXI_AWREADY))
				((S_AXI_WDATA)(S_AXI_WDATA))
				((S_AXI_WSTRB)(S_AXI_WSTRB))
				((S_AXI_WLAST)(S_AXI_WLAST))
				((S_AXI_WVALID)(S_AXI_WVALID))
				((S_AXI_WREADY)(S_AXI_WREADY))
				((S_AXI_BID)(S_AXI_BID))
				((S_AXI_BRESP)(S_AXI_BRESP))
				((S_AXI_BVALID)(S_AXI_BVALID))
				((S_AXI_BREADY)(S_AXI_BREADY))
				((S_AXI_ARID)(S_AXI_ARID))
				((S_AXI_ARADDR)(S_AXI_ARADDR))
				((S_AXI_ARLEN)(S_AXI_ARLEN))
				((S_AXI_ARSIZE)(S_AXI_ARSIZE))
				((S_AXI_ARBURST)(S_AXI_ARBURST))
				((S_AXI_ARLOCK)(S_AXI_ARLOCK))
				((S_AXI_ARCACHE)(S_AXI_ARCACHE))
				((S_AXI_ARPROT)(S_AXI_ARPROT))
				((S_AXI_ARVALID)(S_AXI_ARVALID))
				((S_AXI_ARREADY)(S_AXI_ARREADY))
				((S_AXI_RID)(S_AXI_RID))
				((S_AXI_RDATA)(S_AXI_RDATA))
				((S_AXI_RRESP)(S_AXI_RRESP))
				((S_AXI_RLAST)(S_AXI_RLAST))
				((S_AXI_RVALID)(S_AXI_RVALID))
				((S_AXI_RREADY)(S_AXI_RREADY))
				((S_AXI_CTRL_AWVALID)(S_AXI_CTRL_AWVALID))
				((S_AXI_CTRL_AWREADY)(S_AXI_CTRL_AWREADY))
				((S_AXI_CTRL_AWADDR)(S_AXI_CTRL_AWADDR))
				((S_AXI_CTRL_WDATA)(S_AXI_CTRL_WDATA))
				((S_AXI_CTRL_WVALID)(S_AXI_CTRL_WVALID))
				((S_AXI_CTRL_WREADY)(S_AXI_CTRL_WREADY))
				((S_AXI_CTRL_BRESP)(S_AXI_CTRL_BRESP))
				((S_AXI_CTRL_BVALID)(S_AXI_CTRL_BVALID))
				((S_AXI_CTRL_BREADY)(S_AXI_CTRL_BREADY))
				((S_AXI_CTRL_ARADDR)(S_AXI_CTRL_ARADDR))
				((S_AXI_CTRL_ARVALID)(S_AXI_CTRL_ARVALID))
				((S_AXI_CTRL_ARREADY)(S_AXI_CTRL_ARREADY))
				((S_AXI_CTRL_RDATA)(S_AXI_CTRL_RDATA))
				((S_AXI_CTRL_RRESP)(S_AXI_CTRL_RRESP))
				((S_AXI_CTRL_RVALID)(S_AXI_CTRL_RVALID))
				((S_AXI_CTRL_RREADY)(S_AXI_CTRL_RREADY))
				((BRAM_Rst_A)(rsta_bram_rsta_i))
				((BRAM_Clk_A)(clka_bram_clka_i))
				((BRAM_En_A)(ena_bram_ena_i))
				((BRAM_WE_A)(wea_bram_wea_i))
				((BRAM_Addr_A)(addra_bram_addra_i))
				((BRAM_WrData_A)(dina_bram_dina_i))
				((BRAM_RdData_A)(douta_bram_douta_i))
				((BRAM_Rst_B)(rstb_bram_rstb_i))
				((BRAM_Clk_B)(clkb_bram_clkb_i))
				((BRAM_En_B)(enb_bram_enb_i))
				((BRAM_WE_B)(web_bram_web_i))
				((BRAM_Addr_B)(addrb_bram_addrb_i))
				((BRAM_WrData_B)(dinb_bram_dinb_i))
				((BRAM_RdData_B)(doutb_bram_doutb_i))
			)
		)
		(_object
			(_cnst(_int c_addrb_width -2 0 31638(_arch gms(_code 77))))
			(_cnst(_int C_WEA_WIDTH_I -2 0 31639(_arch gms(_code 78))))
			(_cnst(_int C_WRITE_WIDTH_A_I -2 0 31640(_arch gms(_code 79))))
			(_cnst(_int C_READ_WIDTH_A_I -2 0 31641(_arch gms(_code 80))))
			(_cnst(_int C_ADDRA_WIDTH_I -2 0 31642(_arch gms(_code 81))))
			(_cnst(_int C_WEB_WIDTH_I -2 0 31643(_arch gms(_code 82))))
			(_cnst(_int C_WRITE_WIDTH_B_I -2 0 31644(_arch gms(_code 83))))
			(_cnst(_int C_READ_WIDTH_B_I -2 0 31645(_arch gms(_code 84))))
			(_type(_int ~NATURAL~range~c_addrb_width-1~downto~0~13 0 31646(_scalar (_dto c 85 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{c_addrb_width-1~downto~0}~13 0 31646(_array -3((_dto c 86 i 0)))))
			(_sig(_int s_axi_rdaddrecc_bmg_int 45 0 31646(_arch(_uni))))
			(_sig(_int s_axi_dbiterr_bmg_int -3 0 31647(_arch(_uni))))
			(_sig(_int s_axi_sbiterr_bmg_int -3 0 31648(_arch(_uni))))
			(_sig(_int s_axi_rvalid_bmg_int -3 0 31649(_arch(_uni))))
			(_sig(_int s_axi_rlast_bmg_int -3 0 31650(_arch(_uni))))
			(_type(_int ~NATURAL~range~1~downto~0~1313 0 31651(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 31651(_array -3((_dto i 1 i 0)))))
			(_sig(_int s_axi_rresp_bmg_int 47 0 31651(_arch(_uni))))
			(_type(_int ~NATURAL~range~C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0~1315 0 31652(_scalar (_dto c 87 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1316 0 31652(_array -3((_dto c 88 i 0)))))
			(_sig(_int s_axi_rdata_bmg_int 49 0 31652(_arch(_uni))))
			(_type(_int ~NATURAL~range~3~downto~0~1317 0 31653(_scalar (_dto i 3 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 31653(_array -3((_dto i 3 i 0)))))
			(_sig(_int s_axi_rid_bmg_int 51 0 31653(_arch(_uni))))
			(_sig(_int s_axi_arready_bmg_int -3 0 31654(_arch(_uni))))
			(_sig(_int s_axi_bvalid_bmg_int -3 0 31655(_arch(_uni))))
			(_sig(_int s_axi_bresp_bmg_int 47 0 31656(_arch(_uni))))
			(_sig(_int s_axi_bid_bmg_int 51 0 31657(_arch(_uni))))
			(_sig(_int s_axi_wready_bmg_int -3 0 31658(_arch(_uni))))
			(_sig(_int s_axi_awready_bmg_int -3 0 31659(_arch(_uni))))
			(_sig(_int rdaddrecc_bmg_int 45 0 31660(_arch(_uni))))
			(_sig(_int dbiterr_bmg_int -3 0 31661(_arch(_uni))))
			(_sig(_int sbiterr_bmg_int -3 0 31662(_arch(_uni))))
			(_prcs
				(line__31940(_arch 0 0 31940(_assignment(_alias((bram_rst_a)(_string \"0"\)))(_trgt(55)))))
				(line__31941(_arch 1 0 31941(_assignment(_alias((bram_clk_a)(_string \"0"\)))(_trgt(56)))))
				(line__31942(_arch 2 0 31942(_assignment(_alias((bram_en_a)(_string \"0"\)))(_trgt(57)))))
				(line__31943(_arch 3 0 31943(_assignment(_trgt(58)))))
				(line__31944(_arch 4 0 31944(_assignment(_trgt(59)))))
				(line__31945(_arch 5 0 31945(_assignment(_trgt(60)))))
				(line__31947(_arch 6 0 31947(_assignment(_alias((bram_rst_b)(_string \"0"\)))(_trgt(62)))))
				(line__31948(_arch 7 0 31948(_assignment(_alias((bram_clk_b)(_string \"0"\)))(_trgt(63)))))
				(line__31949(_arch 8 0 31949(_assignment(_alias((bram_en_b)(_string \"0"\)))(_trgt(64)))))
				(line__31950(_arch 9 0 31950(_assignment(_trgt(65)))))
				(line__31951(_arch 10 0 31951(_assignment(_trgt(66)))))
				(line__31952(_arch 11 0 31952(_assignment(_trgt(67)))))
			)
		)
	)
	(_generate gext_inst 0 31958(_if 89)
		(_inst abcv4_0_ext_inst 0 31960(_ent . axi_bram_ctrl_top)
			(_gen
				((C_BRAM_ADDR_WIDTH)(_code 90))
				((C_S_AXI_ADDR_WIDTH)(_code 91))
				((C_S_AXI_DATA_WIDTH)(_code 92))
				((C_S_AXI_ID_WIDTH)(_code 93))
				((C_S_AXI_PROTOCOL)(_code 94))
				((C_S_AXI_SUPPORTS_NARROW_BURST)(_code 95))
				((C_SINGLE_PORT_BRAM)(_code 96))
				((C_FAMILY)(_code 97))
				((C_S_AXI_CTRL_ADDR_WIDTH)(_code 98))
				((C_S_AXI_CTRL_DATA_WIDTH)(_code 99))
				((C_READ_LATENCY)(_code 100))
				((C_RD_CMD_OPTIMIZATION)(_code 101))
				((C_ECC)(_code 102))
				((C_ECC_TYPE)(_code 103))
				((C_FAULT_INJECT)(_code 104))
				((C_ECC_ONOFF_RESET_VALUE)(_code 105))
			)
			(_port
				((S_AXI_ACLK)(s_axi_aclk))
				((S_AXI_ARESETN)(s_axi_aresetn))
				((ECC_Interrupt)(ecc_interrupt))
				((ECC_UE)(ecc_ue))
				((S_AXI_AWID)(s_axi_awid))
				((S_AXI_AWADDR)(s_axi_awaddr))
				((S_AXI_AWLEN)(s_axi_awlen))
				((S_AXI_AWSIZE)(s_axi_awsize))
				((S_AXI_AWBURST)(s_axi_awburst))
				((S_AXI_AWLOCK)(s_axi_awlock))
				((S_AXI_AWCACHE)(s_axi_awcache))
				((S_AXI_AWPROT)(s_axi_awprot))
				((S_AXI_AWVALID)(s_axi_awvalid))
				((S_AXI_AWREADY)(s_axi_awready))
				((S_AXI_WDATA)(s_axi_wdata))
				((S_AXI_WSTRB)(s_axi_wstrb))
				((S_AXI_WLAST)(s_axi_wlast))
				((S_AXI_WVALID)(s_axi_wvalid))
				((S_AXI_WREADY)(s_axi_wready))
				((S_AXI_BID)(s_axi_bid))
				((S_AXI_BRESP)(s_axi_bresp))
				((S_AXI_BVALID)(s_axi_bvalid))
				((S_AXI_BREADY)(s_axi_bready))
				((S_AXI_ARID)(s_axi_arid))
				((S_AXI_ARADDR)(s_axi_araddr))
				((S_AXI_ARLEN)(s_axi_arlen))
				((S_AXI_ARSIZE)(s_axi_arsize))
				((S_AXI_ARBURST)(s_axi_arburst))
				((S_AXI_ARLOCK)(s_axi_arlock))
				((S_AXI_ARCACHE)(s_axi_arcache))
				((S_AXI_ARPROT)(s_axi_arprot))
				((S_AXI_ARVALID)(s_axi_arvalid))
				((S_AXI_ARREADY)(s_axi_arready))
				((S_AXI_RID)(s_axi_rid))
				((S_AXI_RDATA)(s_axi_rdata))
				((S_AXI_RRESP)(s_axi_rresp))
				((S_AXI_RLAST)(s_axi_rlast))
				((S_AXI_RVALID)(s_axi_rvalid))
				((S_AXI_RREADY)(s_axi_rready))
				((S_AXI_CTRL_AWVALID)(s_axi_ctrl_awvalid))
				((S_AXI_CTRL_AWREADY)(s_axi_ctrl_awready))
				((S_AXI_CTRL_AWADDR)(s_axi_ctrl_awaddr))
				((S_AXI_CTRL_WDATA)(s_axi_ctrl_wdata))
				((S_AXI_CTRL_WVALID)(s_axi_ctrl_wvalid))
				((S_AXI_CTRL_WREADY)(s_axi_ctrl_wready))
				((S_AXI_CTRL_BRESP)(s_axi_ctrl_bresp))
				((S_AXI_CTRL_BVALID)(s_axi_ctrl_bvalid))
				((S_AXI_CTRL_BREADY)(s_axi_ctrl_bready))
				((S_AXI_CTRL_ARADDR)(s_axi_ctrl_araddr))
				((S_AXI_CTRL_ARVALID)(s_axi_ctrl_arvalid))
				((S_AXI_CTRL_ARREADY)(s_axi_ctrl_arready))
				((S_AXI_CTRL_RDATA)(s_axi_ctrl_rdata))
				((S_AXI_CTRL_RRESP)(s_axi_ctrl_rresp))
				((S_AXI_CTRL_RVALID)(s_axi_ctrl_rvalid))
				((S_AXI_CTRL_RREADY)(s_axi_ctrl_rready))
				((BRAM_Rst_A)(bram_rst_a))
				((BRAM_Clk_A)(bram_clk_a))
				((BRAM_En_A)(bram_en_a))
				((BRAM_WE_A)(bram_we_a))
				((BRAM_Addr_A)(bram_addr_a))
				((BRAM_WrData_A)(bram_wrdata_a))
				((BRAM_RdData_A)(bram_rddata_a))
				((BRAM_Rst_B)(bram_rst_b))
				((BRAM_Clk_B)(bram_clk_b))
				((BRAM_En_B)(bram_en_b))
				((BRAM_WE_B)(bram_we_b))
				((BRAM_Addr_B)(bram_addr_b))
				((BRAM_WrData_B)(bram_wrdata_b))
				((BRAM_RdData_B)(bram_rddata_b))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 31360(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_BRAM_INST_MODE 0 0 31360(_ent gms(_string \"EXTERNAL"\))))
		(_gen(_int C_MEMORY_DEPTH -2 0 31363 \4096\ (_ent gms((i 4096)))))
		(_gen(_int C_BRAM_ADDR_WIDTH -2 0 31366 \12\ (_ent gms((i 12)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 31369 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 31372 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_ID_WIDTH -2 0 31375 \4\ (_ent gms((i 4)))))
		(_type(_int ~STRING~121 0 31378(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_S_AXI_PROTOCOL 1 0 31378(_ent(_string \"AXI4"\))))
		(_gen(_int C_S_AXI_SUPPORTS_NARROW_BURST -2 0 31381 \1\ (_ent((i 1)))))
		(_gen(_int C_SINGLE_PORT_BRAM -2 0 31384 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~122 0 31387(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 2 0 31387(_ent(_string \"virtex7"\))))
		(_gen(_int C_READ_LATENCY -2 0 31389 \1\ (_ent((i 1)))))
		(_gen(_int C_RD_CMD_OPTIMIZATION -2 0 31390 \0\ (_ent((i 0)))))
		(_gen(_int C_S_AXI_CTRL_ADDR_WIDTH -2 0 31394 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_CTRL_DATA_WIDTH -2 0 31397 \32\ (_ent gms((i 32)))))
		(_gen(_int C_ECC -2 0 31402 \0\ (_ent gms((i 0)))))
		(_gen(_int C_ECC_TYPE -2 0 31404 \1\ (_ent((i 1)))))
		(_gen(_int C_FAULT_INJECT -2 0 31406 \0\ (_ent((i 0)))))
		(_gen(_int C_ECC_ONOFF_RESET_VALUE -2 0 31410 \1\ (_ent((i 1)))))
		(_port(_int s_axi_aclk -3 0 31418(_ent(_in))))
		(_port(_int s_axi_aresetn -3 0 31419(_ent(_in))))
		(_port(_int ecc_interrupt -3 0 31421(_ent(_out((i 2))))))
		(_port(_int ecc_ue -3 0 31422(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~12 0 31425(_array -3((_dto c 106 i 0)))))
		(_port(_int s_axi_awid 3 0 31425(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 31426(_array -3((_dto c 107 i 0)))))
		(_port(_int s_axi_awaddr 4 0 31426(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31427(_array -3((_dto i 7 i 0)))))
		(_port(_int s_axi_awlen 5 0 31427(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31428(_array -3((_dto i 2 i 0)))))
		(_port(_int s_axi_awsize 6 0 31428(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31429(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_awburst 7 0 31429(_ent(_in))))
		(_port(_int s_axi_awlock -3 0 31430(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31431(_array -3((_dto i 3 i 0)))))
		(_port(_int s_axi_awcache 8 0 31431(_ent(_in))))
		(_port(_int s_axi_awprot 6 0 31432(_ent(_in))))
		(_port(_int s_axi_awvalid -3 0 31433(_ent(_in))))
		(_port(_int s_axi_awready -3 0 31434(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 31437(_array -3((_dto c 108 i 0)))))
		(_port(_int s_axi_wdata 9 0 31437(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8-1~downto~0}~12 0 31438(_array -3((_dto c 109 i 0)))))
		(_port(_int s_axi_wstrb 10 0 31438(_ent(_in))))
		(_port(_int s_axi_wlast -3 0 31439(_ent(_in))))
		(_port(_int s_axi_wvalid -3 0 31441(_ent(_in))))
		(_port(_int s_axi_wready -3 0 31442(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~124 0 31445(_array -3((_dto c 110 i 0)))))
		(_port(_int s_axi_bid 11 0 31445(_ent(_out))))
		(_port(_int s_axi_bresp 7 0 31446(_ent(_out))))
		(_port(_int s_axi_bvalid -3 0 31448(_ent(_out))))
		(_port(_int s_axi_bready -3 0 31449(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~126 0 31452(_array -3((_dto c 111 i 0)))))
		(_port(_int s_axi_arid 12 0 31452(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~128 0 31453(_array -3((_dto c 112 i 0)))))
		(_port(_int s_axi_araddr 13 0 31453(_ent(_in))))
		(_port(_int s_axi_arlen 5 0 31454(_ent(_in))))
		(_port(_int s_axi_arsize 6 0 31455(_ent(_in))))
		(_port(_int s_axi_arburst 7 0 31456(_ent(_in))))
		(_port(_int s_axi_arlock -3 0 31457(_ent(_in))))
		(_port(_int s_axi_arcache 8 0 31458(_ent(_in))))
		(_port(_int s_axi_arprot 6 0 31459(_ent(_in))))
		(_port(_int s_axi_arvalid -3 0 31461(_ent(_in))))
		(_port(_int s_axi_arready -3 0 31462(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ID_WIDTH-1~downto~0}~1210 0 31465(_array -3((_dto c 113 i 0)))))
		(_port(_int s_axi_rid 14 0 31465(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~1212 0 31466(_array -3((_dto c 114 i 0)))))
		(_port(_int s_axi_rdata 15 0 31466(_ent(_out))))
		(_port(_int s_axi_rresp 7 0 31467(_ent(_out))))
		(_port(_int s_axi_rlast -3 0 31468(_ent(_out))))
		(_port(_int s_axi_rvalid -3 0 31470(_ent(_out))))
		(_port(_int s_axi_rready -3 0 31471(_ent(_in))))
		(_port(_int s_axi_ctrl_awvalid -3 0 31481(_ent(_in))))
		(_port(_int s_axi_ctrl_awready -3 0 31482(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~12 0 31483(_array -3((_dto c 115 i 0)))))
		(_port(_int s_axi_ctrl_awaddr 16 0 31483(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~12 0 31486(_array -3((_dto c 116 i 0)))))
		(_port(_int s_axi_ctrl_wdata 17 0 31486(_ent(_in))))
		(_port(_int s_axi_ctrl_wvalid -3 0 31487(_ent(_in))))
		(_port(_int s_axi_ctrl_wready -3 0 31488(_ent(_out))))
		(_port(_int s_axi_ctrl_bresp 7 0 31491(_ent(_out))))
		(_port(_int s_axi_ctrl_bvalid -3 0 31492(_ent(_out))))
		(_port(_int s_axi_ctrl_bready -3 0 31493(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_ADDR_WIDTH-1~downto~0}~1214 0 31496(_array -3((_dto c 117 i 0)))))
		(_port(_int s_axi_ctrl_araddr 18 0 31496(_ent(_in))))
		(_port(_int s_axi_ctrl_arvalid -3 0 31497(_ent(_in))))
		(_port(_int s_axi_ctrl_arready -3 0 31498(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_CTRL_DATA_WIDTH-1~downto~0}~1216 0 31501(_array -3((_dto c 118 i 0)))))
		(_port(_int s_axi_ctrl_rdata 19 0 31501(_ent(_out))))
		(_port(_int s_axi_ctrl_rresp 7 0 31502(_ent(_out))))
		(_port(_int s_axi_ctrl_rvalid -3 0 31503(_ent(_out))))
		(_port(_int s_axi_ctrl_rready -3 0 31504(_ent(_in))))
		(_port(_int bram_rst_a -3 0 31507(_ent(_out))))
		(_port(_int bram_clk_a -3 0 31508(_ent(_out))))
		(_port(_int bram_en_a -3 0 31509(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 31510(_array -3((_dto c 119 i 0)))))
		(_port(_int bram_we_a 20 0 31510(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1218 0 31511(_array -3((_dto c 120 i 0)))))
		(_port(_int bram_addr_a 21 0 31511(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~12 0 31512(_array -3((_dto c 121 i 0)))))
		(_port(_int bram_wrdata_a 22 0 31512(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1220 0 31513(_array -3((_dto c 122 i 0)))))
		(_port(_int bram_rddata_a 23 0 31513(_ent(_in))))
		(_port(_int bram_rst_b -3 0 31516(_ent(_out))))
		(_port(_int bram_clk_b -3 0 31517(_ent(_out))))
		(_port(_int bram_en_b -3 0 31518(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1222 0 31519(_array -3((_dto c 123 i 0)))))
		(_port(_int bram_we_b 24 0 31519(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~1224 0 31520(_array -3((_dto c 124 i 0)))))
		(_port(_int bram_addr_b 25 0 31520(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1226 0 31521(_array -3((_dto c 125 i 0)))))
		(_port(_int bram_wrdata_b 26 0 31521(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1228 0 31522(_array -3((_dto c 126 i 0)))))
		(_port(_int bram_rddata_b 27 0 31522(_ent(_in))))
		(_cnst(_int lower_limit -2 0 31559(_int((i 1)))))
		(_cnst(_int upper_limit -2 0 31560(_int((i 8)))))
		(_cnst(_int GND -3 0 31592(_arch((i 2)))))
		(_cnst(_int VCC -3 0 31593(_arch((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 31595(_array -3((_dto i 0 i 0)))))
		(_cnst(_int ZERO1 28 0 31595(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31596(_array -3((_dto i 1 i 0)))))
		(_cnst(_int ZERO2 29 0 31596(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31597(_array -3((_dto i 2 i 0)))))
		(_cnst(_int ZERO3 30 0 31597(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31598(_array -3((_dto i 3 i 0)))))
		(_cnst(_int ZERO4 31 0 31598(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31599(_array -3((_dto i 7 i 0)))))
		(_cnst(_int ZERO8 32 0 31599(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~13 0 31600(_array -3((_dto c 127 i 0)))))
		(_cnst(_int WSTRB_ZERO 33 0 31600(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31601(_array -3((_dto i 15 i 0)))))
		(_cnst(_int ZERO16 34 0 31601(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31602(_array -3((_dto i 31 i 0)))))
		(_cnst(_int ZERO32 35 0 31602(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~13 0 31603(_array -3((_dto c 128 i 0)))))
		(_cnst(_int ZERO64 36 0 31603(_arch((_others(i 2))))))
		(_cnst(_int MEM_TYPE -2 0 31605(_arch gms(_code 129))))
		(_cnst(_int BWE_B -2 0 31606(_arch gms(_code 130))))
		(_cnst(_int BMG_ADDR_WIDTH -2 0 31607(_arch gms(_code 131))))
		(_sig(_int clka_bram_clka_i -3 0 31611(_arch(_uni((i 2))))))
		(_sig(_int rsta_bram_rsta_i -3 0 31612(_arch(_uni((i 2))))))
		(_sig(_int ena_bram_ena_i -3 0 31613(_arch(_uni((i 2))))))
		(_sig(_int REGCEA -3 0 31614(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~132 0 31615(_array -3((_dto c 132 i 0)))))
		(_sig(_int wea_bram_wea_i 37 0 31615(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~13 0 31616(_array -3((_dto c 133 i 0)))))
		(_sig(_int addra_bram_addra_i 38 0 31616(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~134 0 31617(_array -3((_dto c 134 i 0)))))
		(_sig(_int dina_bram_dina_i 39 0 31617(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~136 0 31618(_array -3((_dto c 135 i 0)))))
		(_sig(_int douta_bram_douta_i 40 0 31618(_arch(_uni))))
		(_sig(_int clkb_bram_clkb_i -3 0 31620(_arch(_uni((i 2))))))
		(_sig(_int rstb_bram_rstb_i -3 0 31621(_arch(_uni((i 2))))))
		(_sig(_int enb_bram_enb_i -3 0 31622(_arch(_uni((i 2))))))
		(_sig(_int REGCEB -3 0 31623(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH/8+C_ECC*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~138 0 31624(_array -3((_dto c 136 i 0)))))
		(_sig(_int web_bram_web_i 41 0 31624(_arch(_uni((_others(i 2)))))))
		(_sig(_int addrb_bram_addrb_i 38 0 31625(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1310 0 31626(_array -3((_dto c 137 i 0)))))
		(_sig(_int dinb_bram_dinb_i 42 0 31626(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH+C_ECC*8*{1+{C_S_AXI_DATA_WIDTH/128}}-1~downto~0}~1312 0 31627(_array -3((_dto c 138 i 0)))))
		(_sig(_int doutb_bram_doutb_i 43 0 31627(_arch(_uni))))
		(_prcs
			(line__0(_int 12 0 0(_prcs)))
		)
		(_subprogram
			(_int if_then_else 13 0 31538(_arch(_func)))
			(_int log2roundup 14 0 31556(_arch(_func -2)))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_bram_ctrl_funcs))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(xpm(VCOMPONENTS)))
	(_static
		(1163152969 1279348306)
		(1163155525 1279348306)
	)
	(_model . implementation 139 -1)
)
