// Seed: 3019232957
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    output wand id_2,
    output supply0 id_3,
    output uwire id_4,
    output wand id_5,
    input tri1 id_6,
    output tri1 id_7
    , id_9
);
  wire id_10;
  assign module_1.type_3 = 0;
  initial assume (id_6 || id_6);
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    input wire id_7
);
  always @(posedge id_3) begin : LABEL_0
    id_1 = id_2;
  end
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0,
      id_0,
      id_1,
      id_7,
      id_5
  );
endmodule
