{"design__instance__count": 122, "design__instance__area": 3795.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.0028035184368491173, "power__switching__total": 0.0005470956675708294, "power__leakage__total": 4.564036970577945e-08, "power__total": 0.003350659739226103, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.3695986676879238, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.28140970905605617, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5497022992386423, "timing__setup__ws__corner:nom_tt_025C_5v00": 4.616319457358498, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.549702, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 4.61632, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.46162561191331514, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3050947081329057, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.2403984857001604, "timing__setup__ws__corner:nom_ss_125C_4v50": -0.049749539229676176, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -0.049749539229676176, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -0.049749539229676176, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.240399, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -0.04975, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 1, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.3280066033846926, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2707514289403398, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.24918640078896892, "timing__setup__ws__corner:nom_ff_n40C_5v50": 6.201744182625475, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.249186, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 6.599604, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.32733294778987343, "clock__skew__worst_setup": 0.27023933855574855, "timing__hold__ws": 0.24609326384373212, "timing__setup__ws": -0.11107381995224043, "timing__hold__tns": 0, "timing__setup__tns": -0.11107381995224043, "timing__hold__wns": 0, "timing__setup__wns": -0.11107381995224043, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.246093, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 2, "timing__setup_r2r__ws": -0.111074, "timing__setup_r2r_vio__count": 2, "design__die__bbox": "0.0 0.0 97.255 115.175", "design__core__bbox": "6.72 15.68 90.16 98.0", "design__io": 8, "design__die__area": 11201.3, "design__core__area": 6868.78, "design__instance__count__stdcell": 210, "design__instance__area__stdcell": 4181.86, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.608821, "design__instance__utilization__stdcell": 0.608821, "design__rows": 21, "design__rows:GF018hv5v_mcu_sc7": 21, "design__sites": 3129, "design__sites:GF018hv5v_mcu_sc7": 3129, "design__instance__count__class:buffer": 16, "design__instance__area__class:buffer": 215.13, "design__instance__count__class:inverter": 8, "design__instance__area__class:inverter": 74.6368, "design__instance__count__class:sequential_cell": 25, "design__instance__area__class:sequential_cell": 1609.08, "design__instance__count__class:multi_input_combinational_cell": 64, "design__instance__area__class:multi_input_combinational_cell": 1400.54, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 6, "design__io__hpwl": 509161, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 2552.36, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 5, "design__instance__area__class:timing_repair_buffer": 153.664, "design__instance__count__class:clock_buffer": 3, "design__instance__area__class:clock_buffer": 329.28, "design__instance__count__class:clock_inverter": 1, "design__instance__area__class:clock_inverter": 13.1712, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 122, "route__net__special": 2, "route__drc_errors__iter:0": 18, "route__wirelength__iter:0": 2594, "route__drc_errors__iter:1": 0, "route__wirelength__iter:1": 2543, "route__drc_errors": 0, "route__wirelength": 2543, "route__vias": 636, "route__vias__singlecut": 636, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 193.45, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.368651369865371, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2806899236932591, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5448084360076867, "timing__setup__ws__corner:min_tt_025C_5v00": 4.644991189824939, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.544808, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 4.644991, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.46008806400302693, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.303916428403547, "timing__hold__ws__corner:min_ss_125C_4v50": 1.2316786827958393, "timing__setup__ws__corner:min_ss_125C_4v50": 0.0009254819395019473, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.231679, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 0.000925, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.32733294778987343, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.27023933855574855, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.24609326384373212, "timing__setup__ws__corner:min_ff_n40C_5v50": 6.209795520227765, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.246093, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 6.618112, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.37071738395032683, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.28225436675707954, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5555215888979471, "timing__setup__ws__corner:max_tt_025C_5v00": 4.581918085744525, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.555522, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 4.581918, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.4634583681342002, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3064848739325067, "timing__hold__ws__corner:max_ss_125C_4v50": 1.2505600242650352, "timing__setup__ws__corner:max_ss_125C_4v50": -0.11107381995224043, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -0.11107381995224043, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -0.11107381995224043, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.25056, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -0.111074, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.3288076015640378, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.27134900650024496, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2528625158609241, "timing__setup__ws__corner:max_ff_n40C_5v50": 6.191967558394125, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.252863, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 6.577422, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99931, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99974, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000686891, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000656982, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000260353, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000656982, "design_powergrid__voltage__worst": 0.000656982, "design_powergrid__voltage__worst__net:VDD": 4.99931, "design_powergrid__drop__worst": 0.000686891, "design_powergrid__drop__worst__net:VDD": 0.000686891, "design_powergrid__voltage__worst__net:VSS": 0.000656982, "design_powergrid__drop__worst__net:VSS": 0.000656982, "ir__voltage__worst": 5, "ir__drop__avg": 0.00026, "ir__drop__worst": 0.000687, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}