<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-failed">
description: A module testing do..while loop
should_fail: 0
tags: 12.7.5
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-12
top_module: 
files: <a href="../../../tests/chapter-12/12.7.5--dowhile.sv.html" target="file-frame">tests/chapter-12/12.7.5--dowhile.sv</a>
time_elapsed: 0.010s
</pre>
<pre class="log">


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../tests/chapter-12/12.7.5--dowhile.sv.html" target="file-frame">tests/chapter-12/12.7.5--dowhile.sv</a>
<a href="../../../tests/chapter-12/12.7.5--dowhile.sv.html#l-8" target="file-frame">tests/chapter-12/12.7.5--dowhile.sv:8</a>: ERROR: syntax error, unexpected &#39;=&#39;, expecting &#39;(&#39;

</pre>
</body>