Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Oct 26 10:28:13 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file DAC_Array_Tester_timing_summary_routed.rpt -pb DAC_Array_Tester_timing_summary_routed.pb -rpx DAC_Array_Tester_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC_Array_Tester
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    3           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  3           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-8   Critical Warning  No common period between related clocks             3           
TIMING-17  Critical Warning  Non-clocked sequential cell                         4           
LUTAR-1    Warning           LUT drives async reset alert                        786         
TIMING-16  Warning           Large setup violation                               768         
TIMING-18  Warning           Missing input or output delay                       11          
TIMING-20  Warning           Non-clocked latch                                   384         
ULMTCS-2   Warning           Control Sets use limits require reduction           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1156)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (396)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1156)
---------------------------
 There are 384 register/latch pins with no clock driven by root clock pin: nReset (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: User_Controls/clkDiv/tmpCount_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (396)
--------------------------------------------------
 There are 396 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.309    -5985.035                   1543                 8848        0.033        0.000                      0                 8848        2.000        0.000                       0                  7598  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)             Period(ns)      Frequency(MHz)
-----                 ------------             ----------      --------------
BCK                   {0.000 162.761}          325.521         3.072           
LRCK                  {0.000 10416.667}        20833.333       0.048           
MCK                   {0.000 40.690}           81.380          12.288          
SCK                   {0.000 4.000}            8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 40.696}           81.391          12.286          
  clkfbout_clk_wiz_0  {0.000 8.000}            16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BCK                       321.403        0.000                      0                  786        0.108        0.000                      0                  786      161.780        0.000                       0                   795  
LRCK                    20827.857        0.000                      0                 6167        0.043        0.000                      0                 6167    10416.165        0.000                       0                  6191  
MCK                        33.681        0.000                      0                  973        0.215        0.000                      0                  973       39.710        0.000                       0                   597  
SCK                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       79.246        0.000                      0                    8        0.206        0.000                      0                    8       40.196        0.000                       0                    11  
  clkfbout_clk_wiz_0                                                                                                                                                   13.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MCK           BCK                -5.309    -3459.043                    744                  744       41.013        0.000                      0                  744  
MCK           LRCK               -1.849      -42.408                     24                   24        0.033        0.000                      0                   24  
LRCK          MCK                74.921        0.000                      0                  139        0.123        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  MCK                BCK                     -4.522    -2483.584                    775                  775       40.606        0.000                      0                  775  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BCK
  To Clock:  BCK

Setup :            0  Failing Endpoints,  Worst Slack      321.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      161.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             321.403ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_G/Data_Out_reg[11]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[12]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.965ns  (logic 0.648ns (16.341%)  route 3.317ns (83.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 489.776 - 488.282 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 164.427 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.666   164.427    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X30Y16         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[11]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDPE (Prop_fdpe_C_Q)         0.524   164.951 r  PCM_TX/inst/FIFO_G/Data_Out_reg[11]_P/Q
                         net (fo=1, routed)           2.562   167.513    PCM_TX/inst/FIFO_G/Data_Out_reg[11]_P_n_0
    SLICE_X28Y47         LUT3 (Prop_lut3_I0_O)        0.124   167.637 r  PCM_TX/inst/FIFO_G/Data_Out[12]_C_i_1__5/O
                         net (fo=2, routed)           0.755   168.392    PCM_TX/inst/FIFO_G/p_2_in[12]
    SLICE_X28Y35         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.494   489.776    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X28Y35         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[12]_C/C  (IS_INVERTED)
                         clock pessimism              0.115   489.891    
                         clock uncertainty           -0.085   489.806    
    SLICE_X28Y35         FDCE (Setup_fdce_C_D)       -0.011   489.795    PCM_TX/inst/FIFO_G/Data_Out_reg[12]_C
  -------------------------------------------------------------------
                         required time                        489.795    
                         arrival time                        -168.392    
  -------------------------------------------------------------------
                         slack                                321.403    

Slack (MET) :             321.539ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_G/Data_Out_reg[11]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[12]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.805ns  (logic 0.648ns (17.029%)  route 3.157ns (82.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 489.778 - 488.282 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 164.427 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.666   164.427    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X30Y16         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[11]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDPE (Prop_fdpe_C_Q)         0.524   164.951 r  PCM_TX/inst/FIFO_G/Data_Out_reg[11]_P/Q
                         net (fo=1, routed)           2.562   167.513    PCM_TX/inst/FIFO_G/Data_Out_reg[11]_P_n_0
    SLICE_X28Y47         LUT3 (Prop_lut3_I0_O)        0.124   167.637 r  PCM_TX/inst/FIFO_G/Data_Out[12]_C_i_1__5/O
                         net (fo=2, routed)           0.595   168.232    PCM_TX/inst/FIFO_G/p_2_in[12]
    SLICE_X25Y47         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.496   489.778    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X25Y47         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[12]_P/C  (IS_INVERTED)
                         clock pessimism              0.115   489.893    
                         clock uncertainty           -0.085   489.808    
    SLICE_X25Y47         FDPE (Setup_fdpe_C_D)       -0.037   489.771    PCM_TX/inst/FIFO_G/Data_Out_reg[12]_P
  -------------------------------------------------------------------
                         required time                        489.771    
                         arrival time                        -168.232    
  -------------------------------------------------------------------
                         slack                                321.539    

Slack (MET) :             321.645ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.641ns  (logic 0.785ns (21.560%)  route 2.856ns (78.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 489.845 - 488.282 ) 
    Source Clock Delay      (SCD):    1.650ns = ( 164.411 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.650   164.411    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y70         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.484   164.895 r  PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/Q
                         net (fo=1, routed)           2.013   166.908    PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C_n_0
    SLICE_X34Y37         LUT3 (Prop_lut3_I2_O)        0.301   167.209 r  PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1/O
                         net (fo=2, routed)           0.843   168.052    PCM_TX/inst/FIFO_A/p_2_in[25]
    SLICE_X37Y28         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.563   489.845    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X37Y28         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.845    
                         clock uncertainty           -0.085   489.761    
    SLICE_X37Y28         FDCE (Setup_fdce_C_D)       -0.064   489.697    PCM_TX/inst/FIFO_A/Data_Out_reg[25]_C
  -------------------------------------------------------------------
                         required time                        489.697    
                         arrival time                        -168.052    
  -------------------------------------------------------------------
                         slack                                321.645    

Slack (MET) :             321.719ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.504ns  (logic 0.785ns (22.402%)  route 2.719ns (77.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 489.782 - 488.282 ) 
    Source Clock Delay      (SCD):    1.650ns = ( 164.411 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.650   164.411    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y70         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.484   164.895 r  PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/Q
                         net (fo=1, routed)           2.013   166.908    PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C_n_0
    SLICE_X34Y37         LUT3 (Prop_lut3_I2_O)        0.301   167.209 r  PCM_TX/inst/FIFO_A/Data_Out[25]_C_i_1/O
                         net (fo=2, routed)           0.706   167.915    PCM_TX/inst/FIFO_A/p_2_in[25]
    SLICE_X33Y45         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.500   489.782    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X33Y45         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   489.782    
                         clock uncertainty           -0.085   489.698    
    SLICE_X33Y45         FDPE (Setup_fdpe_C_D)       -0.064   489.634    PCM_TX/inst/FIFO_A/Data_Out_reg[25]_P
  -------------------------------------------------------------------
                         required time                        489.634    
                         arrival time                        -167.915    
  -------------------------------------------------------------------
                         slack                                321.719    

Slack (MET) :             321.731ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.474ns  (logic 0.780ns (22.451%)  route 2.694ns (77.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 489.856 - 488.282 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 164.502 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.741   164.502    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X38Y54         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.484   164.986 r  PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C/Q
                         net (fo=1, routed)           1.958   166.944    PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C_n_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.296   167.240 r  PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1/O
                         net (fo=2, routed)           0.736   167.976    PCM_TX/inst/FIFO_A/p_2_in[57]
    SLICE_X43Y40         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.574   489.856    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X43Y40         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.856    
                         clock uncertainty           -0.085   489.772    
    SLICE_X43Y40         FDCE (Setup_fdce_C_D)       -0.064   489.708    PCM_TX/inst/FIFO_A/Data_Out_reg[57]_C
  -------------------------------------------------------------------
                         required time                        489.708    
                         arrival time                        -167.976    
  -------------------------------------------------------------------
                         slack                                321.731    

Slack (MET) :             321.778ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[52]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[53]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.602ns  (logic 0.719ns (19.964%)  route 2.883ns (80.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 489.772 - 488.282 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 164.431 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.670   164.431    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X25Y48         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[52]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.422   164.853 r  PCM_TX/inst/FIFO_F/Data_Out_reg[52]_P/Q
                         net (fo=1, routed)           1.882   166.735    PCM_TX/inst/FIFO_F/Data_Out_reg[52]_P_n_0
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.297   167.032 r  PCM_TX/inst/FIFO_F/Data_Out[53]_C_i_1__4/O
                         net (fo=2, routed)           1.001   168.033    PCM_TX/inst/FIFO_F/p_2_in[53]
    SLICE_X24Y35         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[53]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.490   489.772    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X24Y35         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[53]_P/C  (IS_INVERTED)
                         clock pessimism              0.149   489.921    
                         clock uncertainty           -0.085   489.836    
    SLICE_X24Y35         FDPE (Setup_fdpe_C_D)       -0.026   489.810    PCM_TX/inst/FIFO_F/Data_Out_reg[53]_P
  -------------------------------------------------------------------
                         required time                        489.810    
                         arrival time                        -168.033    
  -------------------------------------------------------------------
                         slack                                321.778    

Slack (MET) :             321.784ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_C/Data_Out_reg[11]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[12]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.549ns  (logic 0.721ns (20.317%)  route 2.828ns (79.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 489.774 - 488.282 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 164.435 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.674   164.435    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X27Y49         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[11]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDCE (Prop_fdce_C_Q)         0.422   164.857 r  PCM_TX/inst/FIFO_C/Data_Out_reg[11]_C/Q
                         net (fo=1, routed)           2.042   166.899    PCM_TX/inst/FIFO_C/Data_Out_reg[11]_C_n_0
    SLICE_X31Y21         LUT3 (Prop_lut3_I2_O)        0.299   167.198 r  PCM_TX/inst/FIFO_C/Data_Out[12]_C_i_1__1/O
                         net (fo=2, routed)           0.786   167.984    PCM_TX/inst/FIFO_C/p_2_in[12]
    SLICE_X33Y32         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.492   489.774    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X33Y32         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[12]_P/C  (IS_INVERTED)
                         clock pessimism              0.115   489.889    
                         clock uncertainty           -0.085   489.804    
    SLICE_X33Y32         FDPE (Setup_fdpe_C_D)       -0.037   489.767    PCM_TX/inst/FIFO_C/Data_Out_reg[12]_P
  -------------------------------------------------------------------
                         required time                        489.767    
                         arrival time                        -167.984    
  -------------------------------------------------------------------
                         slack                                321.784    

Slack (MET) :             321.799ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_C/Data_Out_reg[52]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[53]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.575ns  (logic 0.721ns (20.168%)  route 2.854ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 489.783 - 488.282 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 164.431 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.670   164.431    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X31Y12         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[52]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDPE (Prop_fdpe_C_Q)         0.422   164.853 r  PCM_TX/inst/FIFO_C/Data_Out_reg[52]_P/Q
                         net (fo=1, routed)           2.215   167.068    PCM_TX/inst/FIFO_C/Data_Out_reg[52]_P_n_0
    SLICE_X34Y50         LUT3 (Prop_lut3_I0_O)        0.299   167.367 r  PCM_TX/inst/FIFO_C/Data_Out[53]_C_i_1__1/O
                         net (fo=2, routed)           0.639   168.006    PCM_TX/inst/FIFO_C/p_2_in[53]
    SLICE_X32Y48         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[53]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.501   489.783    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X32Y48         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[53]_C/C  (IS_INVERTED)
                         clock pessimism              0.115   489.898    
                         clock uncertainty           -0.085   489.813    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)       -0.008   489.805    PCM_TX/inst/FIFO_C/Data_Out_reg[53]_C
  -------------------------------------------------------------------
                         required time                        489.805    
                         arrival time                        -168.006    
  -------------------------------------------------------------------
                         slack                                321.799    

Slack (MET) :             321.844ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.408ns  (logic 0.721ns (21.156%)  route 2.687ns (78.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 489.781 - 488.282 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 164.422 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.661   164.422    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X25Y16         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.422   164.844 r  PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/Q
                         net (fo=1, routed)           2.197   167.041    PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C_n_0
    SLICE_X25Y47         LUT3 (Prop_lut3_I2_O)        0.299   167.340 r  PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1/O
                         net (fo=2, routed)           0.490   167.830    PCM_TX/inst/FIFO_A/p_2_in[22]
    SLICE_X21Y46         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.499   489.781    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X21Y46         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/C  (IS_INVERTED)
                         clock pessimism              0.014   489.795    
                         clock uncertainty           -0.085   489.711    
    SLICE_X21Y46         FDCE (Setup_fdce_C_D)       -0.037   489.674    PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C
  -------------------------------------------------------------------
                         required time                        489.674    
                         arrival time                        -167.830    
  -------------------------------------------------------------------
                         slack                                321.844    

Slack (MET) :             321.884ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.250ns  (logic 0.721ns (22.182%)  route 2.529ns (77.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 489.766 - 488.282 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 164.510 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.749   164.510    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X40Y36         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.422   164.932 r  PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/Q
                         net (fo=1, routed)           1.854   166.786    PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C_n_0
    SLICE_X31Y56         LUT3 (Prop_lut3_I2_O)        0.299   167.085 r  PCM_TX/inst/FIFO_B/Data_Out[30]_C_i_1__0/O
                         net (fo=2, routed)           0.675   167.760    PCM_TX/inst/FIFO_B/p_2_in[30]
    SLICE_X27Y63         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.484   489.766    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X27Y63         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   489.766    
                         clock uncertainty           -0.085   489.681    
    SLICE_X27Y63         FDCE (Setup_fdce_C_D)       -0.037   489.644    PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C
  -------------------------------------------------------------------
                         required time                        489.644    
                         arrival time                        -167.760    
  -------------------------------------------------------------------
                         slack                                321.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_H/Data_Out_reg[22]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[23]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.491ns  (logic 0.231ns (47.016%)  route 0.260ns (52.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 163.582 - 162.761 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 163.318 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.557   163.318    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X17Y32         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[22]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDPE (Prop_fdpe_C_Q)         0.133   163.451 r  PCM_TX/inst/FIFO_H/Data_Out_reg[22]_P/Q
                         net (fo=1, routed)           0.260   163.711    PCM_TX/inst/FIFO_H/Data_Out_reg[22]_P_n_0
    SLICE_X24Y33         LUT3 (Prop_lut3_I0_O)        0.098   163.809 r  PCM_TX/inst/FIFO_H/Data_Out[23]_C_i_1__6/O
                         net (fo=2, routed)           0.000   163.809    PCM_TX/inst/FIFO_H/p_2_in[23]
    SLICE_X24Y33         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[23]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.821   163.582    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X24Y33         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[23]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.577    
    SLICE_X24Y33         FDPE (Hold_fdpe_C_D)         0.124   163.701    PCM_TX/inst/FIFO_H/Data_Out_reg[23]_P
  -------------------------------------------------------------------
                         required time                       -163.701    
                         arrival time                         163.809    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_G/Data_Out_reg[18]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[19]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.441ns  (logic 0.191ns (43.328%)  route 0.250ns (56.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 163.578 - 162.761 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 163.309 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.548   163.309    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X22Y26         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[18]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDCE (Prop_fdce_C_Q)         0.146   163.455 r  PCM_TX/inst/FIFO_G/Data_Out_reg[18]_C/Q
                         net (fo=1, routed)           0.086   163.540    PCM_TX/inst/FIFO_G/Data_Out_reg[18]_C_n_0
    SLICE_X23Y26         LUT3 (Prop_lut3_I2_O)        0.045   163.585 r  PCM_TX/inst/FIFO_G/Data_Out[19]_C_i_1__5/O
                         net (fo=2, routed)           0.164   163.749    PCM_TX/inst/FIFO_G/p_2_in[19]
    SLICE_X20Y27         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[19]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.817   163.578    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X20Y27         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[19]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.573    
    SLICE_X20Y27         FDCE (Hold_fdce_C_D)         0.063   163.636    PCM_TX/inst/FIFO_G/Data_Out_reg[19]_C
  -------------------------------------------------------------------
                         required time                       -163.636    
                         arrival time                         163.749    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_H/Data_Out_reg[21]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[22]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.574ns  (logic 0.231ns (40.246%)  route 0.343ns (59.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 163.591 - 162.761 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 163.318 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.557   163.318    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X25Y37         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[21]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDPE (Prop_fdpe_C_Q)         0.133   163.451 r  PCM_TX/inst/FIFO_H/Data_Out_reg[21]_P/Q
                         net (fo=2, routed)           0.343   163.794    PCM_TX/inst/FIFO_H/Data_Out_reg[21]_P_n_0
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.098   163.892 r  PCM_TX/inst/FIFO_H/Data_Out[22]_C_i_1__6/O
                         net (fo=1, routed)           0.000   163.892    PCM_TX/inst/FIFO_H/p_2_in[22]
    SLICE_X20Y44         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.830   163.591    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X20Y44         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[22]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.586    
    SLICE_X20Y44         FDCE (Hold_fdce_C_D)         0.124   163.710    PCM_TX/inst/FIFO_H/Data_Out_reg[22]_C
  -------------------------------------------------------------------
                         required time                       -163.710    
                         arrival time                         163.892    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_H/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/C
                            (falling edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
                            (falling edge-triggered cell SRL16E clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.380ns  (logic 0.133ns (34.971%)  route 0.247ns (65.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 163.612 - 162.761 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 163.319 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.558   163.319    PCM_TX/inst/FIFO_H/Data_Out_reg[38]_inst_FIFO_A_Data_Out_reg_c_5_0
    SLICE_X35Y33         FDRE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.133   163.452 r  PCM_TX/inst/FIFO_H/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/Q
                         net (fo=1, routed)           0.247   163.699    PCM_TX/inst/FIFO_H/srlopt_n
    SLICE_X38Y32         SRL16E                                       r  PCM_TX/inst/FIFO_H/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.851   163.612    PCM_TX/inst/FIFO_H/Data_Out_reg[38]_inst_FIFO_A_Data_Out_reg_c_5_0
    SLICE_X38Y32         SRL16E                                       r  PCM_TX/inst/FIFO_H/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK  (IS_INVERTED)
                         clock pessimism             -0.233   163.379    
    SLICE_X38Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.134   163.513    PCM_TX/inst/FIFO_H/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
  -------------------------------------------------------------------
                         required time                       -163.513    
                         arrival time                         163.699    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/C
                            (falling edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
                            (falling edge-triggered cell SRL16E clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.342ns  (logic 0.146ns (42.683%)  route 0.196ns (57.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 163.582 - 162.761 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 163.315 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.554   163.315    PCM_TX/inst/FIFO_D/Data_Out_reg[38]_inst_FIFO_A_Data_Out_reg_c_5_0
    SLICE_X35Y68         FDRE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.146   163.461 r  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/Q
                         net (fo=1, routed)           0.196   163.657    PCM_TX/inst/FIFO_D/srlopt_n
    SLICE_X28Y68         SRL16E                                       r  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.821   163.582    PCM_TX/inst/FIFO_D/Data_Out_reg[38]_inst_FIFO_A_Data_Out_reg_c_5_0
    SLICE_X28Y68         SRL16E                                       r  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK  (IS_INVERTED)
                         clock pessimism             -0.234   163.348    
    SLICE_X28Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.119   163.467    PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
  -------------------------------------------------------------------
                         required time                       -163.467    
                         arrival time                         163.657    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[21]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[22]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.548ns  (logic 0.191ns (34.865%)  route 0.357ns (65.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 163.591 - 162.761 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 163.320 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.559   163.320    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X22Y41         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[21]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDCE (Prop_fdce_C_Q)         0.146   163.466 r  PCM_TX/inst/FIFO_F/Data_Out_reg[21]_C/Q
                         net (fo=1, routed)           0.173   163.638    PCM_TX/inst/FIFO_F/Data_Out_reg[21]_C_n_0
    SLICE_X22Y41         LUT3 (Prop_lut3_I2_O)        0.045   163.683 r  PCM_TX/inst/FIFO_F/Data_Out[22]_C_i_1__4/O
                         net (fo=2, routed)           0.184   163.867    PCM_TX/inst/FIFO_F/p_2_in[22]
    SLICE_X19Y40         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.830   163.591    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X19Y40         FDCE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[22]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.586    
    SLICE_X19Y40         FDCE (Hold_fdce_C_D)         0.085   163.671    PCM_TX/inst/FIFO_F/Data_Out_reg[22]_C
  -------------------------------------------------------------------
                         required time                       -163.671    
                         arrival time                         163.867    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[39]/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.573ns  (logic 0.146ns (25.500%)  route 0.427ns (74.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 163.619 - 162.761 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 163.324 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.563   163.324    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X35Y44         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[39]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.146   163.470 r  PCM_TX/inst/FIFO_A/Data_Out_reg[39]/Q
                         net (fo=2, routed)           0.427   163.896    PCM_TX/inst/FIFO_A/p_2_in[40]
    SLICE_X37Y53         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.858   163.619    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X37Y53         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.619    
    SLICE_X37Y53         FDCE (Hold_fdce_C_D)         0.077   163.696    PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C
  -------------------------------------------------------------------
                         required time                       -163.696    
                         arrival time                         163.896    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/C
                            (falling edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
                            (falling edge-triggered cell SRL16E clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.270ns  (logic 0.151ns (55.831%)  route 0.119ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 163.587 - 162.761 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 163.320 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.559   163.320    PCM_TX/inst/FIFO_F/Data_Out_reg[38]_inst_FIFO_A_Data_Out_reg_c_5_0
    SLICE_X30Y35         FDRE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.151   163.471 r  PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_srlopt/Q
                         net (fo=1, routed)           0.119   163.590    PCM_TX/inst/FIFO_F/srlopt_n
    SLICE_X30Y35         SRL16E                                       r  PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.826   163.587    PCM_TX/inst/FIFO_F/Data_Out_reg[38]_inst_FIFO_A_Data_Out_reg_c_5_0
    SLICE_X30Y35         SRL16E                                       r  PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK  (IS_INVERTED)
                         clock pessimism             -0.267   163.320    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.068   163.388    PCM_TX/inst/FIFO_F/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
  -------------------------------------------------------------------
                         required time                       -163.388    
                         arrival time                         163.590    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_E/Data_Out_reg[39]/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[40]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.323ns  (logic 0.146ns (45.251%)  route 0.177ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 163.615 - 162.761 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 163.347 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.586   163.347    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X36Y34         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[39]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.146   163.493 r  PCM_TX/inst/FIFO_E/Data_Out_reg[39]/Q
                         net (fo=2, routed)           0.177   163.669    PCM_TX/inst/FIFO_E/p_2_in[40]
    SLICE_X40Y33         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[40]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.854   163.615    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X40Y33         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[40]_C/C  (IS_INVERTED)
                         clock pessimism             -0.233   163.382    
    SLICE_X40Y33         FDCE (Hold_fdce_C_D)         0.077   163.459    PCM_TX/inst/FIFO_E/Data_Out_reg[40]_C
  -------------------------------------------------------------------
                         required time                       -163.459    
                         arrival time                         163.669    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_B/Data_Out_reg[55]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[56]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.612ns  (logic 0.250ns (40.840%)  route 0.362ns (59.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 163.592 - 162.761 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 163.324 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.563   163.324    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X30Y45         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[55]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDCE (Prop_fdce_C_Q)         0.151   163.475 r  PCM_TX/inst/FIFO_B/Data_Out_reg[55]_C/Q
                         net (fo=1, routed)           0.362   163.837    PCM_TX/inst/FIFO_B/Data_Out_reg[55]_C_n_0
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.099   163.936 r  PCM_TX/inst/FIFO_B/Data_Out[56]_C_i_1__0/O
                         net (fo=2, routed)           0.000   163.936    PCM_TX/inst/FIFO_B/p_2_in[56]
    SLICE_X30Y50         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[56]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.831   163.592    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X30Y50         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[56]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.592    
    SLICE_X30Y50         FDPE (Hold_fdpe_C_D)         0.124   163.716    PCM_TX/inst/FIFO_B/Data_Out_reg[56]_P
  -------------------------------------------------------------------
                         required time                       -163.716    
                         arrival time                         163.936    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BCK
Waveform(ns):       { 0.000 162.761 }
Period(ns):         325.521
Sources:            { PCM_TX/inst/Clock_Divider/BCK_BUFF/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X36Y13  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X35Y14  PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X35Y13  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X36Y18  PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X32Y9   PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X32Y14  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X27Y13  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X35Y10  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X28Y19  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X19Y17  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X38Y35  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X38Y35  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y72  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y72  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X38Y35  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X38Y35  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X28Y68  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X28Y68  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X30Y53  PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X30Y53  PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X38Y35  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X38Y35  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y72  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y72  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X38Y35  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X38Y35  PCM_TX/inst/FIFO_C/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X28Y68  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X28Y68  PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X30Y53  PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X30Y53  PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  LRCK
  To Clock:  LRCK

Setup :            0  Failing Endpoints,  Worst Slack    20827.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    10416.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20827.857ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        5.266ns  (logic 0.831ns (15.781%)  route 4.436ns (84.239%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 31251.498 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 10418.337 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.670 10418.337    Address_Logic/LRCK
    SLICE_X23Y2          FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.459 10418.796 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.965 10420.761    Address_Logic/Q[3]
    SLICE_X23Y7          LUT4 (Prop_lut4_I0_O)        0.124 10420.885 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.810 10421.694    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X23Y5          LUT5 (Prop_lut5_I4_O)        0.124 10421.818 r  Address_Logic/Addr[31]_i_3/O
                         net (fo=32, routed)          1.662 10423.480    Address_Logic/Addr[31]_i_3_n_0
    SLICE_X21Y6          LUT5 (Prop_lut5_I1_O)        0.124 10423.604 r  Address_Logic/Addr[19]_i_1/O
                         net (fo=1, routed)           0.000 10423.604    Address_Logic/Addr[19]
    SLICE_X21Y6          FDCE                                         r  Address_Logic/Addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.499 31251.498    Address_Logic/LRCK
    SLICE_X21Y6          FDCE                                         r  Address_Logic/Addr_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.014 31251.512    
                         clock uncertainty           -0.085 31251.428    
    SLICE_X21Y6          FDCE (Setup_fdce_C_D)        0.032 31251.459    Address_Logic/Addr_reg[19]
  -------------------------------------------------------------------
                         required time                      31251.461    
                         arrival time                       -10423.603    
  -------------------------------------------------------------------
                         slack                              20827.857    

Slack (MET) :             20827.857ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        5.265ns  (logic 0.831ns (15.783%)  route 4.435ns (84.235%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 31251.498 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 10418.337 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.670 10418.337    Address_Logic/LRCK
    SLICE_X23Y2          FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.459 10418.796 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.965 10420.761    Address_Logic/Q[3]
    SLICE_X23Y7          LUT4 (Prop_lut4_I0_O)        0.124 10420.885 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.810 10421.694    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X23Y5          LUT5 (Prop_lut5_I4_O)        0.124 10421.818 r  Address_Logic/Addr[31]_i_3/O
                         net (fo=32, routed)          1.661 10423.479    Address_Logic/Addr[31]_i_3_n_0
    SLICE_X21Y6          LUT5 (Prop_lut5_I1_O)        0.124 10423.604 r  Address_Logic/Addr[20]_i_1/O
                         net (fo=1, routed)           0.000 10423.604    Address_Logic/Addr[20]
    SLICE_X21Y6          FDCE                                         r  Address_Logic/Addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.499 31251.498    Address_Logic/LRCK
    SLICE_X21Y6          FDCE                                         r  Address_Logic/Addr_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.014 31251.512    
                         clock uncertainty           -0.085 31251.428    
    SLICE_X21Y6          FDCE (Setup_fdce_C_D)        0.034 31251.461    Address_Logic/Addr_reg[20]
  -------------------------------------------------------------------
                         required time                      31251.461    
                         arrival time                       -10423.602    
  -------------------------------------------------------------------
                         slack                              20827.857    

Slack (MET) :             20827.957ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        5.169ns  (logic 0.831ns (16.078%)  route 4.338ns (83.929%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 31251.498 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 10418.337 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.670 10418.337    Address_Logic/LRCK
    SLICE_X23Y2          FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.459 10418.796 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.965 10420.761    Address_Logic/Q[3]
    SLICE_X23Y7          LUT4 (Prop_lut4_I0_O)        0.124 10420.885 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.810 10421.694    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X23Y5          LUT5 (Prop_lut5_I4_O)        0.124 10421.818 r  Address_Logic/Addr[31]_i_3/O
                         net (fo=32, routed)          1.564 10423.382    Address_Logic/Addr[31]_i_3_n_0
    SLICE_X21Y4          LUT5 (Prop_lut5_I1_O)        0.124 10423.506 r  Address_Logic/Addr[10]_i_1/O
                         net (fo=1, routed)           0.000 10423.506    Address_Logic/Addr[10]
    SLICE_X21Y4          FDCE                                         r  Address_Logic/Addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.499 31251.498    Address_Logic/LRCK
    SLICE_X21Y4          FDCE                                         r  Address_Logic/Addr_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.014 31251.512    
                         clock uncertainty           -0.085 31251.428    
    SLICE_X21Y4          FDCE (Setup_fdce_C_D)        0.032 31251.459    Address_Logic/Addr_reg[10]
  -------------------------------------------------------------------
                         required time                      31251.461    
                         arrival time                       -10423.505    
  -------------------------------------------------------------------
                         slack                              20827.957    

Slack (MET) :             20827.957ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        5.167ns  (logic 0.831ns (16.083%)  route 4.337ns (83.939%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 31251.498 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 10418.337 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.670 10418.337    Address_Logic/LRCK
    SLICE_X23Y2          FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.459 10418.796 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.965 10420.761    Address_Logic/Q[3]
    SLICE_X23Y7          LUT4 (Prop_lut4_I0_O)        0.124 10420.885 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.810 10421.694    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X23Y5          LUT5 (Prop_lut5_I4_O)        0.124 10421.818 r  Address_Logic/Addr[31]_i_3/O
                         net (fo=32, routed)          1.563 10423.381    Address_Logic/Addr[31]_i_3_n_0
    SLICE_X21Y4          LUT5 (Prop_lut5_I1_O)        0.124 10423.505 r  Address_Logic/Addr[11]_i_1/O
                         net (fo=1, routed)           0.000 10423.505    Address_Logic/Addr[11]
    SLICE_X21Y4          FDCE                                         r  Address_Logic/Addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.499 31251.498    Address_Logic/LRCK
    SLICE_X21Y4          FDCE                                         r  Address_Logic/Addr_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.014 31251.512    
                         clock uncertainty           -0.085 31251.428    
    SLICE_X21Y4          FDCE (Setup_fdce_C_D)        0.034 31251.461    Address_Logic/Addr_reg[11]
  -------------------------------------------------------------------
                         required time                      31251.461    
                         arrival time                       -10423.503    
  -------------------------------------------------------------------
                         slack                              20827.957    

Slack (MET) :             20827.998ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        5.126ns  (logic 0.831ns (16.212%)  route 4.296ns (83.809%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 31251.498 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 10418.337 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.670 10418.337    Address_Logic/LRCK
    SLICE_X23Y2          FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.459 10418.796 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.965 10420.761    Address_Logic/Q[3]
    SLICE_X23Y7          LUT4 (Prop_lut4_I0_O)        0.124 10420.885 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.810 10421.694    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X23Y5          LUT5 (Prop_lut5_I4_O)        0.124 10421.818 r  Address_Logic/Addr[31]_i_3/O
                         net (fo=32, routed)          1.522 10423.340    Address_Logic/Addr[31]_i_3_n_0
    SLICE_X21Y5          LUT5 (Prop_lut5_I1_O)        0.124 10423.464 r  Address_Logic/Addr[14]_i_1/O
                         net (fo=1, routed)           0.000 10423.464    Address_Logic/Addr[14]
    SLICE_X21Y5          FDCE                                         r  Address_Logic/Addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.499 31251.498    Address_Logic/LRCK
    SLICE_X21Y5          FDCE                                         r  Address_Logic/Addr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.014 31251.512    
                         clock uncertainty           -0.085 31251.428    
    SLICE_X21Y5          FDCE (Setup_fdce_C_D)        0.032 31251.459    Address_Logic/Addr_reg[14]
  -------------------------------------------------------------------
                         required time                      31251.461    
                         arrival time                       -10423.462    
  -------------------------------------------------------------------
                         slack                              20827.998    

Slack (MET) :             20828.189ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        5.061ns  (logic 0.831ns (16.419%)  route 4.231ns (83.603%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 31251.492 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 10418.337 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.670 10418.337    Address_Logic/LRCK
    SLICE_X23Y2          FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.459 10418.796 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.965 10420.761    Address_Logic/Q[3]
    SLICE_X23Y7          LUT4 (Prop_lut4_I0_O)        0.124 10420.885 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.810 10421.694    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X23Y5          LUT5 (Prop_lut5_I4_O)        0.124 10421.818 r  Address_Logic/Addr[31]_i_3/O
                         net (fo=32, routed)          1.457 10423.275    Address_Logic/Addr[31]_i_3_n_0
    SLICE_X23Y10         LUT5 (Prop_lut5_I1_O)        0.124 10423.399 r  Address_Logic/Addr[31]_i_1/O
                         net (fo=1, routed)           0.000 10423.399    Address_Logic/Addr[31]
    SLICE_X23Y10         FDCE                                         r  Address_Logic/Addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.493 31251.492    Address_Logic/LRCK
    SLICE_X23Y10         FDCE                                         r  Address_Logic/Addr_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.149 31251.641    
                         clock uncertainty           -0.085 31251.557    
    SLICE_X23Y10         FDCE (Setup_fdce_C_D)        0.034 31251.590    Address_Logic/Addr_reg[31]
  -------------------------------------------------------------------
                         required time                      31251.588    
                         arrival time                       -10423.397    
  -------------------------------------------------------------------
                         slack                              20828.189    

Slack (MET) :             20828.309ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.815ns  (logic 0.831ns (17.259%)  route 3.985ns (82.758%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 31251.498 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 10418.337 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.670 10418.337    Address_Logic/LRCK
    SLICE_X23Y2          FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.459 10418.796 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.965 10420.761    Address_Logic/Q[3]
    SLICE_X23Y7          LUT4 (Prop_lut4_I0_O)        0.124 10420.885 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.810 10421.694    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X23Y5          LUT5 (Prop_lut5_I4_O)        0.124 10421.818 r  Address_Logic/Addr[31]_i_3/O
                         net (fo=32, routed)          1.211 10423.029    Address_Logic/Addr[31]_i_3_n_0
    SLICE_X21Y2          LUT5 (Prop_lut5_I1_O)        0.124 10423.153 r  Address_Logic/Addr[8]_i_1/O
                         net (fo=1, routed)           0.000 10423.153    Address_Logic/Addr[8]
    SLICE_X21Y2          FDCE                                         r  Address_Logic/Addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.500 31251.498    Address_Logic/LRCK
    SLICE_X21Y2          FDCE                                         r  Address_Logic/Addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.014 31251.512    
                         clock uncertainty           -0.085 31251.428    
    SLICE_X21Y2          FDCE (Setup_fdce_C_D)        0.032 31251.459    Address_Logic/Addr_reg[8]
  -------------------------------------------------------------------
                         required time                      31251.461    
                         arrival time                       -10423.151    
  -------------------------------------------------------------------
                         slack                              20828.309    

Slack (MET) :             20828.312ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.811ns  (logic 0.831ns (17.272%)  route 3.981ns (82.745%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 31251.498 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 10418.337 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.670 10418.337    Address_Logic/LRCK
    SLICE_X23Y2          FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.459 10418.796 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.965 10420.761    Address_Logic/Q[3]
    SLICE_X23Y7          LUT4 (Prop_lut4_I0_O)        0.124 10420.885 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.810 10421.694    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X23Y5          LUT5 (Prop_lut5_I4_O)        0.124 10421.818 r  Address_Logic/Addr[31]_i_3/O
                         net (fo=32, routed)          1.207 10423.025    Address_Logic/Addr[31]_i_3_n_0
    SLICE_X21Y4          LUT5 (Prop_lut5_I1_O)        0.124 10423.149 r  Address_Logic/Addr[12]_i_1/O
                         net (fo=1, routed)           0.000 10423.149    Address_Logic/Addr[12]
    SLICE_X21Y4          FDCE                                         r  Address_Logic/Addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.499 31251.498    Address_Logic/LRCK
    SLICE_X21Y4          FDCE                                         r  Address_Logic/Addr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.014 31251.512    
                         clock uncertainty           -0.085 31251.428    
    SLICE_X21Y4          FDCE (Setup_fdce_C_D)        0.034 31251.461    Address_Logic/Addr_reg[12]
  -------------------------------------------------------------------
                         required time                      31251.461    
                         arrival time                       -10423.147    
  -------------------------------------------------------------------
                         slack                              20828.312    

Slack (MET) :             20828.363ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.889ns  (logic 0.831ns (16.999%)  route 4.058ns (83.019%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 31251.492 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 10418.337 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.670 10418.337    Address_Logic/LRCK
    SLICE_X23Y2          FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.459 10418.796 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.965 10420.761    Address_Logic/Q[3]
    SLICE_X23Y7          LUT4 (Prop_lut4_I0_O)        0.124 10420.885 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.810 10421.694    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X23Y5          LUT5 (Prop_lut5_I4_O)        0.124 10421.818 r  Address_Logic/Addr[31]_i_3/O
                         net (fo=32, routed)          1.284 10423.103    Address_Logic/Addr[31]_i_3_n_0
    SLICE_X23Y10         LUT5 (Prop_lut5_I1_O)        0.124 10423.227 r  Address_Logic/Addr[29]_i_1/O
                         net (fo=1, routed)           0.000 10423.227    Address_Logic/Addr[29]
    SLICE_X23Y10         FDCE                                         r  Address_Logic/Addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.493 31251.492    Address_Logic/LRCK
    SLICE_X23Y10         FDCE                                         r  Address_Logic/Addr_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.149 31251.641    
                         clock uncertainty           -0.085 31251.557    
    SLICE_X23Y10         FDCE (Setup_fdce_C_D)        0.032 31251.588    Address_Logic/Addr_reg[29]
  -------------------------------------------------------------------
                         required time                      31251.588    
                         arrival time                       -10423.225    
  -------------------------------------------------------------------
                         slack                              20828.363    

Slack (MET) :             20828.490ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.764ns  (logic 0.831ns (17.444%)  route 3.934ns (82.577%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 31251.492 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 10418.337 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.670 10418.337    Address_Logic/LRCK
    SLICE_X23Y2          FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDCE (Prop_fdce_C_Q)         0.459 10418.796 f  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          1.965 10420.761    Address_Logic/Q[3]
    SLICE_X23Y7          LUT4 (Prop_lut4_I0_O)        0.124 10420.885 r  Address_Logic/Addr[31]_i_8/O
                         net (fo=1, routed)           0.810 10421.694    Address_Logic/Addr[31]_i_8_n_0
    SLICE_X23Y5          LUT5 (Prop_lut5_I4_O)        0.124 10421.818 r  Address_Logic/Addr[31]_i_3/O
                         net (fo=32, routed)          1.160 10422.979    Address_Logic/Addr[31]_i_3_n_0
    SLICE_X22Y7          LUT5 (Prop_lut5_I1_O)        0.124 10423.103 r  Address_Logic/Addr[23]_i_1/O
                         net (fo=1, routed)           0.000 10423.103    Address_Logic/Addr[23]
    SLICE_X22Y7          FDCE                                         r  Address_Logic/Addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.494 31251.492    Address_Logic/LRCK
    SLICE_X22Y7          FDCE                                         r  Address_Logic/Addr_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.149 31251.641    
                         clock uncertainty           -0.085 31251.557    
    SLICE_X22Y7          FDCE (Setup_fdce_C_D)        0.034 31251.590    Address_Logic/Addr_reg[23]
  -------------------------------------------------------------------
                         required time                      31251.592    
                         arrival time                       -10423.101    
  -------------------------------------------------------------------
                         slack                              20828.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[45][22]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[46][22]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.248%)  route 0.198ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.558     0.558    SigBuff/LRCK
    SLICE_X22Y54         FDRE                                         r  SigBuff/BUFFER_D_reg[45][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  SigBuff/BUFFER_D_reg[45][22]/Q
                         net (fo=2, routed)           0.198     0.884    SigBuff/BUFFER_D_reg[45]_45[22]
    SLICE_X21Y54         FDRE                                         r  SigBuff/BUFFER_D_reg[46][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.829     0.829    SigBuff/LRCK
    SLICE_X21Y54         FDRE                                         r  SigBuff/BUFFER_D_reg[46][22]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X21Y54         FDRE (Hold_fdre_C_D)         0.017     0.841    SigBuff/BUFFER_D_reg[46][22]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[92][13]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[93][13]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (38.979%)  route 0.200ns (61.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.564     0.564    SigBuff/LRCK
    SLICE_X18Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[92][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  SigBuff/BUFFER_D_reg[92][13]/Q
                         net (fo=2, routed)           0.200     0.892    SigBuff/BUFFER_D_reg[92]_92[13]
    SLICE_X19Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[93][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.831     0.831    SigBuff/LRCK
    SLICE_X19Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[93][13]/C
                         clock pessimism              0.000     0.831    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.017     0.848    SigBuff/BUFFER_D_reg[93][13]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[32][2]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[33][2]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.213%)  route 0.199ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.558     0.558    SigBuff/LRCK
    SLICE_X24Y11         FDRE                                         r  SigBuff/BUFFER_D_reg[32][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  SigBuff/BUFFER_D_reg[32][2]/Q
                         net (fo=2, routed)           0.199     0.920    SigBuff/BUFFER_D_reg[32]_32[2]
    SLICE_X18Y10         FDRE                                         r  SigBuff/BUFFER_D_reg[33][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.829     0.829    SigBuff/LRCK
    SLICE_X18Y10         FDRE                                         r  SigBuff/BUFFER_D_reg[33][2]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X18Y10         FDRE (Hold_fdre_C_D)         0.046     0.870    SigBuff/BUFFER_D_reg[33][2]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[12][22]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[13][22]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.561     0.561    SigBuff/LRCK
    SLICE_X23Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[12][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  SigBuff/BUFFER_D_reg[12][22]/Q
                         net (fo=2, routed)           0.230     0.931    SigBuff/BUFFER_D_reg[12]_12[22]
    SLICE_X23Y52         FDRE                                         r  SigBuff/BUFFER_D_reg[13][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.828     0.828    SigBuff/LRCK
    SLICE_X23Y52         FDRE                                         r  SigBuff/BUFFER_D_reg[13][22]/C
                         clock pessimism              0.000     0.828    
    SLICE_X23Y52         FDRE (Hold_fdre_C_D)         0.047     0.875    SigBuff/BUFFER_D_reg[13][22]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[229][14]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[230][14]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.347%)  route 0.189ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.561     0.561    SigBuff/LRCK
    SLICE_X23Y49         FDRE                                         r  SigBuff/BUFFER_D_reg[229][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  SigBuff/BUFFER_D_reg[229][14]/Q
                         net (fo=2, routed)           0.189     0.878    SigBuff/BUFFER_D_reg[229]_229[14]
    SLICE_X22Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[230][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.828     0.828    SigBuff/LRCK
    SLICE_X22Y50         FDRE                                         r  SigBuff/BUFFER_D_reg[230][14]/C
                         clock pessimism              0.000     0.828    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)        -0.007     0.821    SigBuff/BUFFER_D_reg[230][14]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[47][1]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[48][1]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.660%)  route 0.199ns (57.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.555     0.555    SigBuff/LRCK
    SLICE_X20Y16         FDRE                                         r  SigBuff/BUFFER_D_reg[47][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.148     0.703 r  SigBuff/BUFFER_D_reg[47][1]/Q
                         net (fo=2, routed)           0.199     0.902    SigBuff/BUFFER_D_reg[47]_47[1]
    SLICE_X24Y11         FDRE                                         r  SigBuff/BUFFER_D_reg[48][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.826     0.826    SigBuff/LRCK
    SLICE_X24Y11         FDRE                                         r  SigBuff/BUFFER_D_reg[48][1]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X24Y11         FDRE (Hold_fdre_C_D)         0.023     0.844    SigBuff/BUFFER_D_reg[48][1]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[201][1]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[202][1]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.232%)  route 0.172ns (53.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.556     0.556    SigBuff/LRCK
    SLICE_X20Y13         FDRE                                         r  SigBuff/BUFFER_D_reg[201][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.148     0.704 r  SigBuff/BUFFER_D_reg[201][1]/Q
                         net (fo=2, routed)           0.172     0.876    SigBuff/BUFFER_D_reg[201]_201[1]
    SLICE_X22Y14         FDRE                                         r  SigBuff/BUFFER_D_reg[202][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.823     0.823    SigBuff/LRCK
    SLICE_X22Y14         FDRE                                         r  SigBuff/BUFFER_D_reg[202][1]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X22Y14         FDRE (Hold_fdre_C_D)        -0.007     0.811    SigBuff/BUFFER_D_reg[202][1]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[244][1]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[245][1]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.233%)  route 0.211ns (58.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.556     0.556    SigBuff/LRCK
    SLICE_X24Y15         FDRE                                         r  SigBuff/BUFFER_D_reg[244][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.148     0.704 r  SigBuff/BUFFER_D_reg[244][1]/Q
                         net (fo=2, routed)           0.211     0.915    SigBuff/BUFFER_D_reg[244]_244[1]
    SLICE_X21Y13         FDRE                                         r  SigBuff/BUFFER_D_reg[245][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.825     0.825    SigBuff/LRCK
    SLICE_X21Y13         FDRE                                         r  SigBuff/BUFFER_D_reg[245][1]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X21Y13         FDRE (Hold_fdre_C_D)         0.019     0.839    SigBuff/BUFFER_D_reg[245][1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[206][1]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[207][1]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.342%)  route 0.234ns (64.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.556     0.556    SigBuff/LRCK
    SLICE_X21Y14         FDRE                                         r  SigBuff/BUFFER_D_reg[206][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  SigBuff/BUFFER_D_reg[206][1]/Q
                         net (fo=2, routed)           0.234     0.918    SigBuff/BUFFER_D_reg[206]_206[1]
    SLICE_X22Y14         FDRE                                         r  SigBuff/BUFFER_D_reg[207][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.823     0.823    SigBuff/LRCK
    SLICE_X22Y14         FDRE                                         r  SigBuff/BUFFER_D_reg[207][1]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X22Y14         FDRE (Hold_fdre_C_D)         0.021     0.839    SigBuff/BUFFER_D_reg[207][1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[78][1]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[79][1]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.690%)  route 0.252ns (66.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.555     0.555    SigBuff/LRCK
    SLICE_X17Y19         FDRE                                         r  SigBuff/BUFFER_D_reg[78][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  SigBuff/BUFFER_D_reg[78][1]/Q
                         net (fo=2, routed)           0.252     0.935    SigBuff/BUFFER_D_reg[78]_78[1]
    SLICE_X23Y15         FDRE                                         r  SigBuff/BUFFER_D_reg[79][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.822     0.822    SigBuff/LRCK
    SLICE_X23Y15         FDRE                                         r  SigBuff/BUFFER_D_reg[79][1]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X23Y15         FDRE (Hold_fdre_C_D)         0.025     0.842    SigBuff/BUFFER_D_reg[79][1]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LRCK
Waveform(ns):       { 0.000 10416.667 }
Period(ns):         20833.334
Sources:            { PCM_TX/inst/Clock_Divider/LRCK_BUFF/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X21Y5  Address_Logic/Addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X21Y4  Address_Logic/Addr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X21Y4  Address_Logic/Addr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X21Y4  Address_Logic/Addr_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X22Y5  Address_Logic/Addr_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X21Y5  Address_Logic/Addr_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X21Y5  Address_Logic/Addr_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X22Y5  Address_Logic/Addr_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X22Y5  Address_Logic/Addr_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         20833.333   20832.333  SLICE_X22Y5  Address_Logic/Addr_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y5  Address_Logic/Addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y5  Address_Logic/Addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y4  Address_Logic/Addr_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y4  Address_Logic/Addr_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y4  Address_Logic/Addr_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y4  Address_Logic/Addr_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y4  Address_Logic/Addr_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y4  Address_Logic/Addr_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X22Y5  Address_Logic/Addr_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X22Y5  Address_Logic/Addr_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y5  Address_Logic/Addr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y5  Address_Logic/Addr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y4  Address_Logic/Addr_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y4  Address_Logic/Addr_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y4  Address_Logic/Addr_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y4  Address_Logic/Addr_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y4  Address_Logic/Addr_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X21Y4  Address_Logic/Addr_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10416.667   10416.166  SLICE_X22Y5  Address_Logic/Addr_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10416.667   10416.167  SLICE_X22Y5  Address_Logic/Addr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  MCK

Setup :            0  Failing Endpoints,  Worst Slack       33.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.681ns  (required time - arrival time)
  Source:                 nolabel_line144/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][23]/CE
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 0.740ns (11.455%)  route 5.720ns (88.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 42.194 - 40.690 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677     1.677    nolabel_line144/Tapper/clk_out1
    SLICE_X18Y43         FDRE                                         r  nolabel_line144/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.419     2.096 r  nolabel_line144/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.507     3.603    nolabel_line144/Tapper/Write_En
    SLICE_X28Y52         LUT5 (Prop_lut5_I0_O)        0.321     3.924 r  nolabel_line144/Tapper/DATA_Buff[1][23]_i_1/O
                         net (fo=24, routed)          4.213     8.137    nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][23]_1[0]
    SLICE_X7Y35          FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.504    42.194    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X7Y35          FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][23]/C  (IS_INVERTED)
                         clock pessimism              0.115    42.309    
                         clock uncertainty           -0.085    42.224    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.406    41.818    nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][23]
  -------------------------------------------------------------------
                         required time                         41.818    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                 33.681    

Slack (MET) :             33.829ns  (required time - arrival time)
  Source:                 SigBuff/DATA_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][19]/D
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 0.456ns (7.037%)  route 6.024ns (92.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 42.193 - 40.690 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.755     1.755    SigBuff/clk_out1
    SLICE_X39Y4          FDRE                                         r  SigBuff/DATA_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456     2.211 r  SigBuff/DATA_out_reg[19]/Q
                         net (fo=16, routed)          6.024     8.235    nolabel_line144/Parallel_RAM/D[19]
    SLICE_X19Y44         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.503    42.193    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X19Y44         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][19]/C  (IS_INVERTED)
                         clock pessimism              0.014    42.207    
                         clock uncertainty           -0.085    42.123    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)       -0.058    42.065    nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][19]
  -------------------------------------------------------------------
                         required time                         42.065    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                 33.829    

Slack (MET) :             33.989ns  (required time - arrival time)
  Source:                 SigBuff/DATA_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][19]/D
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.456ns (7.266%)  route 5.820ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 42.163 - 40.690 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.755     1.755    SigBuff/clk_out1
    SLICE_X39Y4          FDRE                                         r  SigBuff/DATA_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456     2.211 r  SigBuff/DATA_out_reg[19]/Q
                         net (fo=16, routed)          5.820     8.031    nolabel_line144/Parallel_RAM/D[19]
    SLICE_X33Y77         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.473    42.163    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X33Y77         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][19]/C  (IS_INVERTED)
                         clock pessimism              0.000    42.163    
                         clock uncertainty           -0.085    42.078    
    SLICE_X33Y77         FDRE (Setup_fdre_C_D)       -0.058    42.020    nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][19]
  -------------------------------------------------------------------
                         required time                         42.020    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                 33.989    

Slack (MET) :             34.261ns  (required time - arrival time)
  Source:                 SigBuff/DATA_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][19]/D
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.456ns (7.427%)  route 5.684ns (92.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 42.189 - 40.690 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.755     1.755    SigBuff/clk_out1
    SLICE_X39Y4          FDRE                                         r  SigBuff/DATA_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456     2.211 r  SigBuff/DATA_out_reg[19]/Q
                         net (fo=16, routed)          5.684     7.895    nolabel_line144/Parallel_RAM/D[19]
    SLICE_X22Y49         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.499    42.189    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X22Y49         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][19]/C  (IS_INVERTED)
                         clock pessimism              0.115    42.304    
                         clock uncertainty           -0.085    42.219    
    SLICE_X22Y49         FDRE (Setup_fdre_C_D)       -0.064    42.155    nolabel_line144/Parallel_RAM/DATA_Buff_reg[4][19]
  -------------------------------------------------------------------
                         required time                         42.155    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                 34.261    

Slack (MET) :             34.283ns  (required time - arrival time)
  Source:                 SigBuff/DATA_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][19]/D
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.456ns (7.650%)  route 5.505ns (92.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 42.162 - 40.690 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.755     1.755    SigBuff/clk_out1
    SLICE_X39Y4          FDRE                                         r  SigBuff/DATA_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.456     2.211 r  SigBuff/DATA_out_reg[19]/Q
                         net (fo=16, routed)          5.505     7.716    nolabel_line144/Parallel_RAM/D[19]
    SLICE_X33Y73         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.472    42.162    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X33Y73         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][19]/C  (IS_INVERTED)
                         clock pessimism              0.000    42.162    
                         clock uncertainty           -0.085    42.077    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.078    41.999    nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][19]
  -------------------------------------------------------------------
                         required time                         41.999    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                 34.283    

Slack (MET) :             34.439ns  (required time - arrival time)
  Source:                 SigBuff/DATA_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][18]/D
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.518ns (8.919%)  route 5.290ns (91.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 42.163 - 40.690 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.753     1.753    SigBuff/clk_out1
    SLICE_X38Y10         FDRE                                         r  SigBuff/DATA_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.518     2.271 r  SigBuff/DATA_out_reg[18]/Q
                         net (fo=16, routed)          5.290     7.561    nolabel_line144/Parallel_RAM/D[18]
    SLICE_X33Y77         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.473    42.163    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X33Y77         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][18]/C  (IS_INVERTED)
                         clock pessimism              0.000    42.163    
                         clock uncertainty           -0.085    42.078    
    SLICE_X33Y77         FDRE (Setup_fdre_C_D)       -0.078    42.000    nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][18]
  -------------------------------------------------------------------
                         required time                         42.000    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                 34.439    

Slack (MET) :             34.458ns  (required time - arrival time)
  Source:                 nolabel_line144/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][5]/CE
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 0.740ns (13.033%)  route 4.938ns (86.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 42.188 - 40.690 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677     1.677    nolabel_line144/Tapper/clk_out1
    SLICE_X18Y43         FDRE                                         r  nolabel_line144/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.419     2.096 r  nolabel_line144/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.507     3.603    nolabel_line144/Tapper/Write_En
    SLICE_X28Y52         LUT5 (Prop_lut5_I0_O)        0.321     3.924 r  nolabel_line144/Tapper/DATA_Buff[1][23]_i_1/O
                         net (fo=24, routed)          3.431     7.355    nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][23]_1[0]
    SLICE_X19Y13         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.498    42.188    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X19Y13         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][5]/C  (IS_INVERTED)
                         clock pessimism              0.115    42.303    
                         clock uncertainty           -0.085    42.218    
    SLICE_X19Y13         FDRE (Setup_fdre_C_CE)      -0.406    41.812    nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         41.812    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                 34.458    

Slack (MET) :             34.458ns  (required time - arrival time)
  Source:                 nolabel_line144/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][6]/CE
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 0.740ns (13.033%)  route 4.938ns (86.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 42.188 - 40.690 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677     1.677    nolabel_line144/Tapper/clk_out1
    SLICE_X18Y43         FDRE                                         r  nolabel_line144/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.419     2.096 r  nolabel_line144/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.507     3.603    nolabel_line144/Tapper/Write_En
    SLICE_X28Y52         LUT5 (Prop_lut5_I0_O)        0.321     3.924 r  nolabel_line144/Tapper/DATA_Buff[1][23]_i_1/O
                         net (fo=24, routed)          3.431     7.355    nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][23]_1[0]
    SLICE_X19Y13         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.498    42.188    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X19Y13         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][6]/C  (IS_INVERTED)
                         clock pessimism              0.115    42.303    
                         clock uncertainty           -0.085    42.218    
    SLICE_X19Y13         FDRE (Setup_fdre_C_CE)      -0.406    41.812    nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         41.812    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                 34.458    

Slack (MET) :             34.553ns  (required time - arrival time)
  Source:                 SigBuff/DATA_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][15]/D
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.456ns (7.799%)  route 5.391ns (92.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 42.177 - 40.690 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.684     1.684    SigBuff/clk_out1
    SLICE_X7Y46          FDRE                                         r  SigBuff/DATA_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     2.140 r  SigBuff/DATA_out_reg[15]/Q
                         net (fo=16, routed)          5.391     7.531    nolabel_line144/Parallel_RAM/D[15]
    SLICE_X28Y23         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.487    42.177    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X28Y23         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][15]/C  (IS_INVERTED)
                         clock pessimism              0.014    42.191    
                         clock uncertainty           -0.085    42.107    
    SLICE_X28Y23         FDRE (Setup_fdre_C_D)       -0.023    42.084    nolabel_line144/Parallel_RAM/DATA_Buff_reg[15][15]
  -------------------------------------------------------------------
                         required time                         42.084    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 34.553    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 SigBuff/DATA_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][15]/D
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MCK fall@40.690ns - MCK rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 0.456ns (7.884%)  route 5.328ns (92.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 42.184 - 40.690 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.684     1.684    SigBuff/clk_out1
    SLICE_X7Y46          FDRE                                         r  SigBuff/DATA_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     2.140 r  SigBuff/DATA_out_reg[15]/Q
                         net (fo=16, routed)          5.328     7.468    nolabel_line144/Parallel_RAM/D[15]
    SLICE_X26Y32         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK fall edge)       40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    40.690 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.494    42.184    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X26Y32         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][15]/C  (IS_INVERTED)
                         clock pessimism              0.014    42.198    
                         clock uncertainty           -0.085    42.114    
    SLICE_X26Y32         FDRE (Setup_fdre_C_D)       -0.058    42.056    nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][15]
  -------------------------------------------------------------------
                         required time                         42.056    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                 34.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.562     0.562    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.894 r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.894    PCM_TX/inst/Clock_Divider/DIV_LRCK/xlnx_opt__22
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.832     0.832    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.679    PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.553     0.553    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X32Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.885 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.885    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__42
    SLICE_X32Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.818     0.818    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X32Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                         clock pessimism             -0.265     0.553    
    SLICE_X32Y26         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.670    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.553     0.553    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X34Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.885 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.885    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__45
    SLICE_X34Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.819     0.819    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X34Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism             -0.266     0.553    
    SLICE_X34Y26         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.670    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.562     0.562    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.893 r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.893    PCM_TX/inst/Clock_Divider/DIV_LRCK/xlnx_opt__21
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.832     0.832    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.677    PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.553     0.553    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X32Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.884 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.884    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__41
    SLICE_X32Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.818     0.818    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X32Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
                         clock pessimism             -0.265     0.553    
    SLICE_X32Y26         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.668    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.553     0.553    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X34Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.884 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.884    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__44
    SLICE_X34Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.819     0.819    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X34Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism             -0.266     0.553    
    SLICE_X34Y26         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.668    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.562     0.562    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.894 r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.894    PCM_TX/inst/Clock_Divider/DIV_LRCK/xlnx_opt__20
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.832     0.832    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     0.671    PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_8_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.553     0.553    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X32Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_8_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.885 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_8_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.885    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__47
    SLICE_X32Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.818     0.818    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X32Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
                         clock pessimism             -0.265     0.553    
    SLICE_X32Y26         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     0.662    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_0_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.553     0.553    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X34Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_0_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.885 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_0_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.885    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__40
    SLICE_X34Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.819     0.819    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X34Y26         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
                         clock pessimism             -0.266     0.553    
    SLICE_X34Y26         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     0.662    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 nolabel_line144/Tapper/Read_Addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/DATA_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.221ns (37.367%)  route 0.370ns (62.633%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.565     0.565    nolabel_line144/Tapper/clk_out1
    SLICE_X18Y43         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  nolabel_line144/Tapper/Read_Addr_reg[7]/Q
                         net (fo=24, routed)          0.370     1.076    SigBuff/Q[7]
    SLICE_X17Y54         MUXF8 (Prop_muxf8_S_O)       0.080     1.156 r  SigBuff/DATA_out_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.156    SigBuff/BUFFER_D[22]
    SLICE_X17Y54         FDRE                                         r  SigBuff/DATA_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.828     0.828    SigBuff/clk_out1
    SLICE_X17Y54         FDRE                                         r  SigBuff/DATA_out_reg[22]/C
                         clock pessimism              0.000     0.828    
    SLICE_X17Y54         FDRE (Hold_fdre_C_D)         0.105     0.933    SigBuff/DATA_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCK
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { Clock_Wizard/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y2   DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y2   DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y0   SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y0   SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y3   SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y3   SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y1   TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y1   TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X33Y35  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X27Y5   SigBuff/BUFFER_D[0][0]_i_1_psbram/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y48  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y48  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y48  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y48  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SCK
  To Clock:  SCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       79.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.246ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_clk_wiz_0 rise@81.391ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.419ns (40.603%)  route 0.613ns (59.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.441ns = ( 77.951 - 81.391 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.419    -3.030 r  Clock_Wizard/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.613    -2.417    Clock_Wizard/inst/seq_reg1[7]
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  SCK (IN)
                         net (fo=0)                   0.000    81.391    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.594    77.951    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/I0
                         clock pessimism             -0.686    77.264    
                         clock uncertainty           -0.087    77.177    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.349    76.828    Clock_Wizard/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         76.828    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                 79.246    

Slack (MET) :             80.083ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_clk_wiz_0 rise@81.391ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.419ns (43.879%)  route 0.536ns (56.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 78.382 - 81.391 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.419    -3.030 r  Clock_Wizard/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.536    -2.494    Clock_Wizard/inst/seq_reg1[0]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  SCK (IN)
                         net (fo=0)                   0.000    81.391    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    77.521    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.602 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    78.382    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.440    77.942    
                         clock uncertainty           -0.087    77.855    
    SLICE_X21Y51         FDCE (Setup_fdce_C_D)       -0.267    77.588    Clock_Wizard/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         77.588    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                 80.083    

Slack (MET) :             80.134ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_clk_wiz_0 rise@81.391ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 78.382 - 81.391 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.419    -3.030 r  Clock_Wizard/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.486    -2.544    Clock_Wizard/inst/seq_reg1[3]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  SCK (IN)
                         net (fo=0)                   0.000    81.391    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    77.521    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.602 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    78.382    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.440    77.942    
                         clock uncertainty           -0.087    77.855    
    SLICE_X21Y51         FDCE (Setup_fdce_C_D)       -0.265    77.590    Clock_Wizard/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         77.590    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                 80.134    

Slack (MET) :             80.137ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_clk_wiz_0 rise@81.391ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 78.382 - 81.391 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.419    -3.030 r  Clock_Wizard/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.483    -2.547    Clock_Wizard/inst/seq_reg1[5]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  SCK (IN)
                         net (fo=0)                   0.000    81.391    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    77.521    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.602 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    78.382    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.440    77.942    
                         clock uncertainty           -0.087    77.855    
    SLICE_X21Y51         FDCE (Setup_fdce_C_D)       -0.266    77.589    Clock_Wizard/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         77.589    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                 80.137    

Slack (MET) :             80.138ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_clk_wiz_0 rise@81.391ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.301%)  route 0.648ns (58.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 78.382 - 81.391 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.456    -2.993 r  Clock_Wizard/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.648    -2.345    Clock_Wizard/inst/seq_reg1[2]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  SCK (IN)
                         net (fo=0)                   0.000    81.391    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    77.521    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.602 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    78.382    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.440    77.942    
                         clock uncertainty           -0.087    77.855    
    SLICE_X21Y51         FDCE (Setup_fdce_C_D)       -0.062    77.793    Clock_Wizard/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         77.793    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                 80.138    

Slack (MET) :             80.160ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_clk_wiz_0 rise@81.391ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.380%)  route 0.646ns (58.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 78.382 - 81.391 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.456    -2.993 r  Clock_Wizard/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.646    -2.347    Clock_Wizard/inst/seq_reg1[4]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  SCK (IN)
                         net (fo=0)                   0.000    81.391    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    77.521    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.602 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    78.382    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.440    77.942    
                         clock uncertainty           -0.087    77.855    
    SLICE_X21Y51         FDCE (Setup_fdce_C_D)       -0.043    77.812    Clock_Wizard/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         77.812    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                 80.160    

Slack (MET) :             80.164ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_clk_wiz_0 rise@81.391ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.414%)  route 0.645ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 78.382 - 81.391 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.456    -2.993 r  Clock_Wizard/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.645    -2.348    Clock_Wizard/inst/seq_reg1[6]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  SCK (IN)
                         net (fo=0)                   0.000    81.391    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    77.521    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.602 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    78.382    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.440    77.942    
                         clock uncertainty           -0.087    77.855    
    SLICE_X21Y51         FDCE (Setup_fdce_C_D)       -0.040    77.815    Clock_Wizard/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         77.815    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                 80.164    

Slack (MET) :             80.410ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_clk_wiz_0 rise@81.391ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.456ns (57.044%)  route 0.343ns (42.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 78.382 - 81.391 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.456    -2.993 r  Clock_Wizard/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.343    -2.650    Clock_Wizard/inst/seq_reg1[1]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  SCK (IN)
                         net (fo=0)                   0.000    81.391    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    77.521    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.602 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    78.382    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.440    77.942    
                         clock uncertainty           -0.087    77.855    
    SLICE_X21Y51         FDCE (Setup_fdce_C_D)       -0.095    77.760    Clock_Wizard/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         77.760    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                 80.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.868%)  route 0.111ns (44.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.722 r  Clock_Wizard/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.111    -0.611    Clock_Wizard/inst/seq_reg1[1]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y51         FDCE (Hold_fdce_C_D)         0.046    -0.817    Clock_Wizard/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.817    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.722 r  Clock_Wizard/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.236    -0.486    Clock_Wizard/inst/seq_reg1[6]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y51         FDCE (Hold_fdce_C_D)         0.078    -0.785    Clock_Wizard/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.128    -0.735 r  Clock_Wizard/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.167    -0.568    Clock_Wizard/inst/seq_reg1[5]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y51         FDCE (Hold_fdce_C_D)        -0.006    -0.869    Clock_Wizard/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.869    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.403%)  route 0.236ns (62.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.722 r  Clock_Wizard/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.236    -0.486    Clock_Wizard/inst/seq_reg1[4]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y51         FDCE (Hold_fdce_C_D)         0.076    -0.787    Clock_Wizard/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.787    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.128    -0.735 r  Clock_Wizard/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.170    -0.565    Clock_Wizard/inst/seq_reg1[3]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y51         FDCE (Hold_fdce_C_D)        -0.006    -0.869    Clock_Wizard/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.869    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.722 r  Clock_Wizard/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.236    -0.486    Clock_Wizard/inst/seq_reg1[2]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y51         FDCE (Hold_fdce_C_D)         0.071    -0.792    Clock_Wizard/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.120%)  route 0.176ns (57.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.128    -0.735 r  Clock_Wizard/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.559    Clock_Wizard/inst/seq_reg1[0]
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y51         FDCE (Hold_fdce_C_D)        -0.007    -0.870    Clock_Wizard/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            Clock_Wizard/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.474%)  route 0.223ns (63.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.071ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y51         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDCE (Prop_fdce_C_Q)         0.128    -0.735 r  Clock_Wizard/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.223    -0.512    Clock_Wizard/inst/seq_reg1[7]
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.071    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/I0
                         clock pessimism              0.084    -0.987    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.106    -0.881    Clock_Wizard/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          0.881    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.696 }
Period(ns):         81.391
Sources:            { Clock_Wizard/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         81.391      79.236     BUFGCTRL_X0Y16  Clock_Wizard/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         81.391      79.236     BUFHCE_X0Y12    Clock_Wizard/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.391      80.142     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         81.391      80.391     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.391      80.391     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.391      80.391     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.391      80.391     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.391      80.391     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.391      80.391     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.391      80.391     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.391      78.609     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.696      40.196     SLICE_X21Y51    Clock_Wizard/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { Clock_Wizard/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y17  Clock_Wizard/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  BCK

Setup :          744  Failing Endpoints,  Worst Slack       -5.309ns,  Total Violation    -3459.043ns
Hold  :            0  Failing Endpoints,  Worst Slack       41.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.309ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[52]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.027ns  (logic 1.589ns (31.612%)  route 3.438ns (68.388%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 164.245 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.277   166.165    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124   166.289 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__6_replica/O
                         net (fo=1, routed)           0.955   167.244    PCM_TX/inst/FIFO_H/nReset_348_repN_alias
    SLICE_X19Y24         LDCE (SetClr_ldce_CLR_Q)     0.885   168.129 f  PCM_TX/inst/FIFO_H/Data_Out_reg[51]_LDC/Q
                         net (fo=1, routed)           0.448   168.577    PCM_TX/inst/FIFO_H/Data_Out_reg[51]_LDC_n_0
    SLICE_X18Y26         LUT3 (Prop_lut3_I1_O)        0.124   168.701 r  PCM_TX/inst/FIFO_H/Data_Out[52]_C_i_1__6/O
                         net (fo=2, routed)           0.758   169.459    PCM_TX/inst/FIFO_H/p_2_in[52]
    SLICE_X24Y19         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[52]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.484   164.245    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X24Y19         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[52]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.245    
                         clock uncertainty           -0.085   164.161    
    SLICE_X24Y19         FDPE (Setup_fdpe_C_D)       -0.011   164.150    PCM_TX/inst/FIFO_H/Data_Out_reg[52]_P
  -------------------------------------------------------------------
                         required time                        164.150    
                         arrival time                        -169.459    
  -------------------------------------------------------------------
                         slack                                 -5.309    

Slack (VIOLATED) :        -5.304ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[52]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        5.034ns  (logic 1.589ns (31.566%)  route 3.445ns (68.434%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 164.254 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.277   166.165    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124   166.289 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__6_replica/O
                         net (fo=1, routed)           0.955   167.244    PCM_TX/inst/FIFO_H/nReset_348_repN_alias
    SLICE_X19Y24         LDCE (SetClr_ldce_CLR_Q)     0.885   168.129 f  PCM_TX/inst/FIFO_H/Data_Out_reg[51]_LDC/Q
                         net (fo=1, routed)           0.448   168.577    PCM_TX/inst/FIFO_H/Data_Out_reg[51]_LDC_n_0
    SLICE_X18Y26         LUT3 (Prop_lut3_I1_O)        0.124   168.701 r  PCM_TX/inst/FIFO_H/Data_Out[52]_C_i_1__6/O
                         net (fo=2, routed)           0.765   169.466    PCM_TX/inst/FIFO_H/p_2_in[52]
    SLICE_X20Y15         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[52]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.493   164.254    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X20Y15         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[52]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.254    
                         clock uncertainty           -0.085   164.170    
    SLICE_X20Y15         FDCE (Setup_fdce_C_D)       -0.008   164.162    PCM_TX/inst/FIFO_H/Data_Out_reg[52]_C
  -------------------------------------------------------------------
                         required time                        164.162    
                         arrival time                        -169.466    
  -------------------------------------------------------------------
                         slack                                 -5.304    

Slack (VIOLATED) :        -5.262ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[50]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.992ns  (logic 1.589ns (31.832%)  route 3.403ns (68.168%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 164.254 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.719   166.607    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X19Y22         LUT3 (Prop_lut3_I1_O)        0.124   166.731 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2__5/O
                         net (fo=2, routed)           0.365   167.096    PCM_TX/inst/FIFO_G/Data_Out_reg[49]_C_0
    SLICE_X18Y21         LDCE (SetClr_ldce_CLR_Q)     0.885   167.981 f  PCM_TX/inst/FIFO_G/Data_Out_reg[49]_LDC/Q
                         net (fo=1, routed)           0.573   168.554    PCM_TX/inst/FIFO_G/Data_Out_reg[49]_LDC_n_0
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124   168.678 r  PCM_TX/inst/FIFO_G/Data_Out[50]_C_i_1__5/O
                         net (fo=2, routed)           0.746   169.424    PCM_TX/inst/FIFO_G/p_2_in[50]
    SLICE_X12Y22         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[50]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.493   164.254    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X12Y22         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[50]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.254    
                         clock uncertainty           -0.085   164.170    
    SLICE_X12Y22         FDPE (Setup_fdpe_C_D)       -0.008   164.162    PCM_TX/inst/FIFO_G/Data_Out_reg[50]_P
  -------------------------------------------------------------------
                         required time                        164.162    
                         arrival time                        -169.424    
  -------------------------------------------------------------------
                         slack                                 -5.262    

Slack (VIOLATED) :        -5.238ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[50]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.903ns  (logic 1.589ns (32.411%)  route 3.314ns (67.589%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 164.245 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.719   166.607    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X19Y22         LUT3 (Prop_lut3_I1_O)        0.124   166.731 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2__5/O
                         net (fo=2, routed)           0.365   167.096    PCM_TX/inst/FIFO_G/Data_Out_reg[49]_C_0
    SLICE_X18Y21         LDCE (SetClr_ldce_CLR_Q)     0.885   167.981 f  PCM_TX/inst/FIFO_G/Data_Out_reg[49]_LDC/Q
                         net (fo=1, routed)           0.573   168.554    PCM_TX/inst/FIFO_G/Data_Out_reg[49]_LDC_n_0
    SLICE_X14Y22         LUT3 (Prop_lut3_I1_O)        0.124   168.678 r  PCM_TX/inst/FIFO_G/Data_Out[50]_C_i_1__5/O
                         net (fo=2, routed)           0.657   169.335    PCM_TX/inst/FIFO_G/p_2_in[50]
    SLICE_X14Y25         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[50]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.484   164.245    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X14Y25         FDCE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[50]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.245    
                         clock uncertainty           -0.085   164.161    
    SLICE_X14Y25         FDCE (Setup_fdce_C_D)       -0.064   164.097    PCM_TX/inst/FIFO_G/Data_Out_reg[50]_C
  -------------------------------------------------------------------
                         required time                        164.097    
                         arrival time                        -169.335    
  -------------------------------------------------------------------
                         slack                                 -5.238    

Slack (VIOLATED) :        -5.226ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[50]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.913ns  (logic 1.589ns (32.344%)  route 3.324ns (67.656%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 164.247 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.319   166.207    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X22Y32         LUT3 (Prop_lut3_I1_O)        0.124   166.331 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2__6/O
                         net (fo=2, routed)           0.659   166.990    PCM_TX/inst/FIFO_H/Data_Out_reg[49]_C_0
    SLICE_X18Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   167.875 f  PCM_TX/inst/FIFO_H/Data_Out_reg[49]_LDC/Q
                         net (fo=1, routed)           0.577   168.452    PCM_TX/inst/FIFO_H/Data_Out_reg[49]_LDC_n_0
    SLICE_X16Y30         LUT3 (Prop_lut3_I1_O)        0.124   168.576 r  PCM_TX/inst/FIFO_H/Data_Out[50]_C_i_1__6/O
                         net (fo=2, routed)           0.768   169.345    PCM_TX/inst/FIFO_H/p_2_in[50]
    SLICE_X15Y23         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[50]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.486   164.247    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X15Y23         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[50]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.247    
                         clock uncertainty           -0.085   164.163    
    SLICE_X15Y23         FDCE (Setup_fdce_C_D)       -0.044   164.119    PCM_TX/inst/FIFO_H/Data_Out_reg[50]_C
  -------------------------------------------------------------------
                         required time                        164.119    
                         arrival time                        -169.345    
  -------------------------------------------------------------------
                         slack                                 -5.226    

Slack (VIOLATED) :        -5.213ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[14]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.903ns  (logic 1.602ns (32.675%)  route 3.301ns (67.325%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 164.243 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.488   166.376    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X26Y24         LUT3 (Prop_lut3_I1_O)        0.124   166.500 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__3/O
                         net (fo=2, routed)           0.766   167.265    PCM_TX/inst/FIFO_E/Data_Out_reg[13]_C_0
    SLICE_X20Y22         LDCE (SetClr_ldce_CLR_Q)     0.898   168.163 f  PCM_TX/inst/FIFO_E/Data_Out_reg[13]_LDC/Q
                         net (fo=1, routed)           0.261   168.424    PCM_TX/inst/FIFO_E/Data_Out_reg[13]_LDC_n_0
    SLICE_X21Y22         LUT3 (Prop_lut3_I1_O)        0.124   168.548 r  PCM_TX/inst/FIFO_E/Data_Out[14]_C_i_1__3/O
                         net (fo=2, routed)           0.787   169.335    PCM_TX/inst/FIFO_E/p_2_in[14]
    SLICE_X26Y25         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[14]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.482   164.243    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X26Y25         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[14]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.243    
                         clock uncertainty           -0.085   164.159    
    SLICE_X26Y25         FDCE (Setup_fdce_C_D)       -0.037   164.122    PCM_TX/inst/FIFO_E/Data_Out_reg[14]_C
  -------------------------------------------------------------------
                         required time                        164.122    
                         arrival time                        -169.335    
  -------------------------------------------------------------------
                         slack                                 -5.213    

Slack (VIOLATED) :        -5.197ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[50]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.862ns  (logic 1.589ns (32.679%)  route 3.273ns (67.321%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 164.246 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.319   166.207    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X22Y32         LUT3 (Prop_lut3_I1_O)        0.124   166.331 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2__6/O
                         net (fo=2, routed)           0.659   166.990    PCM_TX/inst/FIFO_H/Data_Out_reg[49]_C_0
    SLICE_X18Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   167.875 f  PCM_TX/inst/FIFO_H/Data_Out_reg[49]_LDC/Q
                         net (fo=1, routed)           0.577   168.452    PCM_TX/inst/FIFO_H/Data_Out_reg[49]_LDC_n_0
    SLICE_X16Y30         LUT3 (Prop_lut3_I1_O)        0.124   168.576 r  PCM_TX/inst/FIFO_H/Data_Out[50]_C_i_1__6/O
                         net (fo=2, routed)           0.718   169.294    PCM_TX/inst/FIFO_H/p_2_in[50]
    SLICE_X18Y23         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[50]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.485   164.246    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X18Y23         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[50]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.246    
                         clock uncertainty           -0.085   164.162    
    SLICE_X18Y23         FDPE (Setup_fdpe_C_D)       -0.064   164.098    PCM_TX/inst/FIFO_H/Data_Out_reg[50]_P
  -------------------------------------------------------------------
                         required time                        164.098    
                         arrival time                        -169.294    
  -------------------------------------------------------------------
                         slack                                 -5.197    

Slack (VIOLATED) :        -5.158ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[14]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.890ns  (logic 1.589ns (32.494%)  route 3.301ns (67.506%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 164.256 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.491   166.379    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X24Y27         LUT3 (Prop_lut3_I1_O)        0.124   166.503 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__2/O
                         net (fo=2, routed)           0.597   167.100    PCM_TX/inst/FIFO_D/Data_Out_reg[13]_C_0
    SLICE_X22Y22         LDCE (SetClr_ldce_CLR_Q)     0.885   167.985 f  PCM_TX/inst/FIFO_D/Data_Out_reg[13]_LDC/Q
                         net (fo=1, routed)           0.602   168.588    PCM_TX/inst/FIFO_D/Data_Out_reg[13]_LDC_n_0
    SLICE_X15Y22         LUT3 (Prop_lut3_I1_O)        0.124   168.712 r  PCM_TX/inst/FIFO_D/Data_Out[14]_C_i_1__2/O
                         net (fo=2, routed)           0.610   169.322    PCM_TX/inst/FIFO_D/p_2_in[14]
    SLICE_X12Y21         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[14]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.495   164.256    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X12Y21         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[14]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.256    
                         clock uncertainty           -0.085   164.172    
    SLICE_X12Y21         FDCE (Setup_fdce_C_D)       -0.008   164.164    PCM_TX/inst/FIFO_D/Data_Out_reg[14]_C
  -------------------------------------------------------------------
                         required time                        164.164    
                         arrival time                        -169.322    
  -------------------------------------------------------------------
                         slack                                 -5.158    

Slack (VIOLATED) :        -5.132ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.823ns  (logic 1.589ns (32.948%)  route 3.234ns (67.052%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 164.245 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.436   166.324    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X30Y51         LUT3 (Prop_lut3_I1_O)        0.124   166.448 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2__0/O
                         net (fo=2, routed)           0.720   167.168    PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.885   168.053 f  PCM_TX/inst/FIFO_B/Data_Out_reg[29]_LDC/Q
                         net (fo=1, routed)           0.402   168.455    PCM_TX/inst/FIFO_B/Data_Out_reg[29]_LDC_n_0
    SLICE_X31Y56         LUT3 (Prop_lut3_I1_O)        0.124   168.579 r  PCM_TX/inst/FIFO_B/Data_Out[30]_C_i_1__0/O
                         net (fo=2, routed)           0.675   169.255    PCM_TX/inst/FIFO_B/p_2_in[30]
    SLICE_X27Y63         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.484   164.245    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X27Y63         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.245    
                         clock uncertainty           -0.085   164.160    
    SLICE_X27Y63         FDCE (Setup_fdce_C_D)       -0.037   164.123    PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C
  -------------------------------------------------------------------
                         required time                        164.123    
                         arrival time                        -169.255    
  -------------------------------------------------------------------
                         slack                                 -5.132    

Slack (VIOLATED) :        -5.124ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.802ns  (logic 1.589ns (33.091%)  route 3.213ns (66.909%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 164.258 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.906   166.794    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X19Y11         LUT3 (Prop_lut3_I1_O)        0.124   166.918 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2/O
                         net (fo=2, routed)           0.352   167.270    PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C_0
    SLICE_X19Y12         LDCE (SetClr_ldce_CLR_Q)     0.885   168.155 f  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_LDC/Q
                         net (fo=1, routed)           0.410   168.565    PCM_TX/inst/FIFO_A/Data_Out_reg[46]_LDC_n_0
    SLICE_X21Y11         LUT3 (Prop_lut3_I1_O)        0.124   168.689 r  PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1/O
                         net (fo=2, routed)           0.545   169.234    PCM_TX/inst/FIFO_A/p_2_in[47]
    SLICE_X19Y11         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.497   164.258    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X19Y11         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.258    
                         clock uncertainty           -0.085   164.174    
    SLICE_X19Y11         FDCE (Setup_fdce_C_D)       -0.064   164.110    PCM_TX/inst/FIFO_A/Data_Out_reg[47]_C
  -------------------------------------------------------------------
                         required time                        164.110    
                         arrival time                        -169.234    
  -------------------------------------------------------------------
                         slack                                 -5.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.013ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][15]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.040ns  (logic 0.463ns (44.539%)  route 0.577ns (55.461%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.547ns = ( 80607.422 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.547 80607.422    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X33Y73         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.146 80607.570 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][15]/Q
                         net (fo=3, routed)           0.279 80607.852    PCM_TX/inst/Clock_Divider/Tx_A_R[15]
    SLICE_X35Y71         LUT3 (Prop_lut3_I2_O)        0.045 80607.898 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.119 80608.016    PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C_0
    SLICE_X35Y71         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.242 f  PCM_TX/inst/FIFO_A/Data_Out_reg[23]_LDC/Q
                         net (fo=2, routed)           0.178 80608.422    PCM_TX/inst/FIFO_A/Data_Out_reg[23]_LDC_n_0
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.045 80608.469 r  PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1/O
                         net (fo=1, routed)           0.000 80608.469    PCM_TX/inst/FIFO_A/p_2_in[24]
    SLICE_X33Y69         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.820 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X33Y69         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.085 80567.359    
    SLICE_X33Y69         FDPE (Hold_fdpe_C_D)         0.099 80567.461    PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P
  -------------------------------------------------------------------
                         required time                      -80567.461    
                         arrival time                       80608.461    
  -------------------------------------------------------------------
                         slack                                 41.013    

Slack (MET) :             41.016ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][20]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[29]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.020ns  (logic 0.503ns (49.320%)  route 0.517ns (50.680%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 80567.305 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 80607.461 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.587 80607.461    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X37Y33         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.133 80607.594 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][20]/Q
                         net (fo=2, routed)           0.175 80607.766    PCM_TX/inst/Clock_Divider/Tx_B_R[20]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.098 80607.867 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2__0/O
                         net (fo=2, routed)           0.117 80607.984    PCM_TX/inst/FIFO_B/Data_Out_reg[28]_C_0
    SLICE_X39Y33         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.211 f  PCM_TX/inst/FIFO_B/Data_Out_reg[28]_LDC/Q
                         net (fo=1, routed)           0.097 80608.305    PCM_TX/inst/FIFO_B/Data_Out_reg[28]_LDC_n_0
    SLICE_X37Y33         LUT3 (Prop_lut3_I1_O)        0.045 80608.352 r  PCM_TX/inst/FIFO_B/Data_Out[29]_C_i_1__0/O
                         net (fo=2, routed)           0.127 80608.477    PCM_TX/inst/FIFO_B/p_2_in[29]
    SLICE_X36Y32         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[29]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.851 80567.305    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X36Y32         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[29]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.305    
                         clock uncertainty            0.085 80567.391    
    SLICE_X36Y32         FDPE (Hold_fdpe_C_D)         0.085 80567.477    PCM_TX/inst/FIFO_B/Data_Out_reg[29]_P
  -------------------------------------------------------------------
                         required time                      -80567.469    
                         arrival time                       80608.484    
  -------------------------------------------------------------------
                         slack                                 41.016    

Slack (MET) :             41.024ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][19]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[60]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.071ns  (logic 0.463ns (43.211%)  route 0.608ns (56.789%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 80607.422 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.549 80607.422    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X33Y77         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.146 80607.570 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][19]/Q
                         net (fo=2, routed)           0.393 80607.961    PCM_TX/inst/Clock_Divider/Tx_F_L[19]
    SLICE_X31Y70         LUT3 (Prop_lut3_I2_O)        0.045 80608.008 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2__4/O
                         net (fo=2, routed)           0.128 80608.133    PCM_TX/inst/FIFO_F/Data_Out_reg[59]_C_0
    SLICE_X31Y71         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.359 f  PCM_TX/inst/FIFO_F/Data_Out_reg[59]_LDC/Q
                         net (fo=1, routed)           0.087 80608.445    PCM_TX/inst/FIFO_F/Data_Out_reg[59]_LDC_n_0
    SLICE_X30Y71         LUT3 (Prop_lut3_I1_O)        0.045 80608.492 r  PCM_TX/inst/FIFO_F/Data_Out[60]_C_i_1__4/O
                         net (fo=2, routed)           0.000 80608.492    PCM_TX/inst/FIFO_F/p_2_in[60]
    SLICE_X30Y71         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[60]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.818 80567.273    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X30Y71         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[60]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.085 80567.359    
    SLICE_X30Y71         FDPE (Hold_fdpe_C_D)         0.124 80567.484    PCM_TX/inst/FIFO_F/Data_Out_reg[60]_P
  -------------------------------------------------------------------
                         required time                      -80567.477    
                         arrival time                       80608.500    
  -------------------------------------------------------------------
                         slack                                 41.024    

Slack (MET) :             41.040ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][9]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[50]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.059ns  (logic 0.505ns (47.689%)  route 0.554ns (52.311%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.552 80607.430    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X23Y21         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.133 80607.562 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[11][9]/Q
                         net (fo=3, routed)           0.302 80607.867    PCM_TX/inst/Clock_Divider/Tx_F_L[9]
    SLICE_X23Y22         LUT3 (Prop_lut3_I2_O)        0.098 80607.969 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2__4_replica/O
                         net (fo=1, routed)           0.135 80608.102    PCM_TX/inst/FIFO_F/nReset_254_repN_alias
    SLICE_X16Y22         LDCE (SetClr_ldce_CLR_Q)     0.229 80608.328 f  PCM_TX/inst/FIFO_F/Data_Out_reg[49]_LDC/Q
                         net (fo=2, routed)           0.117 80608.445    PCM_TX/inst/FIFO_F/Data_Out_reg[49]_LDC_n_0
    SLICE_X18Y22         LUT3 (Prop_lut3_I1_O)        0.045 80608.492 r  PCM_TX/inst/FIFO_F/Data_Out[50]_C_i_1__4/O
                         net (fo=1, routed)           0.000 80608.492    PCM_TX/inst/FIFO_F/p_2_in[50]
    SLICE_X18Y22         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[50]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.818 80567.273    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X18Y22         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[50]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.085 80567.359    
    SLICE_X18Y22         FDPE (Hold_fdpe_C_D)         0.098 80567.461    PCM_TX/inst/FIFO_F/Data_Out_reg[50]_P
  -------------------------------------------------------------------
                         required time                      -80567.453    
                         arrival time                       80608.492    
  -------------------------------------------------------------------
                         slack                                 41.040    

Slack (MET) :             41.051ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][5]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[14]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.098ns  (logic 0.463ns (42.152%)  route 0.635ns (57.848%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 80567.305 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 80607.438 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.559 80607.438    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X35Y17         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.146 80607.586 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][5]/Q
                         net (fo=2, routed)           0.230 80607.812    PCM_TX/inst/Clock_Divider/Tx_B_R[5]
    SLICE_X35Y17         LUT3 (Prop_lut3_I2_O)        0.045 80607.859 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__0/O
                         net (fo=2, routed)           0.320 80608.180    PCM_TX/inst/FIFO_B/Data_Out_reg[13]_C_0
    SLICE_X36Y14         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.406 f  PCM_TX/inst/FIFO_B/Data_Out_reg[13]_LDC/Q
                         net (fo=1, routed)           0.086 80608.492    PCM_TX/inst/FIFO_B/Data_Out_reg[13]_LDC_n_0
    SLICE_X37Y14         LUT3 (Prop_lut3_I1_O)        0.045 80608.539 r  PCM_TX/inst/FIFO_B/Data_Out[14]_C_i_1__0/O
                         net (fo=2, routed)           0.000 80608.539    PCM_TX/inst/FIFO_B/p_2_in[14]
    SLICE_X37Y14         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[14]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.854 80567.305    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X37Y14         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[14]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.305    
                         clock uncertainty            0.085 80567.391    
    SLICE_X37Y14         FDPE (Hold_fdpe_C_D)         0.098 80567.492    PCM_TX/inst/FIFO_B/Data_Out_reg[14]_P
  -------------------------------------------------------------------
                         required time                      -80567.484    
                         arrival time                       80608.539    
  -------------------------------------------------------------------
                         slack                                 41.051    

Slack (MET) :             41.060ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][22]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[31]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.106ns  (logic 0.463ns (41.871%)  route 0.643ns (58.129%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 80567.266 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 80607.422 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.550 80607.422    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X31Y70         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.146 80607.570 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][22]/Q
                         net (fo=2, routed)           0.424 80607.992    PCM_TX/inst/Clock_Divider/Tx_B_R[22]
    SLICE_X35Y75         LUT3 (Prop_lut3_I2_O)        0.045 80608.039 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2__0/O
                         net (fo=2, routed)           0.128 80608.164    PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C_0
    SLICE_X35Y76         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.391 f  PCM_TX/inst/FIFO_B/Data_Out_reg[30]_LDC/Q
                         net (fo=1, routed)           0.091 80608.484    PCM_TX/inst/FIFO_B/Data_Out_reg[30]_LDC_n_0
    SLICE_X34Y76         LUT3 (Prop_lut3_I1_O)        0.045 80608.531 r  PCM_TX/inst/FIFO_B/Data_Out[31]_C_i_1__0/O
                         net (fo=2, routed)           0.000 80608.531    PCM_TX/inst/FIFO_B/p_2_in[31]
    SLICE_X34Y76         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[31]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.816 80567.266    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X34Y76         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[31]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.266    
                         clock uncertainty            0.085 80567.352    
    SLICE_X34Y76         FDCE (Hold_fdce_C_D)         0.125 80567.477    PCM_TX/inst/FIFO_B/Data_Out_reg[31]_C
  -------------------------------------------------------------------
                         required time                      -80567.477    
                         arrival time                       80608.539    
  -------------------------------------------------------------------
                         slack                                 41.060    

Slack (MET) :             41.065ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][5]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[46]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.056ns  (logic 0.463ns (43.829%)  route 0.593ns (56.172%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 80567.305 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 80607.461 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.585 80607.461    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X37Y18         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.146 80607.609 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[7][5]/Q
                         net (fo=2, routed)           0.146 80607.758    PCM_TX/inst/Clock_Divider/Tx_D_L[5]
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.045 80607.805 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_2__2/O
                         net (fo=2, routed)           0.159 80607.961    PCM_TX/inst/FIFO_D/Data_Out_reg[45]_C_0
    SLICE_X39Y11         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.188 f  PCM_TX/inst/FIFO_D/Data_Out_reg[45]_LDC/Q
                         net (fo=1, routed)           0.105 80608.289    PCM_TX/inst/FIFO_D/Data_Out_reg[45]_LDC_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I1_O)        0.045 80608.336 r  PCM_TX/inst/FIFO_D/Data_Out[46]_C_i_1__2/O
                         net (fo=2, routed)           0.183 80608.516    PCM_TX/inst/FIFO_D/p_2_in[46]
    SLICE_X38Y13         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[46]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.854 80567.305    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X38Y13         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[46]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.305    
                         clock uncertainty            0.085 80567.391    
    SLICE_X38Y13         FDCE (Hold_fdce_C_D)         0.068 80567.461    PCM_TX/inst/FIFO_D/Data_Out_reg[46]_C
  -------------------------------------------------------------------
                         required time                      -80567.461    
                         arrival time                       80608.523    
  -------------------------------------------------------------------
                         slack                                 41.065    

Slack (MET) :             41.075ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.079ns  (logic 0.484ns (44.874%)  route 0.595ns (55.126%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.558 80607.430    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X32Y31         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.167 80607.594 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[0][0]/Q
                         net (fo=2, routed)           0.095 80607.688    PCM_TX/inst/Clock_Divider/Tx_A_R[0]
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.045 80607.734 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2/O
                         net (fo=1, routed)           0.176 80607.914    PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P_1
    SLICE_X33Y28         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.141 f  PCM_TX/inst/FIFO_A/Data_Out_reg[8]_LDC/Q
                         net (fo=1, routed)           0.112 80608.250    PCM_TX/inst/FIFO_A/Data_Out_reg[8]_LDC_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.045 80608.297 f  PCM_TX/inst/FIFO_A/Data_Out[9]_C_i_1/O
                         net (fo=2, routed)           0.211 80608.508    PCM_TX/inst/FIFO_A/p_2_in[9]
    SLICE_X29Y31         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.822 80567.273    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X29Y31         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.085 80567.359    
    SLICE_X29Y31         FDPE (Hold_fdpe_C_D)         0.085 80567.445    PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P
  -------------------------------------------------------------------
                         required time                      -80567.445    
                         arrival time                       80608.516    
  -------------------------------------------------------------------
                         slack                                 41.075    

Slack (MET) :             41.079ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][19]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[28]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.112ns  (logic 0.484ns (43.507%)  route 0.628ns (56.493%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns = ( 80567.266 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 80607.438 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.560 80607.438    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X32Y51         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.167 80607.602 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[14][19]/Q
                         net (fo=2, routed)           0.193 80607.797    PCM_TX/inst/Clock_Divider/Tx_H_R[19]
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.045 80607.844 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2__6/O
                         net (fo=2, routed)           0.348 80608.195    PCM_TX/inst/FIFO_H/Data_Out_reg[27]_C_0
    SLICE_X35Y74         LDCE (SetClr_ldce_CLR_Q)     0.227 80608.422 f  PCM_TX/inst/FIFO_H/Data_Out_reg[27]_LDC/Q
                         net (fo=1, routed)           0.087 80608.508    PCM_TX/inst/FIFO_H/Data_Out_reg[27]_LDC_n_0
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.045 80608.555 r  PCM_TX/inst/FIFO_H/Data_Out[28]_C_i_1__6/O
                         net (fo=2, routed)           0.000 80608.555    PCM_TX/inst/FIFO_H/p_2_in[28]
    SLICE_X34Y74         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[28]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.815 80567.266    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X34Y74         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[28]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.266    
                         clock uncertainty            0.085 80567.352    
    SLICE_X34Y74         FDCE (Hold_fdce_C_D)         0.124 80567.477    PCM_TX/inst/FIFO_H/Data_Out_reg[28]_C
  -------------------------------------------------------------------
                         required time                      -80567.469    
                         arrival time                       80608.555    
  -------------------------------------------------------------------
                         slack                                 41.079    

Slack (MET) :             41.079ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][22]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[63]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        1.076ns  (logic 0.465ns (43.231%)  route 0.611ns (56.770%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 80607.453 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.582 80607.453    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X39Y63         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.146 80607.602 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][22]/Q
                         net (fo=2, routed)           0.337 80607.938    PCM_TX/inst/Clock_Divider/Tx_E_L[22]
    SLICE_X35Y63         LUT3 (Prop_lut3_I2_O)        0.045 80607.984 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2__3/O
                         net (fo=2, routed)           0.192 80608.180    PCM_TX/inst/FIFO_E/Data_Out_reg[62]_C_0
    SLICE_X34Y64         LDCE (SetClr_ldce_CLR_Q)     0.229 80608.406 f  PCM_TX/inst/FIFO_E/Data_Out_reg[62]_LDC/Q
                         net (fo=1, routed)           0.082 80608.492    PCM_TX/inst/FIFO_E/Data_Out_reg[62]_LDC_n_0
    SLICE_X35Y64         LUT3 (Prop_lut3_I1_O)        0.045 80608.539 r  PCM_TX/inst/FIFO_E/Data_Out[63]_C_i_1__3/O
                         net (fo=2, routed)           0.000 80608.539    PCM_TX/inst/FIFO_E/p_2_in[63]
    SLICE_X35Y64         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[63]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.826 80567.281    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X35Y64         FDCE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[63]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.085 80567.367    
    SLICE_X35Y64         FDCE (Hold_fdce_C_D)         0.098 80567.469    PCM_TX/inst/FIFO_E/Data_Out_reg[63]_C
  -------------------------------------------------------------------
                         required time                      -80567.461    
                         arrival time                       80608.539    
  -------------------------------------------------------------------
                         slack                                 41.079    





---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  LRCK

Setup :           24  Failing Endpoints,  Worst Slack       -1.849ns,  Total Violation      -42.408ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.849ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][8]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.673ns  (logic 0.580ns (34.660%)  route 1.093ns (65.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 20834.955 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.676 20834.955    SigBuff/clk_out1
    SLICE_X27Y3          FDRE                                         r  SigBuff/BUFFER_D[0][8]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.456 20835.410 r  SigBuff/BUFFER_D[0][8]_i_1_psbram_1/Q
                         net (fo=1, routed)           1.093 20836.504    SigBuff/douta[8]
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.124 20836.627 r  SigBuff/BUFFER_D[0][8]_i_1/O
                         net (fo=1, routed)           0.000 20836.627    SigBuff/Tx_Data[16]
    SLICE_X27Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.499 20834.834    SigBuff/LRCK
    SLICE_X27Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[0][8]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.085 20834.750    
    SLICE_X27Y4          FDRE (Setup_fdre_C_D)        0.031 20834.781    SigBuff/BUFFER_D_reg[0][8]
  -------------------------------------------------------------------
                         required time                      20834.779    
                         arrival time                       -20836.627    
  -------------------------------------------------------------------
                         slack                                 -1.849    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][16]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.668ns  (logic 0.718ns (43.047%)  route 0.950ns (56.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 20834.955 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.675 20834.955    SigBuff/clk_out1
    SLICE_X26Y7          FDRE                                         r  SigBuff/BUFFER_D[0][16]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDRE (Prop_fdre_C_Q)         0.419 20835.375 r  SigBuff/BUFFER_D[0][16]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.950 20836.324    SigBuff/BUFFER_D_reg[0][23]_1[16]
    SLICE_X26Y6          LUT6 (Prop_lut6_I2_O)        0.299 20836.623 r  SigBuff/BUFFER_D[0][16]_i_1/O
                         net (fo=1, routed)           0.000 20836.623    SigBuff/Tx_Data[24]
    SLICE_X26Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.499 20834.834    SigBuff/LRCK
    SLICE_X26Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[0][16]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.085 20834.750    
    SLICE_X26Y6          FDRE (Setup_fdre_C_D)        0.031 20834.781    SigBuff/BUFFER_D_reg[0][16]
  -------------------------------------------------------------------
                         required time                      20834.779    
                         arrival time                       -20836.621    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.840ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][21]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.665ns  (logic 0.718ns (43.133%)  route 0.947ns (56.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 20834.955 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.676 20834.955    SigBuff/clk_out1
    SLICE_X26Y4          FDRE                                         r  SigBuff/BUFFER_D[0][21]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.419 20835.375 r  SigBuff/BUFFER_D[0][21]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.947 20836.322    SigBuff/BUFFER_D_reg[0][23]_2[21]
    SLICE_X26Y5          LUT6 (Prop_lut6_I5_O)        0.299 20836.621 r  SigBuff/BUFFER_D[0][21]_i_1/O
                         net (fo=1, routed)           0.000 20836.621    SigBuff/Tx_Data[29]
    SLICE_X26Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.499 20834.834    SigBuff/LRCK
    SLICE_X26Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][21]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.085 20834.750    
    SLICE_X26Y5          FDRE (Setup_fdre_C_D)        0.031 20834.781    SigBuff/BUFFER_D_reg[0][21]
  -------------------------------------------------------------------
                         required time                      20834.779    
                         arrival time                       -20836.619    
  -------------------------------------------------------------------
                         slack                                 -1.840    

Slack (VIOLATED) :        -1.835ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][10]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.657ns  (logic 0.716ns (43.199%)  route 0.941ns (56.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 20834.955 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.676 20834.955    SigBuff/clk_out1
    SLICE_X27Y3          FDRE                                         r  SigBuff/BUFFER_D[0][10]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.419 20835.375 r  SigBuff/BUFFER_D[0][10]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.941 20836.316    SigBuff/BUFFER_D_reg[0][23]_2[10]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.297 20836.613 r  SigBuff/BUFFER_D[0][10]_i_1/O
                         net (fo=1, routed)           0.000 20836.613    SigBuff/Tx_Data[18]
    SLICE_X27Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.499 20834.834    SigBuff/LRCK
    SLICE_X27Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[0][10]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.085 20834.750    
    SLICE_X27Y4          FDRE (Setup_fdre_C_D)        0.029 20834.779    SigBuff/BUFFER_D_reg[0][10]
  -------------------------------------------------------------------
                         required time                      20834.777    
                         arrival time                       -20836.613    
  -------------------------------------------------------------------
                         slack                                 -1.835    

Slack (VIOLATED) :        -1.834ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][9]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.656ns  (logic 0.715ns (43.174%)  route 0.941ns (56.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 20834.957 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677 20834.957    SigBuff/clk_out1
    SLICE_X27Y2          FDRE                                         r  SigBuff/BUFFER_D[0][9]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.419 20835.377 r  SigBuff/BUFFER_D[0][9]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.941 20836.318    SigBuff/BUFFER_D_reg[0][23]_1[9]
    SLICE_X26Y2          LUT6 (Prop_lut6_I2_O)        0.296 20836.615 r  SigBuff/BUFFER_D[0][9]_i_1/O
                         net (fo=1, routed)           0.000 20836.615    SigBuff/Tx_Data[17]
    SLICE_X26Y2          FDRE                                         r  SigBuff/BUFFER_D_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.500 20834.834    SigBuff/LRCK
    SLICE_X26Y2          FDRE                                         r  SigBuff/BUFFER_D_reg[0][9]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.085 20834.750    
    SLICE_X26Y2          FDRE (Setup_fdre_C_D)        0.029 20834.779    SigBuff/BUFFER_D_reg[0][9]
  -------------------------------------------------------------------
                         required time                      20834.777    
                         arrival time                       -20836.611    
  -------------------------------------------------------------------
                         slack                                 -1.834    

Slack (VIOLATED) :        -1.824ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][7]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.648ns  (logic 0.715ns (43.379%)  route 0.933ns (56.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 20834.955 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.676 20834.955    SigBuff/clk_out1
    SLICE_X27Y6          FDRE                                         r  SigBuff/BUFFER_D[0][7]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.419 20835.375 r  SigBuff/BUFFER_D[0][7]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.933 20836.309    SigBuff/BUFFER_D_reg[0][23]_2[7]
    SLICE_X26Y6          LUT6 (Prop_lut6_I5_O)        0.296 20836.605 r  SigBuff/BUFFER_D[0][7]_i_1/O
                         net (fo=1, routed)           0.000 20836.605    SigBuff/Tx_Data[15]
    SLICE_X26Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.499 20834.834    SigBuff/LRCK
    SLICE_X26Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[0][7]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.085 20834.750    
    SLICE_X26Y6          FDRE (Setup_fdre_C_D)        0.031 20834.781    SigBuff/BUFFER_D_reg[0][7]
  -------------------------------------------------------------------
                         required time                      20834.779    
                         arrival time                       -20836.604    
  -------------------------------------------------------------------
                         slack                                 -1.824    

Slack (VIOLATED) :        -1.817ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][17]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.687ns  (logic 0.580ns (34.378%)  route 1.107ns (65.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 20834.957 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.677 20834.957    SigBuff/clk_out1
    SLICE_X27Y2          FDRE                                         r  SigBuff/BUFFER_D[0][17]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.456 20835.412 r  SigBuff/BUFFER_D[0][17]_i_1_psbram_1/Q
                         net (fo=1, routed)           1.107 20836.520    SigBuff/douta[17]
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.124 20836.643 r  SigBuff/BUFFER_D[0][17]_i_1/O
                         net (fo=1, routed)           0.000 20836.643    SigBuff/Tx_Data[25]
    SLICE_X28Y2          FDRE                                         r  SigBuff/BUFFER_D_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.500 20834.834    SigBuff/LRCK
    SLICE_X28Y2          FDRE                                         r  SigBuff/BUFFER_D_reg[0][17]/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.085 20834.750    
    SLICE_X28Y2          FDRE (Setup_fdre_C_D)        0.077 20834.826    SigBuff/BUFFER_D_reg[0][17]
  -------------------------------------------------------------------
                         required time                      20834.826    
                         arrival time                       -20836.643    
  -------------------------------------------------------------------
                         slack                                 -1.817    

Slack (VIOLATED) :        -1.814ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][15]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.636ns  (logic 0.642ns (39.230%)  route 0.994ns (60.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 20834.830 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 20834.951 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672 20834.951    SigBuff/clk_out1
    SLICE_X24Y5          FDRE                                         r  SigBuff/BUFFER_D[0][15]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.518 20835.469 r  SigBuff/BUFFER_D[0][15]_i_1_psbram/Q
                         net (fo=1, routed)           0.994 20836.463    SigBuff/BUFFER_D_reg[0][23]_0[15]
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124 20836.586 r  SigBuff/BUFFER_D[0][15]_i_1/O
                         net (fo=1, routed)           0.000 20836.586    SigBuff/Tx_Data[23]
    SLICE_X25Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.495 20834.830    SigBuff/LRCK
    SLICE_X25Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][15]/C
                         clock pessimism              0.000 20834.830    
                         clock uncertainty           -0.085 20834.746    
    SLICE_X25Y5          FDRE (Setup_fdre_C_D)        0.029 20834.775    SigBuff/BUFFER_D_reg[0][15]
  -------------------------------------------------------------------
                         required time                      20834.773    
                         arrival time                       -20836.588    
  -------------------------------------------------------------------
                         slack                                 -1.814    

Slack (VIOLATED) :        -1.805ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][19]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.629ns  (logic 0.642ns (39.399%)  route 0.987ns (60.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 20834.830 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 20834.951 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672 20834.951    SigBuff/clk_out1
    SLICE_X24Y5          FDRE                                         r  SigBuff/BUFFER_D[0][19]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.518 20835.469 r  SigBuff/BUFFER_D[0][19]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.987 20836.457    SigBuff/BUFFER_D_reg[0][23]_2[19]
    SLICE_X25Y5          LUT6 (Prop_lut6_I5_O)        0.124 20836.580 r  SigBuff/BUFFER_D[0][19]_i_1/O
                         net (fo=1, routed)           0.000 20836.580    SigBuff/Tx_Data[27]
    SLICE_X25Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.495 20834.830    SigBuff/LRCK
    SLICE_X25Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][19]/C
                         clock pessimism              0.000 20834.830    
                         clock uncertainty           -0.085 20834.746    
    SLICE_X25Y5          FDRE (Setup_fdre_C_D)        0.031 20834.777    SigBuff/BUFFER_D_reg[0][19]
  -------------------------------------------------------------------
                         required time                      20834.775    
                         arrival time                       -20836.580    
  -------------------------------------------------------------------
                         slack                                 -1.805    

Slack (VIOLATED) :        -1.790ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D[0][13]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.611ns  (logic 0.642ns (39.845%)  route 0.969ns (60.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 20834.832 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 20834.955 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.676 20834.955    SigBuff/clk_out1
    SLICE_X28Y7          FDRE                                         r  SigBuff/BUFFER_D[0][13]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDRE (Prop_fdre_C_Q)         0.518 20835.473 r  SigBuff/BUFFER_D[0][13]_i_1_psbram_1/Q
                         net (fo=1, routed)           0.969 20836.441    SigBuff/douta[13]
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124 20836.564 r  SigBuff/BUFFER_D[0][13]_i_1/O
                         net (fo=1, routed)           0.000 20836.564    SigBuff/Tx_Data[21]
    SLICE_X27Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.498 20834.832    SigBuff/LRCK
    SLICE_X27Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[0][13]/C
                         clock pessimism              0.000 20834.832    
                         clock uncertainty           -0.085 20834.748    
    SLICE_X27Y7          FDRE (Setup_fdre_C_D)        0.029 20834.777    SigBuff/BUFFER_D_reg[0][13]
  -------------------------------------------------------------------
                         required time                      20834.775    
                         arrival time                       -20836.566    
  -------------------------------------------------------------------
                         slack                                 -1.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][5]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.226ns (47.435%)  route 0.250ns (52.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.562     0.562    SigBuff/clk_out1
    SLICE_X25Y4          FDRE                                         r  SigBuff/BUFFER_D[0][5]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  SigBuff/BUFFER_D[0][5]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.250     0.940    SigBuff/BUFFER_D_reg[0][23]_2[5]
    SLICE_X25Y5          LUT6 (Prop_lut6_I5_O)        0.098     1.038 r  SigBuff/BUFFER_D[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.038    SigBuff/Tx_Data[13]
    SLICE_X25Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.828     0.828    SigBuff/LRCK
    SLICE_X25Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][5]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.085     0.913    
    SLICE_X25Y5          FDRE (Hold_fdre_C_D)         0.092     1.005    SigBuff/BUFFER_D_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][19]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.227ns (46.891%)  route 0.257ns (53.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.562     0.562    SigBuff/clk_out1
    SLICE_X25Y6          FDRE                                         r  SigBuff/BUFFER_D[0][19]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y6          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  SigBuff/BUFFER_D[0][19]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.257     0.947    SigBuff/BUFFER_D_reg[0][23]_1[19]
    SLICE_X25Y5          LUT6 (Prop_lut6_I2_O)        0.099     1.046 r  SigBuff/BUFFER_D[0][19]_i_1/O
                         net (fo=1, routed)           0.000     1.046    SigBuff/Tx_Data[27]
    SLICE_X25Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.828     0.828    SigBuff/LRCK
    SLICE_X25Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][19]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.085     0.913    
    SLICE_X25Y5          FDRE (Hold_fdre_C_D)         0.092     1.005    SigBuff/BUFFER_D_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][23]_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.514%)  route 0.310ns (62.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.565     0.565    SigBuff/clk_out1
    SLICE_X27Y5          FDRE                                         r  SigBuff/BUFFER_D[0][23]_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SigBuff/BUFFER_D[0][23]_i_1_psbram/Q
                         net (fo=1, routed)           0.310     1.015    SigBuff/BUFFER_D_reg[0][23]_0[23]
    SLICE_X27Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.060 r  SigBuff/BUFFER_D[0][23]_i_1/O
                         net (fo=1, routed)           0.000     1.060    SigBuff/Tx_Data[31]
    SLICE_X27Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.830     0.830    SigBuff/LRCK
    SLICE_X27Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[0][23]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.085     0.915    
    SLICE_X27Y7          FDRE (Hold_fdre_C_D)         0.092     1.007    SigBuff/BUFFER_D_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][10]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.506%)  route 0.310ns (62.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.565     0.565    SigBuff/clk_out1
    SLICE_X27Y3          FDRE                                         r  SigBuff/BUFFER_D[0][10]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SigBuff/BUFFER_D[0][10]_i_1_psbram_1/Q
                         net (fo=1, routed)           0.310     1.016    SigBuff/douta[10]
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.045     1.061 r  SigBuff/BUFFER_D[0][10]_i_1/O
                         net (fo=1, routed)           0.000     1.061    SigBuff/Tx_Data[18]
    SLICE_X27Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.831     0.831    SigBuff/LRCK
    SLICE_X27Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[0][10]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.085     0.916    
    SLICE_X27Y4          FDRE (Hold_fdre_C_D)         0.091     1.007    SigBuff/BUFFER_D_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][9]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.227ns (45.744%)  route 0.269ns (54.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.566     0.566    SigBuff/clk_out1
    SLICE_X26Y1          FDRE                                         r  SigBuff/BUFFER_D[0][9]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y1          FDRE (Prop_fdre_C_Q)         0.128     0.694 r  SigBuff/BUFFER_D[0][9]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.269     0.963    SigBuff/BUFFER_D_reg[0][23]_2[9]
    SLICE_X26Y2          LUT6 (Prop_lut6_I5_O)        0.099     1.062 r  SigBuff/BUFFER_D[0][9]_i_1/O
                         net (fo=1, routed)           0.000     1.062    SigBuff/Tx_Data[17]
    SLICE_X26Y2          FDRE                                         r  SigBuff/BUFFER_D_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.832     0.832    SigBuff/LRCK
    SLICE_X26Y2          FDRE                                         r  SigBuff/BUFFER_D_reg[0][9]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.085     0.917    
    SLICE_X26Y2          FDRE (Hold_fdre_C_D)         0.091     1.008    SigBuff/BUFFER_D_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][0]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.226ns (45.433%)  route 0.271ns (54.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.565     0.565    SigBuff/clk_out1
    SLICE_X27Y3          FDRE                                         r  SigBuff/BUFFER_D[0][0]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.128     0.693 r  SigBuff/BUFFER_D[0][0]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.271     0.964    SigBuff/BUFFER_D_reg[0][23]_2[0]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.098     1.062 r  SigBuff/BUFFER_D[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.062    SigBuff/Tx_Data[8]
    SLICE_X27Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.831     0.831    SigBuff/LRCK
    SLICE_X27Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[0][0]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.085     0.916    
    SLICE_X27Y4          FDRE (Hold_fdre_C_D)         0.092     1.008    SigBuff/BUFFER_D_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][6]_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.244%)  route 0.342ns (64.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.563     0.563    SigBuff/clk_out1
    SLICE_X29Y10         FDRE                                         r  SigBuff/BUFFER_D[0][6]_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  SigBuff/BUFFER_D[0][6]_i_1_psbram_1/Q
                         net (fo=1, routed)           0.342     1.045    SigBuff/douta[6]
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.090 r  SigBuff/BUFFER_D[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.090    SigBuff/Tx_Data[14]
    SLICE_X28Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.830     0.830    SigBuff/LRCK
    SLICE_X28Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[0][6]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.085     0.915    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.120     1.035    SigBuff/BUFFER_D_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][14]_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.227ns (45.431%)  route 0.273ns (54.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.564     0.564    SigBuff/clk_out1
    SLICE_X27Y8          FDRE                                         r  SigBuff/BUFFER_D[0][14]_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.128     0.692 r  SigBuff/BUFFER_D[0][14]_i_1_psbram_3/Q
                         net (fo=1, routed)           0.273     0.964    SigBuff/BUFFER_D_reg[0][23]_2[14]
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.099     1.063 r  SigBuff/BUFFER_D[0][14]_i_1/O
                         net (fo=1, routed)           0.000     1.063    SigBuff/Tx_Data[22]
    SLICE_X27Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.830     0.830    SigBuff/LRCK
    SLICE_X27Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[0][14]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.085     0.915    
    SLICE_X27Y7          FDRE (Hold_fdre_C_D)         0.092     1.007    SigBuff/BUFFER_D_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][7]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.158%)  route 0.315ns (62.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.565     0.565    SigBuff/clk_out1
    SLICE_X27Y6          FDRE                                         r  SigBuff/BUFFER_D[0][7]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SigBuff/BUFFER_D[0][7]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.315     1.020    SigBuff/BUFFER_D_reg[0][23]_1[7]
    SLICE_X26Y6          LUT6 (Prop_lut6_I2_O)        0.045     1.065 r  SigBuff/BUFFER_D[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.065    SigBuff/Tx_Data[15]
    SLICE_X26Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.831     0.831    SigBuff/LRCK
    SLICE_X26Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[0][7]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.085     0.916    
    SLICE_X26Y6          FDRE (Hold_fdre_C_D)         0.092     1.008    SigBuff/BUFFER_D_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D[0][21]_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.118%)  route 0.315ns (62.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.565     0.565    SigBuff/clk_out1
    SLICE_X26Y4          FDRE                                         r  SigBuff/BUFFER_D[0][21]_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SigBuff/BUFFER_D[0][21]_i_1_psbram_2/Q
                         net (fo=1, routed)           0.315     1.021    SigBuff/BUFFER_D_reg[0][23]_1[21]
    SLICE_X26Y5          LUT6 (Prop_lut6_I2_O)        0.045     1.066 r  SigBuff/BUFFER_D[0][21]_i_1/O
                         net (fo=1, routed)           0.000     1.066    SigBuff/Tx_Data[29]
    SLICE_X26Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.831     0.831    SigBuff/LRCK
    SLICE_X26Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][21]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.085     0.916    
    SLICE_X26Y5          FDRE (Hold_fdre_C_D)         0.092     1.008    SigBuff/BUFFER_D_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  LRCK
  To Clock:  MCK

Setup :            0  Failing Endpoints,  Worst Slack       74.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.921ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.222ns  (MCK rise@62581.219ns - LRCK rise@62499.996ns)
  Data Path Delay:        6.168ns  (logic 1.580ns (25.618%)  route 4.588ns (74.382%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 62582.781 - 62581.219 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 62501.668 - 62499.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)   62499.996 62499.996 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 62499.996 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.673 62501.668    SigBuff/LRCK
    SLICE_X26Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y5          FDRE (Prop_fdre_C_Q)         0.456 62502.125 r  SigBuff/BUFFER_D_reg[0][21]/Q
                         net (fo=2, routed)           3.216 62505.340    SigBuff/BUFFER_D_reg[0]_0[21]
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124 62505.465 r  SigBuff/DATA_out[21]_i_68/O
                         net (fo=1, routed)           0.000 62505.465    SigBuff/DATA_out[21]_i_68_n_0
    SLICE_X30Y46         MUXF7 (Prop_muxf7_I0_O)      0.241 62505.707 r  SigBuff/DATA_out_reg[21]_i_30/O
                         net (fo=1, routed)           0.000 62505.707    SigBuff/DATA_out_reg[21]_i_30_n_0
    SLICE_X30Y46         MUXF8 (Prop_muxf8_I0_O)      0.098 62505.805 r  SigBuff/DATA_out_reg[21]_i_11/O
                         net (fo=1, routed)           1.371 62507.176    SigBuff/DATA_out_reg[21]_i_11_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.319 62507.496 r  SigBuff/DATA_out[21]_i_4/O
                         net (fo=1, routed)           0.000 62507.496    SigBuff/DATA_out[21]_i_4_n_0
    SLICE_X37Y58         MUXF7 (Prop_muxf7_I0_O)      0.238 62507.734 r  SigBuff/DATA_out_reg[21]_i_2/O
                         net (fo=1, routed)           0.000 62507.734    SigBuff/DATA_out_reg[21]_i_2_n_0
    SLICE_X37Y58         MUXF8 (Prop_muxf8_I0_O)      0.104 62507.840 r  SigBuff/DATA_out_reg[21]_i_1/O
                         net (fo=1, routed)           0.000 62507.840    SigBuff/BUFFER_D[21]
    SLICE_X37Y58         FDRE                                         r  SigBuff/DATA_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    62581.219 62581.219 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 62581.219 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.561 62582.781    SigBuff/clk_out1
    SLICE_X37Y58         FDRE                                         r  SigBuff/DATA_out_reg[21]/C
                         clock pessimism              0.000 62582.781    
                         clock uncertainty           -0.085 62582.695    
    SLICE_X37Y58         FDRE (Setup_fdre_C_D)        0.064 62582.758    SigBuff/DATA_out_reg[21]
  -------------------------------------------------------------------
                         required time                      62582.758    
                         arrival time                       -62507.840    
  -------------------------------------------------------------------
                         slack                                 74.921    

Slack (MET) :             75.733ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.222ns  (MCK rise@62581.219ns - LRCK rise@62499.996ns)
  Data Path Delay:        5.308ns  (logic 1.580ns (29.767%)  route 3.728ns (70.233%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 62582.727 - 62581.219 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 62501.664 - 62499.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)   62499.996 62499.996 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 62499.996 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.669 62501.664    SigBuff/LRCK
    SLICE_X25Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDRE (Prop_fdre_C_Q)         0.456 62502.121 r  SigBuff/BUFFER_D_reg[0][15]/Q
                         net (fo=2, routed)           2.629 62504.750    SigBuff/BUFFER_D_reg[0]_0[15]
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124 62504.875 r  SigBuff/DATA_out[15]_i_68/O
                         net (fo=1, routed)           0.000 62504.875    SigBuff/DATA_out[15]_i_68_n_0
    SLICE_X7Y42          MUXF7 (Prop_muxf7_I0_O)      0.238 62505.113 r  SigBuff/DATA_out_reg[15]_i_30/O
                         net (fo=1, routed)           0.000 62505.113    SigBuff/DATA_out_reg[15]_i_30_n_0
    SLICE_X7Y42          MUXF8 (Prop_muxf8_I0_O)      0.104 62505.219 r  SigBuff/DATA_out_reg[15]_i_11/O
                         net (fo=1, routed)           1.099 62506.316    SigBuff/DATA_out_reg[15]_i_11_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.316 62506.633 r  SigBuff/DATA_out[15]_i_4/O
                         net (fo=1, routed)           0.000 62506.633    SigBuff/DATA_out[15]_i_4_n_0
    SLICE_X7Y46          MUXF7 (Prop_muxf7_I0_O)      0.238 62506.871 r  SigBuff/DATA_out_reg[15]_i_2/O
                         net (fo=1, routed)           0.000 62506.871    SigBuff/DATA_out_reg[15]_i_2_n_0
    SLICE_X7Y46          MUXF8 (Prop_muxf8_I0_O)      0.104 62506.977 r  SigBuff/DATA_out_reg[15]_i_1/O
                         net (fo=1, routed)           0.000 62506.977    SigBuff/BUFFER_D[15]
    SLICE_X7Y46          FDRE                                         r  SigBuff/DATA_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    62581.219 62581.219 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 62581.219 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.509 62582.727    SigBuff/clk_out1
    SLICE_X7Y46          FDRE                                         r  SigBuff/DATA_out_reg[15]/C
                         clock pessimism              0.000 62582.727    
                         clock uncertainty           -0.085 62582.641    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)        0.064 62582.703    SigBuff/DATA_out_reg[15]
  -------------------------------------------------------------------
                         required time                      62582.707    
                         arrival time                       -62506.973    
  -------------------------------------------------------------------
                         slack                                 75.733    

Slack (MET) :             75.812ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.222ns  (MCK rise@62581.219ns - LRCK rise@62499.996ns)
  Data Path Delay:        5.222ns  (logic 1.580ns (30.258%)  route 3.642ns (69.742%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 62582.723 - 62581.219 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 62501.668 - 62499.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)   62499.996 62499.996 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 62499.996 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.672 62501.668    SigBuff/LRCK
    SLICE_X27Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.456 62502.125 r  SigBuff/BUFFER_D_reg[0][13]/Q
                         net (fo=2, routed)           2.364 62504.488    SigBuff/BUFFER_D_reg[0]_0[13]
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124 62504.613 r  SigBuff/DATA_out[13]_i_68/O
                         net (fo=1, routed)           0.000 62504.613    SigBuff/DATA_out[13]_i_68_n_0
    SLICE_X23Y58         MUXF7 (Prop_muxf7_I0_O)      0.238 62504.852 r  SigBuff/DATA_out_reg[13]_i_30/O
                         net (fo=1, routed)           0.000 62504.852    SigBuff/DATA_out_reg[13]_i_30_n_0
    SLICE_X23Y58         MUXF8 (Prop_muxf8_I0_O)      0.104 62504.957 r  SigBuff/DATA_out_reg[13]_i_11/O
                         net (fo=1, routed)           1.278 62506.234    SigBuff/DATA_out_reg[13]_i_11_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.316 62506.551 r  SigBuff/DATA_out[13]_i_4/O
                         net (fo=1, routed)           0.000 62506.551    SigBuff/DATA_out[13]_i_4_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I0_O)      0.238 62506.789 r  SigBuff/DATA_out_reg[13]_i_2/O
                         net (fo=1, routed)           0.000 62506.789    SigBuff/DATA_out_reg[13]_i_2_n_0
    SLICE_X14Y46         MUXF8 (Prop_muxf8_I0_O)      0.104 62506.895 r  SigBuff/DATA_out_reg[13]_i_1/O
                         net (fo=1, routed)           0.000 62506.895    SigBuff/BUFFER_D[13]
    SLICE_X14Y46         FDRE                                         r  SigBuff/DATA_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    62581.219 62581.219 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 62581.219 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.504 62582.723    SigBuff/clk_out1
    SLICE_X14Y46         FDRE                                         r  SigBuff/DATA_out_reg[13]/C
                         clock pessimism              0.000 62582.723    
                         clock uncertainty           -0.085 62582.637    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.064 62582.699    SigBuff/DATA_out_reg[13]
  -------------------------------------------------------------------
                         required time                      62582.703    
                         arrival time                       -62506.887    
  -------------------------------------------------------------------
                         slack                                 75.812    

Slack (MET) :             75.868ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.222ns  (MCK rise@62581.219ns - LRCK rise@62499.996ns)
  Data Path Delay:        5.165ns  (logic 1.642ns (31.792%)  route 3.523ns (68.208%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 62582.723 - 62581.219 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 62501.668 - 62499.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)   62499.996 62499.996 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 62499.996 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.673 62501.668    SigBuff/LRCK
    SLICE_X28Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.518 62502.188 r  SigBuff/BUFFER_D_reg[0][6]/Q
                         net (fo=2, routed)           2.715 62504.902    SigBuff/BUFFER_D_reg[0]_0[6]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124 62505.027 r  SigBuff/DATA_out[6]_i_68/O
                         net (fo=1, routed)           0.000 62505.027    SigBuff/DATA_out[6]_i_68_n_0
    SLICE_X5Y35          MUXF7 (Prop_muxf7_I0_O)      0.238 62505.266 r  SigBuff/DATA_out_reg[6]_i_30/O
                         net (fo=1, routed)           0.000 62505.266    SigBuff/DATA_out_reg[6]_i_30_n_0
    SLICE_X5Y35          MUXF8 (Prop_muxf8_I0_O)      0.104 62505.371 r  SigBuff/DATA_out_reg[6]_i_11/O
                         net (fo=1, routed)           0.807 62506.180    SigBuff/DATA_out_reg[6]_i_11_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I5_O)        0.316 62506.496 r  SigBuff/DATA_out[6]_i_4/O
                         net (fo=1, routed)           0.000 62506.496    SigBuff/DATA_out[6]_i_4_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_I0_O)      0.238 62506.734 r  SigBuff/DATA_out_reg[6]_i_2/O
                         net (fo=1, routed)           0.000 62506.734    SigBuff/DATA_out_reg[6]_i_2_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I0_O)      0.104 62506.840 r  SigBuff/DATA_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000 62506.840    SigBuff/BUFFER_D[6]
    SLICE_X7Y37          FDRE                                         r  SigBuff/DATA_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    62581.219 62581.219 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 62581.219 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.505 62582.723    SigBuff/clk_out1
    SLICE_X7Y37          FDRE                                         r  SigBuff/DATA_out_reg[6]/C
                         clock pessimism              0.000 62582.723    
                         clock uncertainty           -0.085 62582.637    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.064 62582.699    SigBuff/DATA_out_reg[6]
  -------------------------------------------------------------------
                         required time                      62582.703    
                         arrival time                       -62506.836    
  -------------------------------------------------------------------
                         slack                                 75.868    

Slack (MET) :             75.888ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.222ns  (MCK rise@62581.219ns - LRCK rise@62499.996ns)
  Data Path Delay:        5.126ns  (logic 1.580ns (30.823%)  route 3.546ns (69.177%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 62582.703 - 62581.219 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 62501.668 - 62499.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)   62499.996 62499.996 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 62499.996 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.672 62501.668    SigBuff/LRCK
    SLICE_X27Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.456 62502.125 r  SigBuff/BUFFER_D_reg[0][14]/Q
                         net (fo=2, routed)           2.490 62504.613    SigBuff/BUFFER_D_reg[0]_0[14]
    SLICE_X26Y68         LUT6 (Prop_lut6_I5_O)        0.124 62504.738 r  SigBuff/DATA_out[14]_i_68/O
                         net (fo=1, routed)           0.000 62504.738    SigBuff/DATA_out[14]_i_68_n_0
    SLICE_X26Y68         MUXF7 (Prop_muxf7_I0_O)      0.238 62504.977 r  SigBuff/DATA_out_reg[14]_i_30/O
                         net (fo=1, routed)           0.000 62504.977    SigBuff/DATA_out_reg[14]_i_30_n_0
    SLICE_X26Y68         MUXF8 (Prop_muxf8_I0_O)      0.104 62505.082 r  SigBuff/DATA_out_reg[14]_i_11/O
                         net (fo=1, routed)           1.056 62506.137    SigBuff/DATA_out_reg[14]_i_11_n_0
    SLICE_X27Y58         LUT6 (Prop_lut6_I5_O)        0.316 62506.453 r  SigBuff/DATA_out[14]_i_4/O
                         net (fo=1, routed)           0.000 62506.453    SigBuff/DATA_out[14]_i_4_n_0
    SLICE_X27Y58         MUXF7 (Prop_muxf7_I0_O)      0.238 62506.691 r  SigBuff/DATA_out_reg[14]_i_2/O
                         net (fo=1, routed)           0.000 62506.691    SigBuff/DATA_out_reg[14]_i_2_n_0
    SLICE_X27Y58         MUXF8 (Prop_muxf8_I0_O)      0.104 62506.797 r  SigBuff/DATA_out_reg[14]_i_1/O
                         net (fo=1, routed)           0.000 62506.797    SigBuff/BUFFER_D[14]
    SLICE_X27Y58         FDRE                                         r  SigBuff/DATA_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    62581.219 62581.219 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 62581.219 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.485 62582.703    SigBuff/clk_out1
    SLICE_X27Y58         FDRE                                         r  SigBuff/DATA_out_reg[14]/C
                         clock pessimism              0.000 62582.703    
                         clock uncertainty           -0.085 62582.617    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.064 62582.680    SigBuff/DATA_out_reg[14]
  -------------------------------------------------------------------
                         required time                      62582.680    
                         arrival time                       -62506.793    
  -------------------------------------------------------------------
                         slack                                 75.888    

Slack (MET) :             75.905ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.222ns  (MCK rise@62581.219ns - LRCK rise@62499.996ns)
  Data Path Delay:        5.125ns  (logic 1.580ns (30.831%)  route 3.545ns (69.169%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 62582.719 - 62581.219 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 62501.668 - 62499.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)   62499.996 62499.996 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 62499.996 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.673 62501.668    SigBuff/LRCK
    SLICE_X27Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.456 62502.125 r  SigBuff/BUFFER_D_reg[0][4]/Q
                         net (fo=2, routed)           2.540 62504.664    SigBuff/BUFFER_D_reg[0]_0[4]
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124 62504.789 r  SigBuff/DATA_out[4]_i_68/O
                         net (fo=1, routed)           0.000 62504.789    SigBuff/DATA_out[4]_i_68_n_0
    SLICE_X17Y32         MUXF7 (Prop_muxf7_I0_O)      0.238 62505.027 r  SigBuff/DATA_out_reg[4]_i_30/O
                         net (fo=1, routed)           0.000 62505.027    SigBuff/DATA_out_reg[4]_i_30_n_0
    SLICE_X17Y32         MUXF8 (Prop_muxf8_I0_O)      0.104 62505.133 r  SigBuff/DATA_out_reg[4]_i_11/O
                         net (fo=1, routed)           1.004 62506.137    SigBuff/DATA_out_reg[4]_i_11_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I5_O)        0.316 62506.453 r  SigBuff/DATA_out[4]_i_4/O
                         net (fo=1, routed)           0.000 62506.453    SigBuff/DATA_out[4]_i_4_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.238 62506.691 r  SigBuff/DATA_out_reg[4]_i_2/O
                         net (fo=1, routed)           0.000 62506.691    SigBuff/DATA_out_reg[4]_i_2_n_0
    SLICE_X17Y39         MUXF8 (Prop_muxf8_I0_O)      0.104 62506.797 r  SigBuff/DATA_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000 62506.797    SigBuff/BUFFER_D[4]
    SLICE_X17Y39         FDRE                                         r  SigBuff/DATA_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    62581.219 62581.219 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 62581.219 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.501 62582.719    SigBuff/clk_out1
    SLICE_X17Y39         FDRE                                         r  SigBuff/DATA_out_reg[4]/C
                         clock pessimism              0.000 62582.719    
                         clock uncertainty           -0.085 62582.633    
    SLICE_X17Y39         FDRE (Setup_fdre_C_D)        0.064 62582.695    SigBuff/DATA_out_reg[4]
  -------------------------------------------------------------------
                         required time                      62582.703    
                         arrival time                       -62506.793    
  -------------------------------------------------------------------
                         slack                                 75.905    

Slack (MET) :             76.137ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.222ns  (MCK rise@62581.219ns - LRCK rise@62499.996ns)
  Data Path Delay:        4.951ns  (logic 1.580ns (31.914%)  route 3.371ns (68.086%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 62582.777 - 62581.219 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 62501.668 - 62499.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)   62499.996 62499.996 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 62499.996 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        1.672 62501.668    SigBuff/LRCK
    SLICE_X27Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.456 62502.125 r  SigBuff/BUFFER_D_reg[0][23]/Q
                         net (fo=2, routed)           2.378 62504.504    SigBuff/BUFFER_D_reg[0]_0[23]
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124 62504.629 r  SigBuff/DATA_out[23]_i_68/O
                         net (fo=1, routed)           0.000 62504.629    SigBuff/DATA_out[23]_i_68_n_0
    SLICE_X29Y61         MUXF7 (Prop_muxf7_I0_O)      0.238 62504.867 r  SigBuff/DATA_out_reg[23]_i_30/O
                         net (fo=1, routed)           0.000 62504.867    SigBuff/DATA_out_reg[23]_i_30_n_0
    SLICE_X29Y61         MUXF8 (Prop_muxf8_I0_O)      0.104 62504.973 r  SigBuff/DATA_out_reg[23]_i_11/O
                         net (fo=1, routed)           0.993 62505.965    SigBuff/DATA_out_reg[23]_i_11_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.316 62506.281 r  SigBuff/DATA_out[23]_i_4/O
                         net (fo=1, routed)           0.000 62506.281    SigBuff/DATA_out[23]_i_4_n_0
    SLICE_X39Y61         MUXF7 (Prop_muxf7_I0_O)      0.238 62506.520 r  SigBuff/DATA_out_reg[23]_i_2/O
                         net (fo=1, routed)           0.000 62506.520    SigBuff/DATA_out_reg[23]_i_2_n_0
    SLICE_X39Y61         MUXF8 (Prop_muxf8_I0_O)      0.104 62506.625 r  SigBuff/DATA_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000 62506.625    SigBuff/BUFFER_D[23]
    SLICE_X39Y61         FDRE                                         r  SigBuff/DATA_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    62581.219 62581.219 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 62581.219 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.559 62582.777    SigBuff/clk_out1
    SLICE_X39Y61         FDRE                                         r  SigBuff/DATA_out_reg[23]/C
                         clock pessimism              0.000 62582.777    
                         clock uncertainty           -0.085 62582.691    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.064 62582.754    SigBuff/DATA_out_reg[23]
  -------------------------------------------------------------------
                         required time                      62582.754    
                         arrival time                       -62506.617    
  -------------------------------------------------------------------
                         slack                                 76.137    

Slack (MET) :             76.151ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[0]_rep__4/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        5.937ns  (logic 0.124ns (2.089%)  route 5.814ns (97.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 72999.359 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        2.187 72918.852    nolabel_line144/Tapper/LRCK
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124 72918.977 f  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          3.627 72922.602    nolabel_line144/Tapper/Reset_Flag
    SLICE_X30Y6          FDRE                                         f  nolabel_line144/Tapper/Read_Addr_reg[0]_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.502 72999.359    nolabel_line144/Tapper/clk_out1
    SLICE_X30Y6          FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[0]_rep__4/C
                         clock pessimism              0.000 72999.359    
                         clock uncertainty           -0.085 72999.273    
    SLICE_X30Y6          FDRE (Setup_fdre_C_R)       -0.524 72998.750    nolabel_line144/Tapper/Read_Addr_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                      72998.750    
                         arrival time                       -72922.602    
  -------------------------------------------------------------------
                         slack                                 76.151    

Slack (MET) :             76.151ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[0]_rep__5/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        5.937ns  (logic 0.124ns (2.089%)  route 5.814ns (97.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 72999.359 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        2.187 72918.852    nolabel_line144/Tapper/LRCK
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124 72918.977 f  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          3.627 72922.602    nolabel_line144/Tapper/Reset_Flag
    SLICE_X30Y6          FDRE                                         f  nolabel_line144/Tapper/Read_Addr_reg[0]_rep__5/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.502 72999.359    nolabel_line144/Tapper/clk_out1
    SLICE_X30Y6          FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[0]_rep__5/C
                         clock pessimism              0.000 72999.359    
                         clock uncertainty           -0.085 72999.273    
    SLICE_X30Y6          FDRE (Setup_fdre_C_R)       -0.524 72998.750    nolabel_line144/Tapper/Read_Addr_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                      72998.750    
                         arrival time                       -72922.602    
  -------------------------------------------------------------------
                         slack                                 76.151    

Slack (MET) :             76.151ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[1]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        5.937ns  (logic 0.124ns (2.089%)  route 5.814ns (97.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 72999.359 - 72997.859 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 72916.664 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        2.187 72918.852    nolabel_line144/Tapper/LRCK
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124 72918.977 f  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          3.627 72922.602    nolabel_line144/Tapper/Reset_Flag
    SLICE_X30Y6          FDRE                                         f  nolabel_line144/Tapper/Read_Addr_reg[1]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.502 72999.359    nolabel_line144/Tapper/clk_out1
    SLICE_X30Y6          FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[1]_rep__2/C
                         clock pessimism              0.000 72999.359    
                         clock uncertainty           -0.085 72999.273    
    SLICE_X30Y6          FDRE (Setup_fdre_C_R)       -0.524 72998.750    nolabel_line144/Tapper/Read_Addr_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                      72998.750    
                         arrival time                       -72922.602    
  -------------------------------------------------------------------
                         slack                                 76.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.045ns (4.304%)  route 1.001ns (95.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.725     0.725    nolabel_line144/Tapper/LRCK
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.770 r  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          0.275     1.046    nolabel_line144/Tapper/Reset_Flag
    SLICE_X12Y33         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.829     0.829    nolabel_line144/Tapper/clk_out1
    SLICE_X12Y33         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[2]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.085     0.914    
    SLICE_X12Y33         FDRE (Hold_fdre_C_R)         0.009     0.923    nolabel_line144/Tapper/Read_Addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[2]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.045ns (4.304%)  route 1.001ns (95.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.725     0.725    nolabel_line144/Tapper/LRCK
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.770 r  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          0.275     1.046    nolabel_line144/Tapper/Reset_Flag
    SLICE_X12Y33         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[2]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.829     0.829    nolabel_line144/Tapper/clk_out1
    SLICE_X12Y33         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[2]_rep__0/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.085     0.914    
    SLICE_X12Y33         FDRE (Hold_fdre_C_R)         0.009     0.923    nolabel_line144/Tapper/Read_Addr_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[62][10]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.477ns (71.500%)  route 0.190ns (28.500%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.563     0.563    SigBuff/LRCK
    SLICE_X19Y3          FDRE                                         r  SigBuff/BUFFER_D_reg[62][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  SigBuff/BUFFER_D_reg[62][10]/Q
                         net (fo=2, routed)           0.071     0.774    SigBuff/BUFFER_D_reg[62]_62[10]
    SLICE_X18Y3          LUT6 (Prop_lut6_I1_O)        0.045     0.819 r  SigBuff/DATA_out[10]_i_59/O
                         net (fo=1, routed)           0.000     0.819    SigBuff/DATA_out[10]_i_59_n_0
    SLICE_X18Y3          MUXF7 (Prop_muxf7_I1_O)      0.065     0.884 r  SigBuff/DATA_out_reg[10]_i_25/O
                         net (fo=1, routed)           0.000     0.884    SigBuff/DATA_out_reg[10]_i_25_n_0
    SLICE_X18Y3          MUXF8 (Prop_muxf8_I1_O)      0.019     0.903 r  SigBuff/DATA_out_reg[10]_i_8/O
                         net (fo=1, routed)           0.119     1.023    SigBuff/DATA_out_reg[10]_i_8_n_0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.112     1.135 r  SigBuff/DATA_out[10]_i_4/O
                         net (fo=1, routed)           0.000     1.135    SigBuff/DATA_out[10]_i_4_n_0
    SLICE_X20Y3          MUXF7 (Prop_muxf7_I0_O)      0.073     1.208 r  SigBuff/DATA_out_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     1.208    SigBuff/DATA_out_reg[10]_i_2_n_0
    SLICE_X20Y3          MUXF8 (Prop_muxf8_I0_O)      0.022     1.230 r  SigBuff/DATA_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.230    SigBuff/BUFFER_D[10]
    SLICE_X20Y3          FDRE                                         r  SigBuff/DATA_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.832     0.832    SigBuff/clk_out1
    SLICE_X20Y3          FDRE                                         r  SigBuff/DATA_out_reg[10]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.085     0.917    
    SLICE_X20Y3          FDRE (Hold_fdre_C_D)         0.134     1.051    SigBuff/DATA_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[182][22]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.476ns (73.244%)  route 0.174ns (26.756%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.561     0.561    SigBuff/LRCK
    SLICE_X14Y54         FDRE                                         r  SigBuff/BUFFER_D_reg[182][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  SigBuff/BUFFER_D_reg[182][22]/Q
                         net (fo=2, routed)           0.063     0.765    SigBuff/BUFFER_D_reg[182]_182[22]
    SLICE_X15Y54         LUT6 (Prop_lut6_I1_O)        0.045     0.810 r  SigBuff/DATA_out[22]_i_89/O
                         net (fo=1, routed)           0.000     0.810    SigBuff/DATA_out[22]_i_89_n_0
    SLICE_X15Y54         MUXF7 (Prop_muxf7_I1_O)      0.074     0.884 r  SigBuff/DATA_out_reg[22]_i_40/O
                         net (fo=1, routed)           0.000     0.884    SigBuff/DATA_out_reg[22]_i_40_n_0
    SLICE_X15Y54         MUXF8 (Prop_muxf8_I0_O)      0.023     0.907 r  SigBuff/DATA_out_reg[22]_i_16/O
                         net (fo=1, routed)           0.111     1.018    SigBuff/DATA_out_reg[22]_i_16_n_0
    SLICE_X17Y54         LUT6 (Prop_lut6_I0_O)        0.112     1.130 r  SigBuff/DATA_out[22]_i_6/O
                         net (fo=1, routed)           0.000     1.130    SigBuff/DATA_out[22]_i_6_n_0
    SLICE_X17Y54         MUXF7 (Prop_muxf7_I0_O)      0.062     1.192 r  SigBuff/DATA_out_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     1.192    SigBuff/DATA_out_reg[22]_i_3_n_0
    SLICE_X17Y54         MUXF8 (Prop_muxf8_I1_O)      0.019     1.211 r  SigBuff/DATA_out_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.211    SigBuff/BUFFER_D[22]
    SLICE_X17Y54         FDRE                                         r  SigBuff/DATA_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.828     0.828    SigBuff/clk_out1
    SLICE_X17Y54         FDRE                                         r  SigBuff/DATA_out_reg[22]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.085     0.913    
    SLICE_X17Y54         FDRE (Hold_fdre_C_D)         0.105     1.018    SigBuff/DATA_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[242][5]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.498ns (73.330%)  route 0.181ns (26.670%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.556     0.556    SigBuff/LRCK
    SLICE_X6Y27          FDRE                                         r  SigBuff/BUFFER_D_reg[242][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     0.720 r  SigBuff/BUFFER_D_reg[242][5]/Q
                         net (fo=2, routed)           0.064     0.784    SigBuff/BUFFER_D_reg[242]_242[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.045     0.829 r  SigBuff/DATA_out[5]_i_104/O
                         net (fo=1, routed)           0.000     0.829    SigBuff/DATA_out[5]_i_104_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I0_O)      0.071     0.900 r  SigBuff/DATA_out_reg[5]_i_48/O
                         net (fo=1, routed)           0.000     0.900    SigBuff/DATA_out_reg[5]_i_48_n_0
    SLICE_X7Y27          MUXF8 (Prop_muxf8_I0_O)      0.023     0.923 r  SigBuff/DATA_out_reg[5]_i_20/O
                         net (fo=1, routed)           0.117     1.040    SigBuff/DATA_out_reg[5]_i_20_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.112     1.152 r  SigBuff/DATA_out[5]_i_7/O
                         net (fo=1, routed)           0.000     1.152    SigBuff/DATA_out[5]_i_7_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.064     1.216 r  SigBuff/DATA_out_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     1.216    SigBuff/DATA_out_reg[5]_i_3_n_0
    SLICE_X8Y27          MUXF8 (Prop_muxf8_I1_O)      0.019     1.235 r  SigBuff/DATA_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.235    SigBuff/BUFFER_D[5]
    SLICE_X8Y27          FDRE                                         r  SigBuff/DATA_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.823     0.823    SigBuff/clk_out1
    SLICE_X8Y27          FDRE                                         r  SigBuff/DATA_out_reg[5]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.085     0.908    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.134     1.042    SigBuff/DATA_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[129][19]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.473ns (72.491%)  route 0.179ns (27.509%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.592     0.592    SigBuff/LRCK
    SLICE_X40Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[129][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  SigBuff/BUFFER_D_reg[129][19]/Q
                         net (fo=2, routed)           0.066     0.799    SigBuff/BUFFER_D_reg[129]_129[19]
    SLICE_X41Y4          LUT6 (Prop_lut6_I3_O)        0.045     0.844 r  SigBuff/DATA_out[19]_i_100/O
                         net (fo=1, routed)           0.000     0.844    SigBuff/DATA_out[19]_i_100_n_0
    SLICE_X41Y4          MUXF7 (Prop_muxf7_I0_O)      0.071     0.915 r  SigBuff/DATA_out_reg[19]_i_46/O
                         net (fo=1, routed)           0.000     0.915    SigBuff/DATA_out_reg[19]_i_46_n_0
    SLICE_X41Y4          MUXF8 (Prop_muxf8_I0_O)      0.023     0.938 r  SigBuff/DATA_out_reg[19]_i_19/O
                         net (fo=1, routed)           0.113     1.051    SigBuff/DATA_out_reg[19]_i_19_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I5_O)        0.112     1.163 r  SigBuff/DATA_out[19]_i_6/O
                         net (fo=1, routed)           0.000     1.163    SigBuff/DATA_out[19]_i_6_n_0
    SLICE_X39Y4          MUXF7 (Prop_muxf7_I0_O)      0.062     1.225 r  SigBuff/DATA_out_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     1.225    SigBuff/DATA_out_reg[19]_i_3_n_0
    SLICE_X39Y4          MUXF8 (Prop_muxf8_I1_O)      0.019     1.244 r  SigBuff/DATA_out_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.244    SigBuff/BUFFER_D[19]
    SLICE_X39Y4          FDRE                                         r  SigBuff/DATA_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.861     0.861    SigBuff/clk_out1
    SLICE_X39Y4          FDRE                                         r  SigBuff/DATA_out_reg[19]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.085     0.946    
    SLICE_X39Y4          FDRE (Hold_fdre_C_D)         0.105     1.051    SigBuff/DATA_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[0]_rep__14/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.045ns (3.923%)  route 1.102ns (96.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.725     0.725    nolabel_line144/Tapper/LRCK
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.770 r  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          0.377     1.147    nolabel_line144/Tapper/Reset_Flag
    SLICE_X12Y29         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[0]_rep__14/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.825     0.825    nolabel_line144/Tapper/clk_out1
    SLICE_X12Y29         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[0]_rep__14/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.085     0.910    
    SLICE_X12Y29         FDRE (Hold_fdre_C_R)         0.009     0.919    nolabel_line144/Tapper/Read_Addr_reg[0]_rep__14
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[1]_rep__13/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.045ns (3.923%)  route 1.102ns (96.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.725     0.725    nolabel_line144/Tapper/LRCK
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.770 r  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          0.377     1.147    nolabel_line144/Tapper/Reset_Flag
    SLICE_X12Y29         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[1]_rep__13/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.825     0.825    nolabel_line144/Tapper/clk_out1
    SLICE_X12Y29         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[1]_rep__13/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.085     0.910    
    SLICE_X12Y29         FDRE (Hold_fdre_C_R)         0.009     0.919    nolabel_line144/Tapper/Read_Addr_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[1]_rep__14/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.045ns (3.923%)  route 1.102ns (96.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.725     0.725    nolabel_line144/Tapper/LRCK
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.770 r  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          0.377     1.147    nolabel_line144/Tapper/Reset_Flag
    SLICE_X12Y29         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[1]_rep__14/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.825     0.825    nolabel_line144/Tapper/clk_out1
    SLICE_X12Y29         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[1]_rep__14/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.085     0.910    
    SLICE_X12Y29         FDRE (Hold_fdre_C_R)         0.009     0.919    nolabel_line144/Tapper/Read_Addr_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                            (clock source 'LRCK'  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            nolabel_line144/Tapper/Read_Addr_reg[1]_rep__16/R
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.045ns (3.923%)  route 1.102ns (96.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=6193, routed)        0.725     0.725    nolabel_line144/Tapper/LRCK
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.770 r  nolabel_line144/Tapper/State[4]_i_1/O
                         net (fo=67, routed)          0.377     1.147    nolabel_line144/Tapper/Reset_Flag
    SLICE_X12Y29         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[1]_rep__16/R
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.825     0.825    nolabel_line144/Tapper/clk_out1
    SLICE_X12Y29         FDRE                                         r  nolabel_line144/Tapper/Read_Addr_reg[1]_rep__16/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.085     0.910    
    SLICE_X12Y29         FDRE (Hold_fdre_C_R)         0.009     0.919    nolabel_line144/Tapper/Read_Addr_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MCK
  To Clock:  BCK

Setup :          775  Failing Endpoints,  Worst Slack       -4.522ns,  Total Violation    -2483.584ns
Hold  :            0  Failing Endpoints,  Worst Slack       40.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.522ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.906ns  (logic 0.580ns (14.848%)  route 3.326ns (85.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 164.256 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.856   166.744    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X33Y71         LUT3 (Prop_lut3_I1_O)        0.124   166.868 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1__6/O
                         net (fo=2, routed)           1.470   168.338    PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P_0
    SLICE_X23Y46         FDPE                                         f  PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.495   164.256    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X23Y46         FDPE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.256    
                         clock uncertainty           -0.085   164.172    
    SLICE_X23Y46         FDPE (Recov_fdpe_C_PRE)     -0.356   163.816    PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P
  -------------------------------------------------------------------
                         required time                        163.816    
                         arrival time                        -168.338    
  -------------------------------------------------------------------
                         slack                                 -4.522    

Slack (VIOLATED) :        -4.443ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[17]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.831ns  (logic 0.580ns (15.138%)  route 3.251ns (84.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 164.261 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.566   166.454    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X20Y19         LUT3 (Prop_lut3_I1_O)        0.124   166.578 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__6/O
                         net (fo=2, routed)           1.685   168.263    PCM_TX/inst/FIFO_H/Data_Out_reg[17]_C_0
    SLICE_X28Y49         FDCE                                         f  PCM_TX/inst/FIFO_H/Data_Out_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.500   164.261    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X28Y49         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[17]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.261    
                         clock uncertainty           -0.085   164.177    
    SLICE_X28Y49         FDCE (Recov_fdce_C_CLR)     -0.356   163.821    PCM_TX/inst/FIFO_H/Data_Out_reg[17]_C
  -------------------------------------------------------------------
                         required time                        163.821    
                         arrival time                        -168.263    
  -------------------------------------------------------------------
                         slack                                 -4.443    

Slack (VIOLATED) :        -4.434ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_H/Data_Out_reg[63]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.812ns  (logic 0.580ns (15.215%)  route 3.232ns (84.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 164.251 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.799   166.687    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X32Y71         LUT3 (Prop_lut3_I1_O)        0.124   166.811 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_2__6/O
                         net (fo=2, routed)           1.433   168.244    PCM_TX/inst/FIFO_H/Data_Out_reg[63]_C_0
    SLICE_X20Y50         FDCE                                         f  PCM_TX/inst/FIFO_H/Data_Out_reg[63]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.490   164.251    PCM_TX/inst/FIFO_H/BCK_out
    SLICE_X20Y50         FDCE                                         r  PCM_TX/inst/FIFO_H/Data_Out_reg[63]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.251    
                         clock uncertainty           -0.085   164.166    
    SLICE_X20Y50         FDCE (Recov_fdce_C_CLR)     -0.356   163.810    PCM_TX/inst/FIFO_H/Data_Out_reg[63]_C
  -------------------------------------------------------------------
                         required time                        163.810    
                         arrival time                        -168.244    
  -------------------------------------------------------------------
                         slack                                 -4.434    

Slack (VIOLATED) :        -4.273ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[24]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.736ns  (logic 0.580ns (15.526%)  route 3.156ns (84.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 164.335 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.659   166.547    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X32Y69         LUT3 (Prop_lut3_I1_O)        0.124   166.671 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1__2/O
                         net (fo=2, routed)           1.497   168.168    PCM_TX/inst/FIFO_D/Data_Out_reg[24]_P_0
    SLICE_X36Y42         FDPE                                         f  PCM_TX/inst/FIFO_D/Data_Out_reg[24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.574   164.335    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X36Y42         FDPE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[24]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.335    
                         clock uncertainty           -0.085   164.251    
    SLICE_X36Y42         FDPE (Recov_fdpe_C_PRE)     -0.356   163.895    PCM_TX/inst/FIFO_D/Data_Out_reg[24]_P
  -------------------------------------------------------------------
                         required time                        163.895    
                         arrival time                        -168.168    
  -------------------------------------------------------------------
                         slack                                 -4.273    

Slack (VIOLATED) :        -4.116ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.506ns  (logic 0.580ns (16.544%)  route 2.926ns (83.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 164.262 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.668   166.556    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X33Y70         LUT3 (Prop_lut3_I1_O)        0.124   166.680 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1/O
                         net (fo=2, routed)           1.257   167.938    PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P_0
    SLICE_X35Y49         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.501   164.262    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X35Y49         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.262    
                         clock uncertainty           -0.085   164.178    
    SLICE_X35Y49         FDPE (Recov_fdpe_C_PRE)     -0.356   163.822    PCM_TX/inst/FIFO_A/Data_Out_reg[23]_P
  -------------------------------------------------------------------
                         required time                        163.822    
                         arrival time                        -167.938    
  -------------------------------------------------------------------
                         slack                                 -4.116    

Slack (VIOLATED) :        -4.106ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[31]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.437ns  (logic 0.580ns (16.876%)  route 2.857ns (83.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 164.250 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.747   166.635    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X35Y70         LUT3 (Prop_lut3_I1_O)        0.124   166.759 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2__2/O
                         net (fo=2, routed)           1.110   167.869    PCM_TX/inst/FIFO_D/Data_Out_reg[31]_C_0
    SLICE_X29Y55         FDCE                                         f  PCM_TX/inst/FIFO_D/Data_Out_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.489   164.250    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X29Y55         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[31]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.250    
                         clock uncertainty           -0.085   164.165    
    SLICE_X29Y55         FDCE (Recov_fdce_C_CLR)     -0.402   163.763    PCM_TX/inst/FIFO_D/Data_Out_reg[31]_C
  -------------------------------------------------------------------
                         required time                        163.763    
                         arrival time                        -167.869    
  -------------------------------------------------------------------
                         slack                                 -4.106    

Slack (VIOLATED) :        -4.102ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.428ns  (logic 0.580ns (16.917%)  route 2.848ns (83.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 164.245 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.970   166.858    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X35Y75         LUT3 (Prop_lut3_I1_O)        0.124   166.982 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2__0/O
                         net (fo=2, routed)           0.878   167.860    PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C_0
    SLICE_X27Y63         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.484   164.245    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X27Y63         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.245    
                         clock uncertainty           -0.085   164.160    
    SLICE_X27Y63         FDCE (Recov_fdce_C_CLR)     -0.402   163.758    PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C
  -------------------------------------------------------------------
                         required time                        163.758    
                         arrival time                        -167.860    
  -------------------------------------------------------------------
                         slack                                 -4.102    

Slack (VIOLATED) :        -4.094ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[12]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.430ns  (logic 0.580ns (16.908%)  route 2.850ns (83.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 164.255 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.481   166.369    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X17Y31         LUT3 (Prop_lut3_I1_O)        0.124   166.493 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__1/O
                         net (fo=1, routed)           1.369   167.862    PCM_TX/inst/FIFO_C/Data_Out_reg[12]_C_0
    SLICE_X26Y14         FDCE                                         f  PCM_TX/inst/FIFO_C/Data_Out_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.494   164.255    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X26Y14         FDCE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[12]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.255    
                         clock uncertainty           -0.085   164.171    
    SLICE_X26Y14         FDCE (Recov_fdce_C_CLR)     -0.402   163.769    PCM_TX/inst/FIFO_C/Data_Out_reg[12]_C
  -------------------------------------------------------------------
                         required time                        163.769    
                         arrival time                        -167.862    
  -------------------------------------------------------------------
                         slack                                 -4.094    

Slack (VIOLATED) :        -4.081ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_C/Data_Out_reg[11]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.460ns  (logic 0.580ns (16.762%)  route 2.880ns (83.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 164.252 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.323   166.211    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X26Y20         LUT3 (Prop_lut3_I1_O)        0.124   166.335 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__1/O
                         net (fo=2, routed)           1.557   167.892    PCM_TX/inst/FIFO_C/Data_Out_reg[11]_P_0
    SLICE_X35Y50         FDPE                                         f  PCM_TX/inst/FIFO_C/Data_Out_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.491   164.252    PCM_TX/inst/FIFO_C/BCK_out
    SLICE_X35Y50         FDPE                                         r  PCM_TX/inst/FIFO_C/Data_Out_reg[11]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.252    
                         clock uncertainty           -0.085   164.167    
    SLICE_X35Y50         FDPE (Recov_fdpe_C_PRE)     -0.356   163.811    PCM_TX/inst/FIFO_C/Data_Out_reg[11]_P
  -------------------------------------------------------------------
                         required time                        163.811    
                         arrival time                        -167.892    
  -------------------------------------------------------------------
                         slack                                 -4.081    

Slack (VIOLATED) :        -4.065ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.401ns  (logic 0.580ns (17.052%)  route 2.821ns (82.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 164.255 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         1.672   164.432    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X33Y35         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456   164.888 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=786, routed)         1.906   166.794    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X19Y11         LUT3 (Prop_lut3_I1_O)        0.124   166.918 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2/O
                         net (fo=2, routed)           0.915   167.833    PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C_0
    SLICE_X29Y13         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         1.494   164.255    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X29Y13         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.255    
                         clock uncertainty           -0.085   164.171    
    SLICE_X29Y13         FDCE (Recov_fdce_C_CLR)     -0.402   163.769    PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C
  -------------------------------------------------------------------
                         required time                        163.769    
                         arrival time                        -167.833    
  -------------------------------------------------------------------
                         slack                                 -4.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.606ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][12]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_E/Data_Out_reg[52]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.457ns  (logic 0.191ns (41.751%)  route 0.266ns (58.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 80567.297 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 80607.453 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.580 80607.453    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X36Y26         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.146 80607.602 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[9][12]/Q
                         net (fo=2, routed)           0.149 80607.750    PCM_TX/inst/Clock_Divider/Tx_E_L[12]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.045 80607.797 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1__3/O
                         net (fo=2, routed)           0.117 80607.914    PCM_TX/inst/FIFO_E/Data_Out_reg[52]_P_0
    SLICE_X38Y26         FDPE                                         f  PCM_TX/inst/FIFO_E/Data_Out_reg[52]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.844 80567.297    PCM_TX/inst/FIFO_E/BCK_out
    SLICE_X38Y26         FDPE                                         r  PCM_TX/inst/FIFO_E/Data_Out_reg[52]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.297    
                         clock uncertainty            0.085 80567.383    
    SLICE_X38Y26         FDPE (Remov_fdpe_C_PRE)     -0.067 80567.312    PCM_TX/inst/FIFO_E/Data_Out_reg[52]_P
  -------------------------------------------------------------------
                         required time                      -80567.312    
                         arrival time                       80607.922    
  -------------------------------------------------------------------
                         slack                                 40.606    

Slack (MET) :             40.686ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][4]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[44]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.541ns  (logic 0.191ns (35.303%)  route 0.350ns (64.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 80567.305 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 80607.453 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.582 80607.453    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X39Y21         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.146 80607.602 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][4]/Q
                         net (fo=2, routed)           0.167 80607.766    PCM_TX/inst/Clock_Divider/Tx_B_L[4]
    SLICE_X39Y21         LUT3 (Prop_lut3_I2_O)        0.045 80607.812 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1__0/O
                         net (fo=2, routed)           0.183 80607.992    PCM_TX/inst/FIFO_B/Data_Out_reg[44]_P_0
    SLICE_X38Y19         FDPE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[44]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.849 80567.305    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X38Y19         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[44]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.305    
                         clock uncertainty            0.085 80567.391    
    SLICE_X38Y19         FDPE (Remov_fdpe_C_PRE)     -0.067 80567.320    PCM_TX/inst/FIFO_B/Data_Out_reg[44]_P
  -------------------------------------------------------------------
                         required time                      -80567.320    
                         arrival time                       80608.008    
  -------------------------------------------------------------------
                         slack                                 40.686    

Slack (MET) :             40.702ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][0]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[40]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.566ns  (logic 0.212ns (37.462%)  route 0.354ns (62.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 80567.312 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 80607.461 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.588 80607.461    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X38Y36         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.167 80607.625 r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][0]/Q
                         net (fo=2, routed)           0.148 80607.773    PCM_TX/inst/Clock_Divider/Tx_B_L[0]
    SLICE_X39Y36         LUT3 (Prop_lut3_I2_O)        0.045 80607.820 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_2__0/O
                         net (fo=2, routed)           0.206 80608.023    PCM_TX/inst/FIFO_B/Data_Out_reg[40]_C_0
    SLICE_X42Y41         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[40]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.860 80567.312    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X42Y41         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[40]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.312    
                         clock uncertainty            0.085 80567.398    
    SLICE_X42Y41         FDCE (Remov_fdce_C_CLR)     -0.063 80567.336    PCM_TX/inst/FIFO_B/Data_Out_reg[40]_C
  -------------------------------------------------------------------
                         required time                      -80567.336    
                         arrival time                       80608.039    
  -------------------------------------------------------------------
                         slack                                 40.702    

Slack (MET) :             40.707ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][16]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_D/Data_Out_reg[24]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.540ns  (logic 0.212ns (39.260%)  route 0.328ns (60.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 80607.438 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.564 80607.438    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X32Y40         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.167 80607.602 r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[6][16]/Q
                         net (fo=3, routed)           0.212 80607.812    PCM_TX/inst/Clock_Divider/Tx_D_R[16]
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.045 80607.859 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2__2/O
                         net (fo=1, routed)           0.116 80607.977    PCM_TX/inst/FIFO_D/Data_Out_reg[24]_C_0
    SLICE_X33Y37         FDCE                                         f  PCM_TX/inst/FIFO_D/Data_Out_reg[24]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.827 80567.281    PCM_TX/inst/FIFO_D/BCK_out
    SLICE_X33Y37         FDCE                                         r  PCM_TX/inst/FIFO_D/Data_Out_reg[24]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.085 80567.367    
    SLICE_X33Y37         FDCE (Remov_fdce_C_CLR)     -0.085 80567.281    PCM_TX/inst/FIFO_D/Data_Out_reg[24]_C
  -------------------------------------------------------------------
                         required time                      -80567.273    
                         arrival time                       80607.984    
  -------------------------------------------------------------------
                         slack                                 40.707    

Slack (MET) :             40.716ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][11]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.547ns  (logic 0.191ns (34.937%)  route 0.356ns (65.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 80567.297 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 80607.453 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.582 80607.453    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X40Y26         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.146 80607.602 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[1][11]/Q
                         net (fo=2, routed)           0.240 80607.844    PCM_TX/inst/Clock_Divider/Tx_A_L[11]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.045 80607.891 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1/O
                         net (fo=2, routed)           0.115 80608.008    PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P_0
    SLICE_X43Y23         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.846 80567.297    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X43Y23         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.297    
                         clock uncertainty            0.085 80567.383    
    SLICE_X43Y23         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.297    PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P
  -------------------------------------------------------------------
                         required time                      -80567.297    
                         arrival time                       80608.008    
  -------------------------------------------------------------------
                         slack                                 40.716    

Slack (MET) :             40.716ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][10]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[18]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.575ns  (logic 0.191ns (33.212%)  route 0.384ns (66.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.558 80607.430    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X23Y34         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.146 80607.578 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][10]/Q
                         net (fo=2, routed)           0.165 80607.742    PCM_TX/inst/Clock_Divider/Tx_F_R[10]
    SLICE_X22Y35         LUT3 (Prop_lut3_I2_O)        0.045 80607.789 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__4/O
                         net (fo=2, routed)           0.219 80608.008    PCM_TX/inst/FIFO_F/Data_Out_reg[18]_P_0
    SLICE_X20Y41         FDPE                                         f  PCM_TX/inst/FIFO_F/Data_Out_reg[18]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.829 80567.281    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X20Y41         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[18]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.085 80567.367    
    SLICE_X20Y41         FDPE (Remov_fdpe_C_PRE)     -0.067 80567.297    PCM_TX/inst/FIFO_F/Data_Out_reg[18]_P
  -------------------------------------------------------------------
                         required time                      -80567.297    
                         arrival time                       80608.016    
  -------------------------------------------------------------------
                         slack                                 40.716    

Slack (MET) :             40.726ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][4]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[12]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.557ns  (logic 0.191ns (34.314%)  route 0.366ns (65.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 80607.438 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.559 80607.438    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X35Y17         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.146 80607.586 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[2][4]/Q
                         net (fo=3, routed)           0.237 80607.820    PCM_TX/inst/Clock_Divider/Tx_B_R[4]
    SLICE_X35Y17         LUT3 (Prop_lut3_I2_O)        0.045 80607.867 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__0/O
                         net (fo=2, routed)           0.128 80607.992    PCM_TX/inst/FIFO_B/Data_Out_reg[12]_P_0
    SLICE_X35Y18         FDPE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.823 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X35Y18         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[12]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.085 80567.359    
    SLICE_X35Y18         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.273    PCM_TX/inst/FIFO_B/Data_Out_reg[12]_P
  -------------------------------------------------------------------
                         required time                      -80567.266    
                         arrival time                       80608.000    
  -------------------------------------------------------------------
                         slack                                 40.726    

Slack (MET) :             40.728ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][10]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[50]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.560ns  (logic 0.191ns (34.127%)  route 0.369ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 80567.297 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 80607.453 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.582 80607.453    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X36Y21         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.146 80607.602 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[3][10]/Q
                         net (fo=2, routed)           0.185 80607.789    PCM_TX/inst/Clock_Divider/Tx_B_L[10]
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.045 80607.836 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1__0/O
                         net (fo=2, routed)           0.184 80608.023    PCM_TX/inst/FIFO_B/Data_Out_reg[50]_P_0
    SLICE_X37Y21         FDPE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[50]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.847 80567.297    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X37Y21         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[50]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.297    
                         clock uncertainty            0.085 80567.383    
    SLICE_X37Y21         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.297    PCM_TX/inst/FIFO_B/Data_Out_reg[50]_P
  -------------------------------------------------------------------
                         required time                      -80567.297    
                         arrival time                       80608.023    
  -------------------------------------------------------------------
                         slack                                 40.728    

Slack (MET) :             40.731ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][10]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_G/Data_Out_reg[18]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.559ns  (logic 0.212ns (37.949%)  route 0.347ns (62.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 80567.266 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.555 80607.430    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X28Y27         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.167 80607.594 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[12][10]/Q
                         net (fo=2, routed)           0.229 80607.820    PCM_TX/inst/Clock_Divider/Tx_G_R[10]
    SLICE_X28Y26         LUT3 (Prop_lut3_I2_O)        0.045 80607.867 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__5/O
                         net (fo=2, routed)           0.117 80607.984    PCM_TX/inst/FIFO_G/Data_Out_reg[18]_P_0
    SLICE_X31Y26         FDPE                                         f  PCM_TX/inst/FIFO_G/Data_Out_reg[18]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.816 80567.266    PCM_TX/inst/FIFO_G/BCK_out
    SLICE_X31Y26         FDPE                                         r  PCM_TX/inst/FIFO_G/Data_Out_reg[18]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.266    
                         clock uncertainty            0.085 80567.352    
    SLICE_X31Y26         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.266    PCM_TX/inst/FIFO_G/Data_Out_reg[18]_P
  -------------------------------------------------------------------
                         required time                      -80567.258    
                         arrival time                       80607.992    
  -------------------------------------------------------------------
                         slack                                 40.731    

Slack (MET) :             40.732ns  (arrival time - required time)
  Source:                 nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][0]/C
                            (falling edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_F/Data_Out_reg[8]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.430ns  (BCK fall@80566.453ns - MCK fall@80606.875ns)
  Data Path Delay:        0.564ns  (logic 0.191ns (33.877%)  route 0.373ns (66.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 80607.430 - 80606.875 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK fall edge)    80606.875 80606.875 f  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80606.875 f  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=598, routed)         0.555 80607.430    nolabel_line144/Parallel_RAM/clk_out1
    SLICE_X29Y28         FDRE                                         r  nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.146 80607.578 f  nolabel_line144/Parallel_RAM/DATA_Buff_reg[10][0]/Q
                         net (fo=2, routed)           0.156 80607.734    PCM_TX/inst/Clock_Divider/Tx_F_R[0]
    SLICE_X29Y28         LUT3 (Prop_lut3_I2_O)        0.045 80607.781 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1__4/O
                         net (fo=2, routed)           0.217 80608.000    PCM_TX/inst/FIFO_F/Data_Out_reg[8]_P_0
    SLICE_X29Y29         FDPE                                         f  PCM_TX/inst/FIFO_F/Data_Out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=796, routed)         0.820 80567.273    PCM_TX/inst/FIFO_F/BCK_out
    SLICE_X29Y29         FDPE                                         r  PCM_TX/inst/FIFO_F/Data_Out_reg[8]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.085 80567.359    
    SLICE_X29Y29         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.273    PCM_TX/inst/FIFO_F/Data_Out_reg[8]_P
  -------------------------------------------------------------------
                         required time                      -80567.266    
                         arrival time                       80608.000    
  -------------------------------------------------------------------
                         slack                                 40.732    





