<html><head><meta content="text/html; charset=UTF-8" http-equiv="content-type"><style type="text/css">ul.lst-kix_n5lxfhaqbljl-3{list-style-type:none}ul.lst-kix_n5lxfhaqbljl-2{list-style-type:none}ul.lst-kix_m7vu074jlko6-0{list-style-type:none}ul.lst-kix_n5lxfhaqbljl-1{list-style-type:none}ul.lst-kix_n5lxfhaqbljl-0{list-style-type:none}ul.lst-kix_n5lxfhaqbljl-7{list-style-type:none}ul.lst-kix_m7vu074jlko6-3{list-style-type:none}ul.lst-kix_n5lxfhaqbljl-6{list-style-type:none}ul.lst-kix_m7vu074jlko6-4{list-style-type:none}ul.lst-kix_n5lxfhaqbljl-5{list-style-type:none}ul.lst-kix_m7vu074jlko6-1{list-style-type:none}ul.lst-kix_n5lxfhaqbljl-4{list-style-type:none}ul.lst-kix_m7vu074jlko6-2{list-style-type:none}.lst-kix_rreejk4wc8g6-7>li:before{content:"\0025cb   "}ul.lst-kix_o241otqo2w7n-4{list-style-type:none}ul.lst-kix_o241otqo2w7n-5{list-style-type:none}.lst-kix_rreejk4wc8g6-6>li:before{content:"\0025cf   "}ul.lst-kix_o241otqo2w7n-2{list-style-type:none}ul.lst-kix_n5lxfhaqbljl-8{list-style-type:none}ul.lst-kix_o241otqo2w7n-3{list-style-type:none}.lst-kix_rreejk4wc8g6-5>li:before{content:"\0025a0   "}ul.lst-kix_o241otqo2w7n-8{list-style-type:none}ul.lst-kix_o241otqo2w7n-6{list-style-type:none}ul.lst-kix_o241otqo2w7n-7{list-style-type:none}.lst-kix_rreejk4wc8g6-3>li:before{content:"\0025cf   "}.lst-kix_rreejk4wc8g6-2>li:before{content:"\0025a0   "}.lst-kix_rreejk4wc8g6-4>li:before{content:"\0025cb   "}ul.lst-kix_imhxa5ci8zbn-8{list-style-type:none}ul.lst-kix_imhxa5ci8zbn-7{list-style-type:none}ul.lst-kix_imhxa5ci8zbn-6{list-style-type:none}ul.lst-kix_imhxa5ci8zbn-5{list-style-type:none}ul.lst-kix_m7vu074jlko6-7{list-style-type:none}ul.lst-kix_m7vu074jlko6-8{list-style-type:none}.lst-kix_rreejk4wc8g6-0>li:before{content:"\0025cf   "}ul.lst-kix_m7vu074jlko6-5{list-style-type:none}ul.lst-kix_m7vu074jlko6-6{list-style-type:none}.lst-kix_rreejk4wc8g6-1>li:before{content:"\0025cb   "}ul.lst-kix_12ixjpdnyu9x-5{list-style-type:none}ul.lst-kix_12ixjpdnyu9x-4{list-style-type:none}ul.lst-kix_12ixjpdnyu9x-3{list-style-type:none}.lst-kix_mf6sfnkhcu3-0>li:before{content:"\0025cf   "}ul.lst-kix_12ixjpdnyu9x-2{list-style-type:none}ul.lst-kix_12ixjpdnyu9x-1{list-style-type:none}ul.lst-kix_12ixjpdnyu9x-0{list-style-type:none}.lst-kix_mf6sfnkhcu3-1>li:before{content:"\0025cb   "}.lst-kix_mf6sfnkhcu3-2>li:before{content:"\0025a0   "}.lst-kix_mf6sfnkhcu3-4>li:before{content:"\0025cb   "}.lst-kix_mf6sfnkhcu3-3>li:before{content:"\0025cf   "}ul.lst-kix_o241otqo2w7n-0{list-style-type:none}ul.lst-kix_o241otqo2w7n-1{list-style-type:none}.lst-kix_o241otqo2w7n-5>li:before{content:"\0025a0   "}.lst-kix_z4rh3ia9ab4w-6>li:before{content:"\0025cf   "}.lst-kix_o241otqo2w7n-6>li:before{content:"\0025cf   "}.lst-kix_z4rh3ia9ab4w-5>li:before{content:"\0025a0   "}.lst-kix_z4rh3ia9ab4w-7>li:before{content:"\0025cb   "}.lst-kix_o241otqo2w7n-4>li:before{content:"\0025cb   "}.lst-kix_z4rh3ia9ab4w-4>li:before{content:"\0025cb   "}.lst-kix_z4rh3ia9ab4w-8>li:before{content:"\0025a0   "}.lst-kix_o241otqo2w7n-8>li:before{content:"\0025a0   "}.lst-kix_o241otqo2w7n-0>li:before{content:"\0025cf   "}.lst-kix_o241otqo2w7n-7>li:before{content:"\0025cb   "}.lst-kix_z4rh3ia9ab4w-0>li:before{content:"\0025cf   "}.lst-kix_o241otqo2w7n-1>li:before{content:"\0025cb   "}.lst-kix_z4rh3ia9ab4w-2>li:before{content:"\0025a0   "}.lst-kix_z4rh3ia9ab4w-1>li:before{content:"\0025cb   "}.lst-kix_z4rh3ia9ab4w-3>li:before{content:"\0025cf   "}.lst-kix_o241otqo2w7n-2>li:before{content:"\0025a0   "}.lst-kix_o241otqo2w7n-3>li:before{content:"\0025cf   "}ul.lst-kix_nfvj6w5zi8ww-3{list-style-type:none}ul.lst-kix_nfvj6w5zi8ww-2{list-style-type:none}ul.lst-kix_nfvj6w5zi8ww-1{list-style-type:none}ul.lst-kix_nfvj6w5zi8ww-0{list-style-type:none}ul.lst-kix_nfvj6w5zi8ww-7{list-style-type:none}ul.lst-kix_nfvj6w5zi8ww-6{list-style-type:none}ul.lst-kix_nfvj6w5zi8ww-5{list-style-type:none}ul.lst-kix_nfvj6w5zi8ww-4{list-style-type:none}.lst-kix_rreejk4wc8g6-8>li:before{content:"\0025a0   "}ul.lst-kix_nfvj6w5zi8ww-8{list-style-type:none}.lst-kix_iuazkh8ok0rz-0>li:before{content:"\0025cf   "}.lst-kix_iuazkh8ok0rz-2>li:before{content:"\0025a0   "}.lst-kix_66v8pzb3scta-1>li:before{content:"\0025cb   "}ul.lst-kix_uvfi7dj4gcq1-1{list-style-type:none}ul.lst-kix_uvfi7dj4gcq1-0{list-style-type:none}ul.lst-kix_uvfi7dj4gcq1-7{list-style-type:none}ul.lst-kix_uvfi7dj4gcq1-6{list-style-type:none}ul.lst-kix_uvfi7dj4gcq1-8{list-style-type:none}ul.lst-kix_uvfi7dj4gcq1-3{list-style-type:none}ul.lst-kix_uvfi7dj4gcq1-2{list-style-type:none}ul.lst-kix_uvfi7dj4gcq1-5{list-style-type:none}ul.lst-kix_uvfi7dj4gcq1-4{list-style-type:none}.lst-kix_imhxa5ci8zbn-7>li:before{content:"\0025cb   "}ul.lst-kix_bcd632mes0l6-8{list-style-type:none}ul.lst-kix_x20ch0y9m3x5-0{list-style-type:none}.lst-kix_66v8pzb3scta-5>li:before{content:"\0025a0   "}ul.lst-kix_x20ch0y9m3x5-1{list-style-type:none}ul.lst-kix_bcd632mes0l6-5{list-style-type:none}ul.lst-kix_x20ch0y9m3x5-2{list-style-type:none}.lst-kix_imhxa5ci8zbn-3>li:before{content:"\0025cf   "}ul.lst-kix_bcd632mes0l6-4{list-style-type:none}ul.lst-kix_x20ch0y9m3x5-3{list-style-type:none}ul.lst-kix_bcd632mes0l6-7{list-style-type:none}ul.lst-kix_x20ch0y9m3x5-4{list-style-type:none}ul.lst-kix_bcd632mes0l6-6{list-style-type:none}.lst-kix_66v8pzb3scta-3>li:before{content:"\0025cf   "}ul.lst-kix_x20ch0y9m3x5-5{list-style-type:none}ul.lst-kix_bcd632mes0l6-1{list-style-type:none}ul.lst-kix_x20ch0y9m3x5-6{list-style-type:none}.lst-kix_imhxa5ci8zbn-1>li:before{content:"\0025cb   "}ul.lst-kix_bcd632mes0l6-0{list-style-type:none}ul.lst-kix_x20ch0y9m3x5-7{list-style-type:none}ul.lst-kix_bcd632mes0l6-3{list-style-type:none}ul.lst-kix_x20ch0y9m3x5-8{list-style-type:none}ul.lst-kix_bcd632mes0l6-2{list-style-type:none}.lst-kix_iuazkh8ok0rz-8>li:before{content:"\0025a0   "}.lst-kix_iuazkh8ok0rz-6>li:before{content:"\0025cf   "}.lst-kix_iuazkh8ok0rz-4>li:before{content:"\0025cb   "}.lst-kix_66v8pzb3scta-7>li:before{content:"\0025cb   "}.lst-kix_imhxa5ci8zbn-5>li:before{content:"\0025a0   "}.lst-kix_mf6sfnkhcu3-6>li:before{content:"\0025cf   "}.lst-kix_mf6sfnkhcu3-8>li:before{content:"\0025a0   "}ul.lst-kix_iuazkh8ok0rz-7{list-style-type:none}.lst-kix_1jn0fwfy70oq-6>li:before{content:"\0025cf   "}ul.lst-kix_iuazkh8ok0rz-8{list-style-type:none}ul.lst-kix_iuazkh8ok0rz-3{list-style-type:none}.lst-kix_1jn0fwfy70oq-4>li:before{content:"\0025cb   "}.lst-kix_1jn0fwfy70oq-8>li:before{content:"\0025a0   "}ul.lst-kix_iuazkh8ok0rz-4{list-style-type:none}ul.lst-kix_iuazkh8ok0rz-5{list-style-type:none}ul.lst-kix_iuazkh8ok0rz-6{list-style-type:none}.lst-kix_1jn0fwfy70oq-2>li:before{content:"\0025a0   "}ul.lst-kix_imhxa5ci8zbn-4{list-style-type:none}ul.lst-kix_iuazkh8ok0rz-0{list-style-type:none}ul.lst-kix_imhxa5ci8zbn-3{list-style-type:none}ul.lst-kix_iuazkh8ok0rz-1{list-style-type:none}ul.lst-kix_imhxa5ci8zbn-2{list-style-type:none}ul.lst-kix_iuazkh8ok0rz-2{list-style-type:none}ul.lst-kix_imhxa5ci8zbn-1{list-style-type:none}ul.lst-kix_imhxa5ci8zbn-0{list-style-type:none}.lst-kix_u8jo3cuyr5no-4>li:before{content:"\0025cb   "}.lst-kix_u8jo3cuyr5no-8>li:before{content:"\0025a0   "}.lst-kix_u8jo3cuyr5no-5>li:before{content:"\0025a0   "}.lst-kix_e09v8bll7fla-2>li:before{content:"\0025a0   "}.lst-kix_a5bmvfcf0zfb-2>li:before{content:"\0025a0   "}.lst-kix_e09v8bll7fla-7>li:before{content:"\0025cb   "}.lst-kix_x20ch0y9m3x5-1>li:before{content:"\0025cb   "}.lst-kix_a5bmvfcf0zfb-7>li:before{content:"\0025cb   "}.lst-kix_1dl3de5y9r0p-3>li:before{content:"\0025cf   "}.lst-kix_1jn0fwfy70oq-0>li:before{content:"\0025cf   "}.lst-kix_u8jo3cuyr5no-0>li:before{content:"\0025cf   "}.lst-kix_u8jo3cuyr5no-1>li:before{content:"\0025cb   "}.lst-kix_e09v8bll7fla-6>li:before{content:"\0025cf   "}.lst-kix_x20ch0y9m3x5-2>li:before{content:"\0025a0   "}.lst-kix_gwycuoty2225-7>li:before{content:"\0025cb   "}.lst-kix_a5bmvfcf0zfb-6>li:before{content:"\0025cf   "}.lst-kix_e09v8bll7fla-3>li:before{content:"\0025cf   "}.lst-kix_a5bmvfcf0zfb-3>li:before{content:"\0025cf   "}.lst-kix_gwycuoty2225-8>li:before{content:"\0025a0   "}.lst-kix_1dl3de5y9r0p-0>li:before{content:"\0025cf   "}.lst-kix_3muqf1low3od-0>li:before{content:"\0025cf   "}.lst-kix_1dl3de5y9r0p-7>li:before{content:"\0025cb   "}.lst-kix_m0n5t0uwabs6-2>li:before{content:"\0025a0   "}.lst-kix_m0n5t0uwabs6-1>li:before{content:"\0025cb   "}.lst-kix_1dl3de5y9r0p-4>li:before{content:"\0025cb   "}.lst-kix_hda3dc7zesz9-4>li:before{content:"\0025cb   "}.lst-kix_3muqf1low3od-7>li:before{content:"\0025cb   "}.lst-kix_3muqf1low3od-8>li:before{content:"\0025a0   "}.lst-kix_hda3dc7zesz9-5>li:before{content:"\0025a0   "}.lst-kix_hda3dc7zesz9-8>li:before{content:"\0025a0   "}.lst-kix_3muqf1low3od-3>li:before{content:"\0025cf   "}.lst-kix_3muqf1low3od-4>li:before{content:"\0025cb   "}.lst-kix_1dl3de5y9r0p-8>li:before{content:"\0025a0   "}ul.lst-kix_sy90az7op1o9-8{list-style-type:none}ul.lst-kix_1h91wtj2wuq3-0{list-style-type:none}.lst-kix_sy90az7op1o9-7>li:before{content:"\0025cb   "}ul.lst-kix_1h91wtj2wuq3-3{list-style-type:none}.lst-kix_gzj22q74nlj2-2>li:before{content:"\0025a0   "}.lst-kix_gzj22q74nlj2-6>li:before{content:"\0025cf   "}ul.lst-kix_1h91wtj2wuq3-4{list-style-type:none}ul.lst-kix_1h91wtj2wuq3-1{list-style-type:none}.lst-kix_x20ch0y9m3x5-6>li:before{content:"\0025cf   "}ul.lst-kix_1h91wtj2wuq3-2{list-style-type:none}.lst-kix_sy90az7op1o9-4>li:before{content:"\0025cb   "}.lst-kix_sy90az7op1o9-8>li:before{content:"\0025a0   "}ul.lst-kix_1h91wtj2wuq3-7{list-style-type:none}.lst-kix_x20ch0y9m3x5-5>li:before{content:"\0025a0   "}ul.lst-kix_1h91wtj2wuq3-8{list-style-type:none}ul.lst-kix_1h91wtj2wuq3-5{list-style-type:none}ul.lst-kix_1h91wtj2wuq3-6{list-style-type:none}.lst-kix_sy90az7op1o9-3>li:before{content:"\0025cf   "}.lst-kix_gzj22q74nlj2-7>li:before{content:"\0025cb   "}ul.lst-kix_sy90az7op1o9-1{list-style-type:none}ul.lst-kix_sy90az7op1o9-0{list-style-type:none}ul.lst-kix_sy90az7op1o9-3{list-style-type:none}ul.lst-kix_sy90az7op1o9-2{list-style-type:none}ul.lst-kix_sy90az7op1o9-5{list-style-type:none}ul.lst-kix_sy90az7op1o9-4{list-style-type:none}ul.lst-kix_sy90az7op1o9-7{list-style-type:none}ul.lst-kix_sy90az7op1o9-6{list-style-type:none}.lst-kix_gzj22q74nlj2-3>li:before{content:"\0025cf   "}.lst-kix_n5lxfhaqbljl-7>li:before{content:"\0025cb   "}.lst-kix_pm2uiig2h9ki-3>li:before{content:"\0025cf   "}.lst-kix_iuazkh8ok0rz-3>li:before{content:"\0025cf   "}.lst-kix_pm2uiig2h9ki-7>li:before{content:"\0025cb   "}.lst-kix_imhxa5ci8zbn-0>li:before{content:"\0025cf   "}.lst-kix_66v8pzb3scta-2>li:before{content:"\0025a0   "}.lst-kix_aberp6lo01db-7>li:before{content:"\0025cb   "}.lst-kix_sy90az7op1o9-0>li:before{content:"\0025cf   "}.lst-kix_aberp6lo01db-3>li:before{content:"\0025cf   "}.lst-kix_or2ml9k69g3c-2>li:before{content:"\0025a0   "}.lst-kix_imhxa5ci8zbn-8>li:before{content:"\0025a0   "}ul.lst-kix_aberp6lo01db-8{list-style-type:none}ul.lst-kix_aberp6lo01db-7{list-style-type:none}ul.lst-kix_aberp6lo01db-4{list-style-type:none}ul.lst-kix_aberp6lo01db-3{list-style-type:none}.lst-kix_iuazkh8ok0rz-7>li:before{content:"\0025cb   "}ul.lst-kix_aberp6lo01db-6{list-style-type:none}ul.lst-kix_aberp6lo01db-5{list-style-type:none}ul.lst-kix_u8jo3cuyr5no-2{list-style-type:none}ul.lst-kix_aberp6lo01db-0{list-style-type:none}ul.lst-kix_u8jo3cuyr5no-1{list-style-type:none}.lst-kix_imhxa5ci8zbn-4>li:before{content:"\0025cb   "}ul.lst-kix_u8jo3cuyr5no-4{list-style-type:none}.lst-kix_66v8pzb3scta-6>li:before{content:"\0025cf   "}ul.lst-kix_aberp6lo01db-2{list-style-type:none}ul.lst-kix_u8jo3cuyr5no-3{list-style-type:none}ul.lst-kix_aberp6lo01db-1{list-style-type:none}ul.lst-kix_u8jo3cuyr5no-6{list-style-type:none}ul.lst-kix_u8jo3cuyr5no-5{list-style-type:none}ul.lst-kix_u8jo3cuyr5no-8{list-style-type:none}ul.lst-kix_u8jo3cuyr5no-7{list-style-type:none}ul.lst-kix_rreejk4wc8g6-1{list-style-type:none}ul.lst-kix_e09v8bll7fla-2{list-style-type:none}ul.lst-kix_pm2uiig2h9ki-0{list-style-type:none}.lst-kix_578zwvielr47-4>li:before{content:"\0025cb   "}ul.lst-kix_rreejk4wc8g6-2{list-style-type:none}ul.lst-kix_e09v8bll7fla-1{list-style-type:none}.lst-kix_vcess6ep711u-8>li:before{content:"\0025a0   "}ul.lst-kix_rreejk4wc8g6-3{list-style-type:none}ul.lst-kix_e09v8bll7fla-0{list-style-type:none}ul.lst-kix_pm2uiig2h9ki-2{list-style-type:none}ul.lst-kix_rreejk4wc8g6-4{list-style-type:none}ul.lst-kix_pm2uiig2h9ki-1{list-style-type:none}ul.lst-kix_rreejk4wc8g6-5{list-style-type:none}ul.lst-kix_pm2uiig2h9ki-4{list-style-type:none}ul.lst-kix_rreejk4wc8g6-6{list-style-type:none}ul.lst-kix_pm2uiig2h9ki-3{list-style-type:none}ul.lst-kix_rreejk4wc8g6-7{list-style-type:none}ul.lst-kix_pm2uiig2h9ki-6{list-style-type:none}.lst-kix_uvfi7dj4gcq1-2>li:before{content:"\0025a0   "}ul.lst-kix_rreejk4wc8g6-8{list-style-type:none}ul.lst-kix_pm2uiig2h9ki-5{list-style-type:none}.lst-kix_578zwvielr47-0>li:before{content:"\0025cf   "}.lst-kix_578zwvielr47-8>li:before{content:"\0025a0   "}.lst-kix_vcess6ep711u-4>li:before{content:"\0025cb   "}ul.lst-kix_e09v8bll7fla-8{list-style-type:none}ul.lst-kix_e09v8bll7fla-7{list-style-type:none}ul.lst-kix_e09v8bll7fla-6{list-style-type:none}ul.lst-kix_e09v8bll7fla-5{list-style-type:none}.lst-kix_tsygjyiaye1-6>li:before{content:"\0025cf   "}ul.lst-kix_e09v8bll7fla-4{list-style-type:none}ul.lst-kix_rreejk4wc8g6-0{list-style-type:none}ul.lst-kix_e09v8bll7fla-3{list-style-type:none}.lst-kix_vcess6ep711u-0>li:before{content:"\0025cf   "}.lst-kix_uvfi7dj4gcq1-6>li:before{content:"\0025cf   "}.lst-kix_mf6sfnkhcu3-5>li:before{content:"\0025a0   "}.lst-kix_hda3dc7zesz9-1>li:before{content:"\0025cb   "}.lst-kix_nfvj6w5zi8ww-7>li:before{content:"\0025cb   "}.lst-kix_12ixjpdnyu9x-3>li:before{content:"\0025cf   "}ul.lst-kix_12ixjpdnyu9x-8{list-style-type:none}ul.lst-kix_12ixjpdnyu9x-7{list-style-type:none}ul.lst-kix_12ixjpdnyu9x-6{list-style-type:none}.lst-kix_m0n5t0uwabs6-5>li:before{content:"\0025a0   "}ul.lst-kix_z4rh3ia9ab4w-0{list-style-type:none}ul.lst-kix_z4rh3ia9ab4w-1{list-style-type:none}ul.lst-kix_z4rh3ia9ab4w-2{list-style-type:none}ul.lst-kix_z4rh3ia9ab4w-3{list-style-type:none}.lst-kix_1jn0fwfy70oq-7>li:before{content:"\0025cb   "}ul.lst-kix_z4rh3ia9ab4w-4{list-style-type:none}ul.lst-kix_mf6sfnkhcu3-0{list-style-type:none}ul.lst-kix_z4rh3ia9ab4w-5{list-style-type:none}ul.lst-kix_mf6sfnkhcu3-1{list-style-type:none}ul.lst-kix_z4rh3ia9ab4w-6{list-style-type:none}ul.lst-kix_mf6sfnkhcu3-2{list-style-type:none}ul.lst-kix_z4rh3ia9ab4w-7{list-style-type:none}ul.lst-kix_z4rh3ia9ab4w-8{list-style-type:none}.lst-kix_bcd632mes0l6-1>li:before{content:"\0025cb   "}.lst-kix_1jn0fwfy70oq-3>li:before{content:"\0025cf   "}.lst-kix_gwycuoty2225-4>li:before{content:"\0025cb   "}.lst-kix_or2ml9k69g3c-6>li:before{content:"\0025cf   "}ul.lst-kix_lzzk11f7rjl6-7{list-style-type:none}.lst-kix_bcd632mes0l6-5>li:before{content:"\0025a0   "}ul.lst-kix_lzzk11f7rjl6-8{list-style-type:none}.lst-kix_12ixjpdnyu9x-7>li:before{content:"\0025cb   "}ul.lst-kix_pm2uiig2h9ki-8{list-style-type:none}ul.lst-kix_mf6sfnkhcu3-3{list-style-type:none}ul.lst-kix_pm2uiig2h9ki-7{list-style-type:none}ul.lst-kix_mf6sfnkhcu3-4{list-style-type:none}ul.lst-kix_lzzk11f7rjl6-0{list-style-type:none}ul.lst-kix_mf6sfnkhcu3-5{list-style-type:none}ul.lst-kix_lzzk11f7rjl6-1{list-style-type:none}ul.lst-kix_mf6sfnkhcu3-6{list-style-type:none}ul.lst-kix_lzzk11f7rjl6-2{list-style-type:none}ul.lst-kix_mf6sfnkhcu3-7{list-style-type:none}.lst-kix_gwycuoty2225-0>li:before{content:"\0025cf   "}ul.lst-kix_lzzk11f7rjl6-3{list-style-type:none}.lst-kix_tsygjyiaye1-2>li:before{content:"\0025a0   "}ul.lst-kix_mf6sfnkhcu3-8{list-style-type:none}ul.lst-kix_lzzk11f7rjl6-4{list-style-type:none}ul.lst-kix_lzzk11f7rjl6-5{list-style-type:none}.lst-kix_m7vu074jlko6-3>li:before{content:"\0025cf   "}ul.lst-kix_lzzk11f7rjl6-6{list-style-type:none}.lst-kix_m7vu074jlko6-2>li:before{content:"\0025a0   "}.lst-kix_m7vu074jlko6-4>li:before{content:"\0025cb   "}.lst-kix_m7vu074jlko6-1>li:before{content:"\0025cb   "}.lst-kix_m7vu074jlko6-5>li:before{content:"\0025a0   "}.lst-kix_m7vu074jlko6-6>li:before{content:"\0025cf   "}.lst-kix_m7vu074jlko6-0>li:before{content:"\0025cf   "}.lst-kix_m7vu074jlko6-7>li:before{content:"\0025cb   "}ul.lst-kix_or2ml9k69g3c-2{list-style-type:none}ul.lst-kix_or2ml9k69g3c-1{list-style-type:none}ul.lst-kix_or2ml9k69g3c-4{list-style-type:none}ul.lst-kix_or2ml9k69g3c-3{list-style-type:none}.lst-kix_m7vu074jlko6-8>li:before{content:"\0025a0   "}ul.lst-kix_or2ml9k69g3c-0{list-style-type:none}.lst-kix_1h91wtj2wuq3-1>li:before{content:"\0025cb   "}ul.lst-kix_or2ml9k69g3c-6{list-style-type:none}ul.lst-kix_or2ml9k69g3c-5{list-style-type:none}ul.lst-kix_or2ml9k69g3c-8{list-style-type:none}.lst-kix_1h91wtj2wuq3-0>li:before{content:"\0025cf   "}ul.lst-kix_or2ml9k69g3c-7{list-style-type:none}.lst-kix_nfvj6w5zi8ww-2>li:before{content:"\0025a0   "}.lst-kix_nfvj6w5zi8ww-1>li:before{content:"\0025cb   "}.lst-kix_nfvj6w5zi8ww-3>li:before{content:"\0025cf   "}.lst-kix_1h91wtj2wuq3-3>li:before{content:"\0025cf   "}.lst-kix_1h91wtj2wuq3-5>li:before{content:"\0025a0   "}.lst-kix_1h91wtj2wuq3-2>li:before{content:"\0025a0   "}.lst-kix_1h91wtj2wuq3-6>li:before{content:"\0025cf   "}.lst-kix_nfvj6w5zi8ww-6>li:before{content:"\0025cf   "}.lst-kix_nfvj6w5zi8ww-5>li:before{content:"\0025a0   "}.lst-kix_9nysc8xp27qv-8>li:before{content:"\0025a0   "}.lst-kix_nfvj6w5zi8ww-4>li:before{content:"\0025cb   "}.lst-kix_1h91wtj2wuq3-4>li:before{content:"\0025cb   "}.lst-kix_9nysc8xp27qv-7>li:before{content:"\0025cb   "}ul.lst-kix_gwycuoty2225-3{list-style-type:none}ul.lst-kix_gwycuoty2225-4{list-style-type:none}ul.lst-kix_gugpg6efvvrb-0{list-style-type:none}ul.lst-kix_gwycuoty2225-1{list-style-type:none}ul.lst-kix_gugpg6efvvrb-1{list-style-type:none}.lst-kix_9nysc8xp27qv-4>li:before{content:"\0025cb   "}.lst-kix_9nysc8xp27qv-6>li:before{content:"\0025cf   "}ul.lst-kix_gwycuoty2225-2{list-style-type:none}ul.lst-kix_gwycuoty2225-0{list-style-type:none}.lst-kix_9nysc8xp27qv-1>li:before{content:"\0025cb   "}.lst-kix_9nysc8xp27qv-5>li:before{content:"\0025a0   "}ul.lst-kix_gugpg6efvvrb-6{list-style-type:none}ul.lst-kix_gugpg6efvvrb-7{list-style-type:none}ul.lst-kix_gugpg6efvvrb-8{list-style-type:none}.lst-kix_1h91wtj2wuq3-7>li:before{content:"\0025cb   "}.lst-kix_9nysc8xp27qv-2>li:before{content:"\0025a0   "}ul.lst-kix_gugpg6efvvrb-2{list-style-type:none}.lst-kix_nfvj6w5zi8ww-0>li:before{content:"\0025cf   "}ul.lst-kix_gugpg6efvvrb-3{list-style-type:none}ul.lst-kix_gugpg6efvvrb-4{list-style-type:none}.lst-kix_1h91wtj2wuq3-8>li:before{content:"\0025a0   "}ul.lst-kix_gugpg6efvvrb-5{list-style-type:none}.lst-kix_9nysc8xp27qv-3>li:before{content:"\0025cf   "}ul.lst-kix_u8jo3cuyr5no-0{list-style-type:none}ul.lst-kix_hda3dc7zesz9-2{list-style-type:none}ul.lst-kix_hda3dc7zesz9-3{list-style-type:none}ul.lst-kix_hda3dc7zesz9-0{list-style-type:none}ul.lst-kix_hda3dc7zesz9-1{list-style-type:none}.lst-kix_gugpg6efvvrb-3>li:before{content:"\0025cf   "}.lst-kix_lzzk11f7rjl6-1>li:before{content:"\0025cb   "}.lst-kix_lzzk11f7rjl6-2>li:before{content:"\0025a0   "}.lst-kix_gugpg6efvvrb-0>li:before{content:"\0025cf   "}.lst-kix_gugpg6efvvrb-4>li:before{content:"\0025cb   "}.lst-kix_lzzk11f7rjl6-5>li:before{content:"\0025a0   "}ul.lst-kix_hda3dc7zesz9-8{list-style-type:none}.lst-kix_gugpg6efvvrb-1>li:before{content:"\0025cb   "}ul.lst-kix_hda3dc7zesz9-6{list-style-type:none}ul.lst-kix_hda3dc7zesz9-7{list-style-type:none}.lst-kix_lzzk11f7rjl6-3>li:before{content:"\0025cf   "}.lst-kix_lzzk11f7rjl6-4>li:before{content:"\0025cb   "}.lst-kix_gugpg6efvvrb-2>li:before{content:"\0025a0   "}ul.lst-kix_hda3dc7zesz9-4{list-style-type:none}ul.lst-kix_hda3dc7zesz9-5{list-style-type:none}.lst-kix_n5lxfhaqbljl-0>li:before{content:"\0025cf   "}ul.lst-kix_578zwvielr47-0{list-style-type:none}.lst-kix_n5lxfhaqbljl-1>li:before{content:"\0025cb   "}.lst-kix_gugpg6efvvrb-8>li:before{content:"\0025a0   "}.lst-kix_n5lxfhaqbljl-3>li:before{content:"\0025cf   "}.lst-kix_gugpg6efvvrb-7>li:before{content:"\0025cb   "}ul.lst-kix_578zwvielr47-5{list-style-type:none}.lst-kix_lzzk11f7rjl6-6>li:before{content:"\0025cf   "}ul.lst-kix_578zwvielr47-6{list-style-type:none}.lst-kix_n5lxfhaqbljl-2>li:before{content:"\0025a0   "}.lst-kix_n5lxfhaqbljl-4>li:before{content:"\0025cb   "}ul.lst-kix_578zwvielr47-7{list-style-type:none}ul.lst-kix_578zwvielr47-8{list-style-type:none}.lst-kix_gugpg6efvvrb-5>li:before{content:"\0025a0   "}ul.lst-kix_578zwvielr47-1{list-style-type:none}.lst-kix_lzzk11f7rjl6-7>li:before{content:"\0025cb   "}.lst-kix_lzzk11f7rjl6-8>li:before{content:"\0025a0   "}ul.lst-kix_578zwvielr47-2{list-style-type:none}.lst-kix_gugpg6efvvrb-6>li:before{content:"\0025cf   "}ul.lst-kix_578zwvielr47-3{list-style-type:none}ul.lst-kix_578zwvielr47-4{list-style-type:none}.lst-kix_pm2uiig2h9ki-4>li:before{content:"\0025cb   "}.lst-kix_n5lxfhaqbljl-6>li:before{content:"\0025cf   "}.lst-kix_n5lxfhaqbljl-8>li:before{content:"\0025a0   "}.lst-kix_pm2uiig2h9ki-2>li:before{content:"\0025a0   "}.lst-kix_pm2uiig2h9ki-6>li:before{content:"\0025cf   "}.lst-kix_pm2uiig2h9ki-0>li:before{content:"\0025cf   "}.lst-kix_pm2uiig2h9ki-8>li:before{content:"\0025a0   "}.lst-kix_aberp6lo01db-0>li:before{content:"\0025cf   "}.lst-kix_aberp6lo01db-6>li:before{content:"\0025cf   "}.lst-kix_or2ml9k69g3c-1>li:before{content:"\0025cb   "}.lst-kix_aberp6lo01db-2>li:before{content:"\0025a0   "}.lst-kix_aberp6lo01db-4>li:before{content:"\0025cb   "}.lst-kix_or2ml9k69g3c-3>li:before{content:"\0025cf   "}ul.lst-kix_m0n5t0uwabs6-6{list-style-type:none}ul.lst-kix_m0n5t0uwabs6-5{list-style-type:none}ul.lst-kix_m0n5t0uwabs6-8{list-style-type:none}ul.lst-kix_m0n5t0uwabs6-7{list-style-type:none}.lst-kix_aberp6lo01db-8>li:before{content:"\0025a0   "}ul.lst-kix_m0n5t0uwabs6-0{list-style-type:none}ul.lst-kix_m0n5t0uwabs6-2{list-style-type:none}ul.lst-kix_m0n5t0uwabs6-1{list-style-type:none}ul.lst-kix_m0n5t0uwabs6-4{list-style-type:none}ul.lst-kix_m0n5t0uwabs6-3{list-style-type:none}.lst-kix_12ixjpdnyu9x-0>li:before{content:"\0025cf   "}.lst-kix_tsygjyiaye1-1>li:before{content:"\0025cb   "}.lst-kix_578zwvielr47-3>li:before{content:"\0025cf   "}.lst-kix_578zwvielr47-5>li:before{content:"\0025a0   "}.lst-kix_uvfi7dj4gcq1-1>li:before{content:"\0025cb   "}.lst-kix_vcess6ep711u-7>li:before{content:"\0025cb   "}.lst-kix_vcess6ep711u-5>li:before{content:"\0025a0   "}.lst-kix_tsygjyiaye1-5>li:before{content:"\0025a0   "}.lst-kix_bcd632mes0l6-8>li:before{content:"\0025a0   "}.lst-kix_578zwvielr47-1>li:before{content:"\0025cb   "}ul.lst-kix_gwycuoty2225-7{list-style-type:none}.lst-kix_tsygjyiaye1-7>li:before{content:"\0025cb   "}ul.lst-kix_gwycuoty2225-8{list-style-type:none}ul.lst-kix_gwycuoty2225-5{list-style-type:none}.lst-kix_12ixjpdnyu9x-6>li:before{content:"\0025cf   "}ul.lst-kix_gwycuoty2225-6{list-style-type:none}.lst-kix_vcess6ep711u-1>li:before{content:"\0025cb   "}.lst-kix_uvfi7dj4gcq1-7>li:before{content:"\0025cb   "}ul.lst-kix_1dl3de5y9r0p-0{list-style-type:none}.lst-kix_uvfi7dj4gcq1-5>li:before{content:"\0025a0   "}.lst-kix_vcess6ep711u-3>li:before{content:"\0025cf   "}.lst-kix_hda3dc7zesz9-2>li:before{content:"\0025a0   "}.lst-kix_12ixjpdnyu9x-4>li:before{content:"\0025cb   "}ul.lst-kix_1dl3de5y9r0p-7{list-style-type:none}.lst-kix_uvfi7dj4gcq1-3>li:before{content:"\0025cf   "}ul.lst-kix_1dl3de5y9r0p-8{list-style-type:none}.lst-kix_hda3dc7zesz9-0>li:before{content:"\0025cf   "}ul.lst-kix_1dl3de5y9r0p-5{list-style-type:none}ul.lst-kix_1dl3de5y9r0p-6{list-style-type:none}ul.lst-kix_1dl3de5y9r0p-3{list-style-type:none}.lst-kix_nfvj6w5zi8ww-8>li:before{content:"\0025a0   "}.lst-kix_12ixjpdnyu9x-2>li:before{content:"\0025a0   "}ul.lst-kix_1dl3de5y9r0p-4{list-style-type:none}ul.lst-kix_1dl3de5y9r0p-1{list-style-type:none}.lst-kix_m0n5t0uwabs6-4>li:before{content:"\0025cb   "}ul.lst-kix_1dl3de5y9r0p-2{list-style-type:none}.lst-kix_m0n5t0uwabs6-6>li:before{content:"\0025cf   "}.lst-kix_or2ml9k69g3c-5>li:before{content:"\0025a0   "}.lst-kix_bcd632mes0l6-0>li:before{content:"\0025cf   "}.lst-kix_or2ml9k69g3c-7>li:before{content:"\0025cb   "}.lst-kix_bcd632mes0l6-2>li:before{content:"\0025a0   "}.lst-kix_m0n5t0uwabs6-8>li:before{content:"\0025a0   "}.lst-kix_gwycuoty2225-5>li:before{content:"\0025a0   "}ul.lst-kix_a5bmvfcf0zfb-2{list-style-type:none}ul.lst-kix_a5bmvfcf0zfb-1{list-style-type:none}.lst-kix_bcd632mes0l6-4>li:before{content:"\0025cb   "}ul.lst-kix_a5bmvfcf0zfb-4{list-style-type:none}ul.lst-kix_a5bmvfcf0zfb-3{list-style-type:none}ul.lst-kix_a5bmvfcf0zfb-6{list-style-type:none}ul.lst-kix_a5bmvfcf0zfb-5{list-style-type:none}ul.lst-kix_a5bmvfcf0zfb-8{list-style-type:none}.lst-kix_gwycuoty2225-3>li:before{content:"\0025cf   "}.lst-kix_12ixjpdnyu9x-8>li:before{content:"\0025a0   "}ul.lst-kix_a5bmvfcf0zfb-7{list-style-type:none}.lst-kix_578zwvielr47-7>li:before{content:"\0025cb   "}.lst-kix_tsygjyiaye1-3>li:before{content:"\0025cf   "}.lst-kix_bcd632mes0l6-6>li:before{content:"\0025cf   "}ul.lst-kix_a5bmvfcf0zfb-0{list-style-type:none}.lst-kix_gwycuoty2225-1>li:before{content:"\0025cb   "}.lst-kix_u8jo3cuyr5no-6>li:before{content:"\0025cf   "}.lst-kix_a5bmvfcf0zfb-1>li:before{content:"\0025cb   "}ul.lst-kix_66v8pzb3scta-8{list-style-type:none}ul.lst-kix_66v8pzb3scta-7{list-style-type:none}.lst-kix_e09v8bll7fla-1>li:before{content:"\0025cb   "}.lst-kix_u8jo3cuyr5no-7>li:before{content:"\0025cb   "}.lst-kix_e09v8bll7fla-0>li:before{content:"\0025cf   "}.lst-kix_a5bmvfcf0zfb-0>li:before{content:"\0025cf   "}.lst-kix_a5bmvfcf0zfb-8>li:before{content:"\0025a0   "}.lst-kix_1dl3de5y9r0p-1>li:before{content:"\0025cb   "}.lst-kix_gwycuoty2225-6>li:before{content:"\0025cf   "}.lst-kix_x20ch0y9m3x5-3>li:before{content:"\0025cf   "}.lst-kix_1dl3de5y9r0p-2>li:before{content:"\0025a0   "}.lst-kix_u8jo3cuyr5no-2>li:before{content:"\0025a0   "}.lst-kix_a5bmvfcf0zfb-5>li:before{content:"\0025a0   "}.lst-kix_e09v8bll7fla-5>li:before{content:"\0025a0   "}.lst-kix_u8jo3cuyr5no-3>li:before{content:"\0025cf   "}.lst-kix_e09v8bll7fla-4>li:before{content:"\0025cb   "}.lst-kix_x20ch0y9m3x5-0>li:before{content:"\0025cf   "}.lst-kix_a5bmvfcf0zfb-4>li:before{content:"\0025cb   "}.lst-kix_m0n5t0uwabs6-3>li:before{content:"\0025cf   "}.lst-kix_1dl3de5y9r0p-6>li:before{content:"\0025cf   "}.lst-kix_1dl3de5y9r0p-5>li:before{content:"\0025a0   "}.lst-kix_3muqf1low3od-2>li:before{content:"\0025a0   "}.lst-kix_3muqf1low3od-1>li:before{content:"\0025cb   "}.lst-kix_m0n5t0uwabs6-0>li:before{content:"\0025cf   "}ul.lst-kix_gzj22q74nlj2-4{list-style-type:none}ul.lst-kix_9nysc8xp27qv-1{list-style-type:none}ul.lst-kix_gzj22q74nlj2-5{list-style-type:none}ul.lst-kix_9nysc8xp27qv-2{list-style-type:none}ul.lst-kix_gzj22q74nlj2-6{list-style-type:none}.lst-kix_3muqf1low3od-6>li:before{content:"\0025cf   "}ul.lst-kix_gzj22q74nlj2-7{list-style-type:none}ul.lst-kix_9nysc8xp27qv-0{list-style-type:none}ul.lst-kix_gzj22q74nlj2-8{list-style-type:none}.lst-kix_hda3dc7zesz9-6>li:before{content:"\0025cf   "}ul.lst-kix_9nysc8xp27qv-7{list-style-type:none}ul.lst-kix_9nysc8xp27qv-8{list-style-type:none}.lst-kix_3muqf1low3od-5>li:before{content:"\0025a0   "}ul.lst-kix_9nysc8xp27qv-5{list-style-type:none}ul.lst-kix_9nysc8xp27qv-6{list-style-type:none}.lst-kix_hda3dc7zesz9-7>li:before{content:"\0025cb   "}ul.lst-kix_9nysc8xp27qv-3{list-style-type:none}ul.lst-kix_9nysc8xp27qv-4{list-style-type:none}ul.lst-kix_gzj22q74nlj2-0{list-style-type:none}ul.lst-kix_gzj22q74nlj2-1{list-style-type:none}ul.lst-kix_gzj22q74nlj2-2{list-style-type:none}ul.lst-kix_gzj22q74nlj2-3{list-style-type:none}ul.lst-kix_1jn0fwfy70oq-7{list-style-type:none}ul.lst-kix_1jn0fwfy70oq-8{list-style-type:none}.lst-kix_gzj22q74nlj2-4>li:before{content:"\0025cb   "}ul.lst-kix_1jn0fwfy70oq-1{list-style-type:none}ul.lst-kix_1jn0fwfy70oq-2{list-style-type:none}.lst-kix_sy90az7op1o9-5>li:before{content:"\0025a0   "}ul.lst-kix_1jn0fwfy70oq-0{list-style-type:none}ul.lst-kix_1jn0fwfy70oq-5{list-style-type:none}.lst-kix_x20ch0y9m3x5-7>li:before{content:"\0025cb   "}ul.lst-kix_1jn0fwfy70oq-6{list-style-type:none}.lst-kix_gzj22q74nlj2-1>li:before{content:"\0025cb   "}.lst-kix_gzj22q74nlj2-5>li:before{content:"\0025a0   "}ul.lst-kix_1jn0fwfy70oq-3{list-style-type:none}ul.lst-kix_1jn0fwfy70oq-4{list-style-type:none}.lst-kix_gzj22q74nlj2-8>li:before{content:"\0025a0   "}.lst-kix_gzj22q74nlj2-0>li:before{content:"\0025cf   "}.lst-kix_sy90az7op1o9-1>li:before{content:"\0025cb   "}.lst-kix_x20ch0y9m3x5-4>li:before{content:"\0025cb   "}.lst-kix_sy90az7op1o9-2>li:before{content:"\0025a0   "}.lst-kix_x20ch0y9m3x5-8>li:before{content:"\0025a0   "}.lst-kix_sy90az7op1o9-6>li:before{content:"\0025cf   "}.lst-kix_n5lxfhaqbljl-5>li:before{content:"\0025a0   "}.lst-kix_aberp6lo01db-1>li:before{content:"\0025cb   "}.lst-kix_pm2uiig2h9ki-1>li:before{content:"\0025cb   "}.lst-kix_iuazkh8ok0rz-1>li:before{content:"\0025cb   "}.lst-kix_66v8pzb3scta-0>li:before{content:"\0025cf   "}.lst-kix_aberp6lo01db-5>li:before{content:"\0025a0   "}.lst-kix_or2ml9k69g3c-0>li:before{content:"\0025cf   "}.lst-kix_or2ml9k69g3c-4>li:before{content:"\0025cb   "}.lst-kix_pm2uiig2h9ki-5>li:before{content:"\0025a0   "}.lst-kix_lzzk11f7rjl6-0>li:before{content:"\0025cf   "}.lst-kix_66v8pzb3scta-8>li:before{content:"\0025a0   "}.lst-kix_66v8pzb3scta-4>li:before{content:"\0025cb   "}.lst-kix_imhxa5ci8zbn-2>li:before{content:"\0025a0   "}.lst-kix_uvfi7dj4gcq1-8>li:before{content:"\0025a0   "}.lst-kix_imhxa5ci8zbn-6>li:before{content:"\0025cf   "}.lst-kix_iuazkh8ok0rz-5>li:before{content:"\0025a0   "}ul.lst-kix_tsygjyiaye1-3{list-style-type:none}.lst-kix_tsygjyiaye1-0>li:before{content:"\0025cf   "}ul.lst-kix_tsygjyiaye1-2{list-style-type:none}ul.lst-kix_tsygjyiaye1-1{list-style-type:none}.lst-kix_12ixjpdnyu9x-1>li:before{content:"\0025cb   "}ul.lst-kix_tsygjyiaye1-0{list-style-type:none}ul.lst-kix_3muqf1low3od-8{list-style-type:none}ul.lst-kix_tsygjyiaye1-7{list-style-type:none}ul.lst-kix_3muqf1low3od-7{list-style-type:none}.lst-kix_vcess6ep711u-6>li:before{content:"\0025cf   "}ul.lst-kix_tsygjyiaye1-6{list-style-type:none}ul.lst-kix_3muqf1low3od-6{list-style-type:none}ul.lst-kix_tsygjyiaye1-5{list-style-type:none}ul.lst-kix_3muqf1low3od-5{list-style-type:none}ul.lst-kix_tsygjyiaye1-4{list-style-type:none}ul.lst-kix_3muqf1low3od-4{list-style-type:none}ul.lst-kix_3muqf1low3od-3{list-style-type:none}ul.lst-kix_3muqf1low3od-2{list-style-type:none}ul.lst-kix_3muqf1low3od-1{list-style-type:none}.lst-kix_12ixjpdnyu9x-5>li:before{content:"\0025a0   "}ul.lst-kix_3muqf1low3od-0{list-style-type:none}.lst-kix_9nysc8xp27qv-0>li:before{content:"\0025cf   "}.lst-kix_578zwvielr47-2>li:before{content:"\0025a0   "}.lst-kix_hda3dc7zesz9-3>li:before{content:"\0025cf   "}.lst-kix_uvfi7dj4gcq1-0>li:before{content:"\0025cf   "}ul.lst-kix_vcess6ep711u-6{list-style-type:none}ul.lst-kix_vcess6ep711u-7{list-style-type:none}.lst-kix_tsygjyiaye1-8>li:before{content:"\0025a0   "}ul.lst-kix_vcess6ep711u-8{list-style-type:none}ul.lst-kix_vcess6ep711u-2{list-style-type:none}.lst-kix_vcess6ep711u-2>li:before{content:"\0025a0   "}ul.lst-kix_vcess6ep711u-3{list-style-type:none}ul.lst-kix_vcess6ep711u-4{list-style-type:none}ul.lst-kix_vcess6ep711u-5{list-style-type:none}ul.lst-kix_vcess6ep711u-0{list-style-type:none}ul.lst-kix_vcess6ep711u-1{list-style-type:none}.lst-kix_uvfi7dj4gcq1-4>li:before{content:"\0025cb   "}.lst-kix_mf6sfnkhcu3-7>li:before{content:"\0025cb   "}.lst-kix_1jn0fwfy70oq-5>li:before{content:"\0025a0   "}.lst-kix_m0n5t0uwabs6-7>li:before{content:"\0025cb   "}.lst-kix_or2ml9k69g3c-8>li:before{content:"\0025a0   "}.lst-kix_1jn0fwfy70oq-1>li:before{content:"\0025cb   "}li.li-bullet-0:before{margin-left:-18pt;white-space:nowrap;display:inline-block;min-width:18pt}.lst-kix_e09v8bll7fla-8>li:before{content:"\0025a0   "}ul.lst-kix_66v8pzb3scta-2{list-style-type:none}ul.lst-kix_66v8pzb3scta-1{list-style-type:none}ul.lst-kix_66v8pzb3scta-0{list-style-type:none}ul.lst-kix_66v8pzb3scta-6{list-style-type:none}ul.lst-kix_66v8pzb3scta-5{list-style-type:none}.lst-kix_bcd632mes0l6-3>li:before{content:"\0025cf   "}.lst-kix_bcd632mes0l6-7>li:before{content:"\0025cb   "}ul.lst-kix_66v8pzb3scta-4{list-style-type:none}ul.lst-kix_66v8pzb3scta-3{list-style-type:none}.lst-kix_gwycuoty2225-2>li:before{content:"\0025a0   "}.lst-kix_tsygjyiaye1-4>li:before{content:"\0025cb   "}ul.lst-kix_tsygjyiaye1-8{list-style-type:none}.lst-kix_578zwvielr47-6>li:before{content:"\0025cf   "}ol{margin:0;padding:0}table td,table th{padding:0}.c38{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:127.5pt;border-top-color:#000000;border-bottom-style:solid}.c12{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:112.9pt;border-top-color:#000000;border-bottom-style:solid}.c29{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:225.7pt;border-top-color:#000000;border-bottom-style:solid}.c39{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:112.8pt;border-top-color:#000000;border-bottom-style:solid}.c49{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:98.2pt;border-top-color:#000000;border-bottom-style:solid}.c9{-webkit-text-decoration-skip:none;color:#434343;font-weight:400;text-decoration:underline;vertical-align:baseline;text-decoration-skip-ink:none;font-size:14pt;font-family:"Arial";font-style:normal}.c16{-webkit-text-decoration-skip:none;color:#000000;font-weight:400;text-decoration:underline;vertical-align:baseline;text-decoration-skip-ink:none;font-size:11pt;font-family:"Arial";font-style:normal}.c4{padding-top:0pt;padding-bottom:16pt;line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left;height:11pt}.c42{padding-top:0pt;padding-bottom:16pt;line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}.c31{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:20pt;font-family:"Arial";font-style:normal}.c23{padding-top:20pt;padding-bottom:6pt;line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}.c18{padding-top:16pt;padding-bottom:4pt;line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}.c1{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:11pt;font-family:"Arial";font-style:normal}.c8{padding-top:18pt;padding-bottom:6pt;line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}.c20{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:16pt;font-family:"Arial";font-style:normal}.c48{padding-top:0pt;padding-bottom:16pt;line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:center}.c53{padding-top:20pt;padding-bottom:6pt;line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:center}.c34{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:21pt;font-family:"Arial";font-style:normal}.c17{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Arial";font-style:normal}.c35{padding-top:0pt;padding-bottom:3pt;line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}.c45{padding-top:0pt;padding-bottom:3pt;line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:center}.c10{color:#000000;text-decoration:none;vertical-align:baseline;font-size:11pt;font-family:"Arial";font-style:normal}.c5{padding-top:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:left}.c33{padding-top:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:right}.c51{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:20pt;font-family:"Arial"}.c27{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:11pt;font-family:"Arial"}.c14{padding-top:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:center}.c37{font-weight:400;text-decoration:none;vertical-align:baseline;font-family:"Arial";font-style:normal}.c7{margin-left:18pt;padding-top:3pt;padding-bottom:0pt;line-height:1.0;text-align:left}.c22{margin-left:36pt;padding-top:3pt;padding-bottom:0pt;line-height:1.0;text-align:left}.c30{padding-top:3pt;padding-bottom:0pt;line-height:1.0;text-align:left}.c54{border-spacing:0;border-collapse:collapse;margin-right:auto}.c52{margin-left:auto;border-spacing:0;border-collapse:collapse;margin-right:auto}.c15{padding-top:0pt;padding-bottom:0pt;line-height:1.0;text-align:left}.c32{background-color:#ffffff;max-width:451.4pt;padding:72pt 72pt 72pt 72pt}.c25{text-decoration-skip-ink:none;-webkit-text-decoration-skip:none;text-decoration:underline}.c24{margin-left:72pt;padding-left:0pt}.c43{color:#000000;font-size:26pt}.c2{padding:0;margin:0}.c46{color:#000000;font-size:9pt}.c19{color:inherit;text-decoration:inherit}.c6{margin-left:36pt;padding-left:0pt}.c26{margin-left:108pt;padding-left:0pt}.c13{color:#434343;font-size:14pt}.c44{color:#666666;font-size:15pt}.c36{height:16pt}.c21{height:0pt}.c11{height:11pt}.c28{color:#1155cc}.c50{font-size:13pt}.c3{font-weight:700}.c0{font-style:italic}.c41{text-indent:-70.9pt}.c40{text-indent:36pt}.c47{margin-left:36pt}.title{padding-top:0pt;color:#000000;font-size:26pt;padding-bottom:3pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}.subtitle{padding-top:0pt;color:#666666;font-size:15pt;padding-bottom:16pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}li{color:#000000;font-size:11pt;font-family:"Arial"}p{margin:0;color:#000000;font-size:11pt;font-family:"Arial"}h1{padding-top:20pt;color:#000000;font-size:20pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h2{padding-top:18pt;color:#000000;font-size:16pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h3{padding-top:16pt;color:#434343;font-size:14pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h4{padding-top:14pt;color:#666666;font-size:12pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h5{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h6{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;font-style:italic;orphans:2;widows:2;text-align:left}</style></head><body class="c32 doc-content"><div><p class="c5"><span class="c1">DLX-MIPS<br>25 de Julio, 2023 &nbsp;</span><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 54.80px; height: 54.80px;"><img alt="" src="images/image6.png" style="width: 54.80px; height: 54.80px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p></div><p class="c35 title" id="h.jn6ahdq39gak"><span class="c31">Documento Universidad Nacional de C&oacute;rdoba<br>Facultad de Ciencias Exactas F&iacute;sicas y Naturales</span></p><p class="c42 subtitle" id="h.jiewyf9r71ve"><span>&nbsp;<br>T&Iacute;TULO:</span><span class="c50">&nbsp;Proyecto MIPS</span><span>.<br>SUMARIO: </span><span class="c50">Descripci&oacute;n de instalaci&oacute;n, configuraci&oacute;n y uso del procesador MIPS</span><span class="c37 c44">.</span><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 193.65px; height: 96.82px;"><img alt="" src="images/image16.png" style="width: 193.65px; height: 96.82px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c4 subtitle" id="h.jbv2a2hmd5zg"><span class="c37 c44"></span></p><p class="c5"><span class="c13">FLUJO DE APROBACI&Oacute;N</span><span class="c1">&nbsp;</span></p><p class="c5 c11"><span class="c1"></span></p><a id="t.68c95d97d9f7c723c571f46faef89bccec660c84"></a><a id="t.0"></a><table class="c54"><tr class="c21"><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">ESTADO</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">ROL RESPONSABLE</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">Acci&oacute;n ejecutada por:</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">FECHA COMPLETITUD </span></p></td></tr><tr class="c21"><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">Creado</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">Equipo de Desarrollo</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">Julieta Abigail Prieto</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">20/07/2023</span></p></td></tr><tr class="c21"><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">Creado</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">Equipo de Desarrollo</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">Mateo Merino</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">20/07/2023</span></p></td></tr><tr class="c21"><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">Revisado</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">Profesor del pr&aacute;ctico</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">Martin Pereyra</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">27/07/2023</span></p></td></tr><tr class="c21"><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">Aprobado</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">Profesor del pr&aacute;ctico</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">Martin Pereyra</span></p></td><td class="c12" colspan="1" rowspan="1"><p class="c15"><span class="c1">27/07/2023</span></p></td></tr></table><p class="c5 c11"><span class="c1"></span></p><p class="c42 subtitle" id="h.h5o1h9mozbxb"><span class="c37 c44">HISTORIAL DE CAMBIOS </span></p><a id="t.f68581a38f076de22eb15bc7419c3f22ed59759e"></a><a id="t.1"></a><table class="c52"><tr class="c21"><td class="c49" colspan="1" rowspan="1"><p class="c15"><span class="c17">VERSI&Oacute;N</span></p></td><td class="c38" colspan="1" rowspan="1"><p class="c15"><span class="c17">FECHA</span></p></td><td class="c39" colspan="1" rowspan="1"><p class="c15"><span class="c17">SECTOR</span></p></td><td class="c39" colspan="1" rowspan="1"><p class="c15"><span class="c17">COMENTARIOS</span></p></td></tr><tr class="c21"><td class="c49" colspan="1" rowspan="1"><p class="c15"><span class="c17">1.0</span></p></td><td class="c38" colspan="1" rowspan="1"><p class="c15"><span class="c17">24/07/2023</span></p></td><td class="c39" colspan="1" rowspan="1"><p class="c15"><span class="c17">Todas</span></p></td><td class="c39" colspan="1" rowspan="1"><p class="c15"><span class="c17">Primer versi&oacute;n del documento</span></p></td></tr><tr class="c21"><td class="c49" colspan="1" rowspan="1"><p class="c15"><span class="c17">1.1</span></p></td><td class="c38" colspan="1" rowspan="1"><p class="c15"><span class="c17">25/07/2023</span></p></td><td class="c39" colspan="1" rowspan="1"><p class="c15"><span class="c17">Timer y debugger</span></p></td><td class="c39" colspan="1" rowspan="1"><p class="c15"><span class="c17">Vaciado de pipeline autom&aacute;tico por hardware y se agrega requerimientos de timer.</span></p></td></tr></table><p class="c11 c45 title" id="h.qykdvurdoa3n"><span class="c37 c43"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c35 c11 title" id="h.xty86xwaagc7"><span class="c34"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c45 title" id="h.p8ypgiwmmosm"><span class="c37 c43">TABLA DE CONTENIDOS</span></p><p class="c30"><span class="c10 c3"><a class="c19" href="#h.uu96pgo7cr19">Prop&oacute;sito&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2</a></span></p><p class="c30"><span class="c10 c3"><a class="c19" href="#h.4b31f4531or4">T&eacute;rminos y Definiciones&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2</a></span></p><p class="c7"><span class="c1"><a class="c19" href="#h.wzp2azfyt0vg">ALU&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2</a></span></p><p class="c7"><span class="c1"><a class="c19" href="#h.4s1iil1qk9h2">PIPELINE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2</a></span></p><p class="c7"><span class="c1"><a class="c19" href="#h.feksom6kihex">Riesgos&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.mz624rhi0wsx">Riesgo Estructural&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.s8qdb0igiwzd">Riesgo de Control&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.y6ot3f1li043">Riesgo de Datos&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3</a></span></p><p class="c7"><span class="c1"><a class="c19" href="#h.89on8qoo4bvd">DLX&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3</a></span></p><p class="c7"><span class="c1"><a class="c19" href="#h.6e1pebkwc6se">MIPS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4</a></span></p><p class="c7"><span class="c1"><a class="c19" href="#h.a0ok7l43rwfs">M&eacute;tricas de Timming:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.4zjcsego5axq">WNS (Worst Negative Slack):&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.x4u4esnn4vq">TNS (Total Negative Slack):&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4</a></span></p><p class="c30"><span class="c10 c3"><a class="c19" href="#h.3bfox84pe7d9">Acr&oacute;nimos y Abreviaturas&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5</a></span></p><p class="c30"><span class="c10 c3"><a class="c19" href="#h.els22s2xml3w">Descripci&oacute;n del Procesador&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6</a></span></p><p class="c30"><span class="c10 c3"><a class="c19" href="#h.x5k1x2u4ix5l">Prop&oacute;sito&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6</a></span></p><p class="c30"><span class="c10 c3"><a class="c19" href="#h.dwipqr84t8r1">Arquitectura del Procesador&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6</a></span></p><p class="c7"><span class="c1"><a class="c19" href="#h.kd0f5c3ljcr6">Etapas&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6</a></span></p><p class="c7"><span class="c1"><a class="c19" href="#h.y422ycxpuowh">Set de Instrucciones&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6</a></span></p><p class="c30"><span class="c10 c3"><a class="c19" href="#h.gnt7smsspnvz">Modo de Operaci&oacute;n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7</a></span></p><p class="c30"><span class="c10 c3"><a class="c19" href="#h.vhh7zzlx6f5">Etapas y m&oacute;dulos del pipeline&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;8</a></span></p><p class="c7"><span class="c10 c3"><a class="c19" href="#h.yi5jx5hwi0lx">Debugger&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;9</a></span></p><p class="c7"><span class="c10 c3"><a class="c19" href="#h.qsdbv6k0j5eq">UART&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;9</a></span></p><p class="c7"><span class="c10 c3"><a class="c19" href="#h.3iwdqncsu2ub">Etapa IF&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;10</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.vk5n401eeghp">Inputs:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;11</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.eqfl9lvz7df9">Outputs:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;11</a></span></p><p class="c7"><span class="c10 c3"><a class="c19" href="#h.ey7839rvxq4m">Etapa ID&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;11</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.k165088y1pgd">Inputs:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;12</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.grxhs2po5cjv">Outputs:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;13</a></span></p><p class="c7"><span class="c10 c3"><a class="c19" href="#h.yypj6xzbvusu">Unidad de Control&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;14</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.3wjy0kp269ud">Inputs:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;14</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.7vx18mq9fzbe">Outputs: Se&ntilde;ales de Control&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;14</a></span></p><p class="c7"><span class="c10 c3"><a class="c19" href="#h.sv7lvse5j2o4">Detector de Riesgos&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;16</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.yaukkr6k34mz">Inputs&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;16</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.kdgq7utr6e5m">Outputs&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;17</a></span></p><p class="c7"><span class="c10 c3"><a class="c19" href="#h.2ulgaiehkl0s">Etapa EX&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;17</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.aex2otjb94ud">Inputs:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;18</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.iprb8sxs292u">Outputs:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;19</a></span></p><p class="c7"><span class="c1"><a class="c19" href="#h.gw07m4hc1fai">Etapa MEM&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;21</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.c92d1g98ref1">Inputs&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;22</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.ubj15c3y1p54">Outputs&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;22</a></span></p><p class="c7"><span class="c1"><a class="c19" href="#h.1f1m67wifrzw">Etapa Write Back&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;22</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.fyih68vov40q">Inputs:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;23</a></span></p><p class="c22"><span class="c1"><a class="c19" href="#h.y6niwbde9rbw">outputs:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;23</a></span></p><p class="c7"><span class="c1"><a class="c19" href="#h.sqc1t8spxica">TIMER:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;23</a></span></p><p class="c30"><span class="c10 c3"><a class="c19" href="#h.6dgsihcgsunx">Requerimientos&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;23</a></span></p><p class="c30"><span class="c10 c3"><a class="c19" href="#h.35gins46hblp">Ejecuci&oacute;n Nominal&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;24</a></span></p><p class="c30"><span class="c10 c3"><a class="c19" href="#h.hnaq3jb31zkg">BIBLIOGRAF&Iacute;A&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;25</a></span></p><p class="c45 c11 title" id="h.6afn9xzaxttt"><span class="c37 c43"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c45 title" id="h.o5adym4jz42h"><span class="c37 c43">Informaci&oacute;n del documento</span></p><h1 class="c23" id="h.uu96pgo7cr19"><span class="c31">Prop&oacute;sito </span></h1><p class="c5"><span class="c1">El presente informe consta de una descripci&oacute;n de lo que fue la elaboraci&oacute;n del trabajo final de la materia Arquitectura de Computadoras; la implementaci&oacute;n del procesador MIPS en lenguaje de descripci&oacute;n de hardware Verilog, siendo &eacute;ste puesto a funcionar en la placa FPGA Basys 3.</span></p><p class="c5"><span class="c1">&nbsp;</span></p><h1 class="c23" id="h.4b31f4531or4"><span class="c31">T&eacute;rminos y Definiciones</span></h1><p class="c5 c11"><span class="c10 c3"></span></p><h2 class="c8" id="h.wzp2azfyt0vg"><span class="c20">ALU</span><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 126.50px; height: 108.51px;"><img alt="" src="images/image11.png" style="width: 126.50px; height: 108.51px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></h2><p class="c5"><span class="c1">Es un circuito digital que realiza operaciones aritm&eacute;ticas (suma, resta) y operaciones l&oacute;gicas (SI, Y, O, NO) entre los valores de los argumentos (uno o dos).</span></p><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.4s1iil1qk9h2"><span class="c20">PIPELINE</span></h2><p class="c5"><span class="c1">La segmentaci&oacute;n de cauce, tambi&eacute;n denominada pipeline, es una t&eacute;cnica empleada en el dise&ntilde;o de procesadores, basada en la divisi&oacute;n de la ejecuci&oacute;n de las instrucciones en etapas, consiguiendo as&iacute; que una instrucci&oacute;n empiece a ejecutarse antes de que hayan terminado las anteriores y, por tanto, que haya varias instrucciones procesando simult&aacute;neamente.</span></p><h2 class="c8" id="h.40dcoy5gq1l8"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 382.12px; height: 111.24px;"><img alt="" src="images/image13.png" style="width: 382.12px; height: 111.24px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></h2><h2 class="c8 c36" id="h.ws1dizm8mmrw"><span class="c20"></span></h2><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.feksom6kihex"><span class="c20">Riesgos</span></h2><h3 class="c18" id="h.mz624rhi0wsx"><span class="c37 c13">Riesgo Estructural</span></h3><p class="c5"><span class="c1">Sucede cuando dos instrucciones acceden al mismo recurso al mismo tiempo.</span></p><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.s8qdb0igiwzd"><span class="c37 c13">Riesgo de Control</span></h3><p class="c5"><span class="c1">&nbsp;Sucede cuando se intenta tomar una decisi&oacute;n sobre una condici&oacute;n no evaluada. Por ejemplo las instrucciones BRANCH realizan un salto condicional, por lo que no se puede predecir en un principio cu&aacute;l ser&aacute; la pr&oacute;xima instrucci&oacute;n sin antes ser evaluada la condici&oacute;n.</span></p><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.y6ot3f1li043"><span class="c37 c13">Riesgo de Datos</span></h3><p class="c5"><span class="c1">Sucede cuando se intenta utilizar un registro antes de que este est&eacute; preparado. Este riesgo se puede sub clasificar en los siguientes.</span></p><ul class="c2 lst-kix_m0n5t0uwabs6-0 start"><li class="c5 c6 li-bullet-0"><span class="c3">RAW (Read After Write)</span><span class="c1">: una instrucci&oacute;n trata de leer un registro antes de que lo escriba una instrucci&oacute;n anterior.</span></li><li class="c5 c6 li-bullet-0"><span class="c3">WAR (Write After Read)</span><span class="c1">: una instrucci&oacute;n trata de escribir su resultado en un destino (sobreescribiendo su valor previo) antes de que una instrucci&oacute;n anterior haya le&iacute;do el valor anterior de &eacute;ste.</span></li><li class="c5 c6 li-bullet-0"><span class="c3">WAW (Write After Write)</span><span class="c1">: una instrucci&oacute;n trata de escribir antes que otra instrucci&oacute;n anterior escriba en el mismo destino.</span></li></ul><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.89on8qoo4bvd"><span>DLX</span></h2><p class="c5"><span>El DLX es b&aacute;sicamente un MIPS revisado y simplificado con una </span><span>arquitectura simple de carga/almacenamiento de 32 bits</span><span class="c1">. Pensado principalmente para prop&oacute;sitos educativos, se utiliza ampliamente en cursos de nivel universitario sobre arquitectura de computadores.</span></p><p class="c5"><span>Las instrucciones DLX se pueden separar en, </span><span>tipo R</span><span>, </span><span>tipo I</span><span>&nbsp;y </span><span>tipo J</span><span class="c1">.</span></p><p class="c5"><span>El DLX, como el MIPS, basa su rendimiento en el uso de la </span><span><a class="c19" href="https://www.google.com/url?q=https://es.wikipedia.org/wiki/Segmentaci%25C3%25B3n_de_cauce&amp;sa=D&amp;source=editors&amp;ust=1690507807275670&amp;usg=AOvVaw0iqks2plrCM8tr5JN5g8pb">segmentaci&oacute;n de cauce</a></span><span class="c1">&nbsp;o pipeline. El dise&ntilde;o DLX es un ejemplo sencillo, un concepto cl&aacute;sico del RISC. La segmentaci&oacute;n de cauce tiene cinco etapas:</span></p><ul class="c2 lst-kix_rreejk4wc8g6-0 start"><li class="c5 c6 li-bullet-0"><span>IF </span><span class="c1">- Unidad de obtenci&oacute;n de instrucci&oacute;n. T&iacute;picamente referida como la &quot;unidad de carga&quot; en terminolog&iacute;a moderna.</span></li><li class="c5 c6 li-bullet-0"><span>ID</span><span class="c1">&nbsp;- Unidad de decodificaci&oacute;n de instrucci&oacute;n. Esta unidad toma la instrucci&oacute;n del IF, y extrae el opcode y los operandos. Tambi&eacute;n obtiene los valores en registros si es necesario.</span></li><li class="c5 c6 li-bullet-0"><span>EX</span><span>&nbsp;- Unidad de ejecuci&oacute;n. Ejecuta la instrucci&oacute;n, normalmente referido como </span><span><a class="c19" href="https://www.google.com/url?q=https://es.wikipedia.org/wiki/ALU&amp;sa=D&amp;source=editors&amp;ust=1690507807276718&amp;usg=AOvVaw3-Nm2a0HARclsWBuhtm94T">ALU</a></span><span class="c1">&nbsp;en terminolog&iacute;a moderna.</span></li><li class="c5 c6 li-bullet-0"><span>MEM</span><span class="c1">&nbsp;- Unidad de acceso a memoria. Obtiene datos de la memoria, Controlada desde el ID y el EX.</span></li><li class="c5 c6 li-bullet-0"><span>WB</span><span>&nbsp;- WriteBack unit. Llamada a la unidad de almacenamiento en terminolog&iacute;a moderna</span><span class="c37 c46">.</span></li></ul><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.6e1pebkwc6se"><span class="c20">MIPS</span></h2><p class="c5"><span class="c1">El procesador MIPS es una arquitectura de procesador reducido de instrucciones (RISC) que fue desarrollada por MIPS Computer Systems en 1985. El procesador MIPS se ha utilizado en una amplia variedad de dispositivos, incluyendo computadoras personales, consolas de juegos, y dispositivos integrados.</span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">El procesador MIPS es un procesador de 32 bits que tiene una arquitectura de pipeline. Esto significa que el procesador puede ejecutar m&uacute;ltiples instrucciones al mismo tiempo.</span></p><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.a0ok7l43rwfs"><span>M&eacute;tricas</span><span>&nbsp;de Timming:</span></h2><h3 class="c18" id="h.4zjcsego5axq"><span class="c37 c13">WNS (Worst Negative Slack):</span></h3><p class="c5"><span class="c1">Es el valor m&aacute;s negativo entre todos los slack de tiempo en el dise&ntilde;o. El slack de tiempo se refiere al margen disponible en la ruta m&aacute;s larga para cumplir con las restricciones de temporizaci&oacute;n. Un WNS negativo indica que la ruta m&aacute;s lenta no cumple con los requisitos de temporizaci&oacute;n y representa cu&aacute;nto tiempo falta para que la ruta alcance el objetivo de temporizaci&oacute;n.</span></p><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.x4u4esnn4vq"><span class="c13 c37">TNS (Total Negative Slack): </span></h3><p class="c5"><span class="c1">Es la suma de todos los slacks de tiempo negativos en el dise&ntilde;o. Representa la cantidad total de tiempo por la que el dise&ntilde;o no cumple con los requisitos de temporalizaci&oacute;n.</span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><h1 class="c23" id="h.3bfox84pe7d9"><span class="c31">&nbsp;Acr&oacute;nimos y Abreviaturas </span></h1><p class="c5"><span class="c1">Los siguientes acr&oacute;nimos y abreviaturas son utilizados en el presente documento</span></p><p class="c5 c11"><span class="c1"></span></p><a id="t.82f38bf58ec86ef0e34bbf059721b509091cc93a"></a><a id="t.2"></a><table class="c54"><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c10 c3">ACR&Oacute;NIMO</span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c10 c3">DESCRIPCI&Oacute;N</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c15"><span>IF</span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c1">Instruction Fetch</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c1">ID</span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c1">Instruction Decode</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c1">EX</span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c1">Execute</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c1">MEM</span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c1">Memory Access</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c1">WB</span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c1">Write Back</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c1">MIPS</span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c1">Microprocessor without Interlocked Pipeline Stages</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c1">ALU </span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c15"><span class="c1">Unidad Aritm&eacute;tica L&oacute;gica</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">RAW </span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">Read After Write</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">WAR </span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">Write After Read</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">WAW </span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">Write After Write</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">RISC</span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">Reduced Instruction Set Computing</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">GPR</span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">Registro de Prop&oacute;sito General</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">WNS</span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">Worst Negative Slack</span></p></td></tr><tr class="c21"><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">TNS</span></p></td><td class="c29" colspan="1" rowspan="1"><p class="c5"><span class="c1">Total Negative Slack</span></p></td></tr></table><p class="c5 c11"><span class="c1"></span></p><p class="c14 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p><h1 class="c23" id="h.els22s2xml3w"><span class="c31">Descripci&oacute;n del Procesador</span></h1><p class="c5 c40"><span class="c1">Este procesador est&aacute; basado en la arquitectura DLX que es un conjunto de instrucciones RISC con registros de 32 bits de prop&oacute;sito general.</span></p><p class="c5"><span class="c1">Entre sus principales funcionalidades se encuentran:</span></p><ul class="c2 lst-kix_o241otqo2w7n-0 start"><li class="c5 c6 li-bullet-0"><span class="c1">Memoria de datos direccionable por registro, modo BIG ENDIAN con direcciones de 32 bits.</span></li><li class="c5 c6 li-bullet-0"><span class="c1">Memoria de registros direccionable por bytes, modo BIG ENDIAN con direcciones de 32 bits. Con el Registro R0 reservado siempre en cero.</span></li><li class="c5 c6 li-bullet-0"><span class="c1">Todas las instrucciones son de 32 bits y deben estar alineadas.</span></li><li class="c5 c6 li-bullet-0"><span class="c1">Unidad de Debug con UART.</span></li><li class="c5 c6 li-bullet-0"><span class="c1">Dos modos de operaci&oacute;n: Continuo y Step to Step.</span></li><li class="c5 c6 li-bullet-0"><span class="c1">Control de riesgos de datos con unidad de corto circuito.</span></li><li class="c5 c6 li-bullet-0"><span class="c1">Control de riesgos control con unidad de riesgo, &nbsp;prec&aacute;lculo de saltos.</span></li><li class="c5 c6 li-bullet-0"><span class="c1">Control de riesgos estructurales mediante el control de acceso a memorias por ciclo de clock segmentado.</span></li></ul><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p><p class="c5 c11"><span class="c1"></span></p><h1 class="c23" id="h.x5k1x2u4ix5l"><span class="c31">Prop&oacute;sito</span></h1><p class="c5 c40"><span class="c1">Este procesador permite procesar m&uacute;ltiples instrucciones simult&aacute;neamente. Con un set de instrucciones reducido y control de riesgos.</span></p><h1 class="c23" id="h.dwipqr84t8r1"><span>Arquitectura del Procesador </span></h1><h2 class="c8" id="h.kd0f5c3ljcr6"><span class="c20">Etapas</span></h2><p class="c5 c40"><span class="c1">El procesador MIPS cuenta con un pipeline de 5 etapas, cuyas caracter&iacute;sticas se describen a continuaci&oacute;n</span></p><p class="c5 c11"><span class="c1"></span></p><ul class="c2 lst-kix_tsygjyiaye1-0 start"><li class="c5 c6 li-bullet-0"><span class="c3">IF: </span><span class="c1">B&uacute;squeda de la instrucci&oacute;n en la memoria de programa.</span></li><li class="c5 c6 li-bullet-0"><span class="c3">ID: </span><span class="c1">Decodificaci&oacute;n de la instrucci&oacute;n y lectura de registros.</span></li><li class="c5 c6 li-bullet-0"><span class="c3">EX: </span><span class="c1">Ejecuci&oacute;n de la instrucci&oacute;n propiamente dicha.</span></li><li class="c5 c6 li-bullet-0"><span class="c3">MEM: </span><span class="c1">Lectura o escritura desde/hacia la memoria de datos.</span></li><li class="c5 c6 li-bullet-0"><span class="c3">WB: </span><span class="c1">Escritura de resultados en los registros.</span></li></ul><h2 class="c8" id="h.y422ycxpuowh"><span class="c20">Set de Instrucciones</span></h2><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">Las instrucciones que el MIPS tiene implementadas son las siguientes:</span></p><p class="c5 c11"><span class="c1"></span></p><ul class="c2 lst-kix_3muqf1low3od-0 start"><li class="c5 c6 li-bullet-0"><span class="c3">R-type: </span><span class="c1">SLL, SRL, SRA, SLLV, SRLV, SRAV, ADDU, SUBU, AND, OR, XOR, NOR, SLT.</span></li><li class="c5 c6 li-bullet-0"><span class="c3">I-type: </span><span class="c1">LB, LH, LW, LWU, LBU, LHU, SB, SH, SW, ADDI, ANDI, ORI, XORI, LUI, SLTI, BEQ, BNE, J, JAL.</span></li><li class="c5 c6 li-bullet-0"><span class="c3">J-type: </span><span>JR, </span><span>JALR</span><span class="c1">.</span></li></ul><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;La descripci&oacute;n detallada del funcionamiento de cada instrucci&oacute;n se encuentra en el archivo </span><span class="c0">&ldquo;mips-iv-instruction-set.pdf&rdquo; </span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">A su vez, el MIPS es capaz de soportar y tomar acci&oacute;n sobre los siguientes tipos de riesgo:</span></p><ul class="c2 lst-kix_nfvj6w5zi8ww-0 start"><li class="c5 c6 li-bullet-0"><span class="c3">Estructurales: </span><span class="c1">Se producen cuando dos instrucciones tratan de utilizar el mismo recurso en el mismo ciclo.</span></li><li class="c5 c6 li-bullet-0"><span class="c3">De datos: </span><span class="c1">Se intenta utilizar un dato antes de que est&eacute; preparado. Mantenimiento del orden estricto de lecturas y escrituras.</span></li><li class="c5 c6 li-bullet-0"><span class="c3">De control: </span><span class="c1">Se intenta tomar una decisi&oacute;n sobre una condici&oacute;n todav&iacute;a no evaluada.</span></li></ul><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Para manejar los riesgos anteriormente mencionados, se implement&oacute; la </span><span class="c0">Unidad de Cortocircuitos </span><span>y la </span><span class="c0">Unidad de Detecci&oacute;n de Riesgos. </span><span class="c1">Se detallar&aacute;n m&aacute;s adelante.</span></p><p class="c5 c11"><span class="c1"></span></p><h1 class="c23" id="h.gnt7smsspnvz"><span>Modo de Operaci&oacute;n</span></h1><p class="c5"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Para hacer uso del MIPS, se debe cargar el programa a ejecutar en la memoria de programa mediante un archivo </span><span class="c0">ensamblado</span><span>. Una vez que se tenga dicho programa listo para ser cargado, se transmite mediante la interfaz UART y se carga en la memoria </span><span>de programa</span><span class="c1">. </span></p><p class="c14 c11"><span class="c1"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;El MIPS cuenta con dos modos de operaci&oacute;n:</span></p><p class="c5 c11"><span class="c1"></span></p><ul class="c2 lst-kix_m7vu074jlko6-0 start"><li class="c5 c6 li-bullet-0"><span class="c3">Modo Continuo: </span><span class="c1">Se env&iacute;a un comando a la FPGA por UART y esta inicia la ejecuci&oacute;n del programa hasta llegar al final del mismo. Llegado ese punto se muestran en pantalla el contenido de los registros usados, el PC, y lo que contiene la memoria de datos.</span></li><li class="c5 c6 li-bullet-0"><span class="c3">Paso a Paso: </span><span>Se env&iacute;a un comando por la UART y se ejecuta un ciclo de Clock. En cada ciclo, se muestran por pantalla los valores mencionados anteriormente en el Modo Continuo</span><span class="c3 c10">&nbsp;</span></li></ul><p class="c5 c11"><span class="c10 c3"></span></p><p class="c5"><span class="c3">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c1">La informaci&oacute;n se env&iacute;a hacia y desde la PC mediante una unidad de Debug, que hace uso del m&oacute;dulo UART para la transmisi&oacute;n y recepci&oacute;n de datos.</span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><h1 class="c23" id="h.vhh7zzlx6f5"><span class="c31">Etapas y m&oacute;dulos del pipeline</span></h1><p class="c14 c11"><span class="c1"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;A continuaci&oacute;n, se muestran gr&aacute;ficamente las etapas y m&oacute;dulos implementados en el MIPS, detallando cada parte de cada uno y explicando sus caracter&iacute;sticas, as&iacute; como su funcionamiento y comunicaci&oacute;n con el resto de las etapas.</span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c41"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 790.50px; height: 698.58px;"><img alt="" src="images/image9.png" style="width: 790.50px; height: 698.58px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c14"><span class="c0">Im&aacute;gen 0: Diagrama de arquitectura MIPS</span></p><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.yi5jx5hwi0lx"><span class="c20">Debugger</span></h2><p class="c5"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;En primer lugar, comencemos con la Unidad de Debug. Es la encargada de recibir las instrucciones desde la computadora y cargarlas en la memoria de programa, as&iacute; como indicarle al MIPS si debe ejecutarse en </span><span class="c25">Modo Continuo </span><span>o </span><span class="c25">Modo Paso a Paso</span><span class="c1">.</span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 601.70px; height: 329.33px;"><img alt="" src="images/image1.png" style="width: 601.70px; height: 329.33px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c27 c0">Im&aacute;gen 1: Unidad de Debug</span></p><p class="c5 c11"><span class="c27 c0"></span></p><p class="c5"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Como se ve en la </span><span class="c0">Imagen 1, </span><span class="c1">la Unidad de Debug se comunica con la computadora por medio de la interfaz UART, que se encarga de recibir y enviar la informaci&oacute;n desde y hacia el MIPS.</span></p><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.qsdbv6k0j5eq"><span class="c20">UART</span></h2><p class="c5"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;El m&oacute;dulo UART recibe informaci&oacute;n de la PC y cuando termina de recibir un dato, notifica a la Unidad de Debug mediante el </span><span class="c0">&lsquo;flag_rx_done&rsquo; </span><span>y la unidad de Debug procesa el &lsquo;</span><span class="c0">byte recibido&rsquo; </span><span class="c1">y acciona en base a lo recibido. Los comandos a enviar desde la PC hacia el Debug son los siguientes:</span></p><p class="c5 c11"><span class="c1"></span></p><ul class="c2 lst-kix_lzzk11f7rjl6-0 start"><li class="c5 c6 li-bullet-0"><span class="c3">Comando L: </span><span>Es un comando &ldquo;Load&rdquo; para comenzar a cargar las instrucciones. Al recibir este comando, la Unidad de Debug cambia de estado </span><span class="c25">&lsquo;IDLE&rsquo; </span><span>&nbsp;a &lsquo;</span><span class="c25">RECEIVE INSTRUCTION&rsquo; </span><span>y comienza a recibir las instrucciones una por una. Luego de enviar este comando, la memoria de programa del MIPS queda cargada con las instrucciones en c&oacute;digo m&aacute;quina proporcionadas por el </span><span class="c0">programa ensamblador</span><span class="c1">&nbsp;que se desee cargar</span></li><li class="c5 c6 li-bullet-0"><span class="c3">Comando C: </span><span>Una vez cargadas las instrucciones, si se env&iacute;a el comando C (&ldquo;</span><span>Continuo</span><span class="c1">&rdquo;) el programa comienza a ejecutarse en modo Continuo. Una vez finalizado el programa, la Unidad de Debug env&iacute;a la informaci&oacute;n requerida a la PC</span></li><li class="c5 c6 li-bullet-0"><span class="c3">Comando S: </span><span class="c1">Una vez cargadas las instrucciones, si se env&iacute;a el comando S (&ldquo;Step to Step&rdquo;) el programa comienza a ejecutarse en modo Paso a Paso. En cada ciclo de Clock ejecutado, la Unidad de Debug env&iacute;a la informaci&oacute;n requerida a la PC</span></li><li class="c5 c6 li-bullet-0"><span class="c3">Comando N: </span><span class="c1">Si se est&aacute; ejecutando el programa en modo Paso a Paso, al enviar el comando N (&ldquo;Next&rdquo;) el MIPS ejecuta un ciclo de Clock. </span></li></ul><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c10 c3"></span></p><p class="c5 c11"><span class="c10 c3"></span></p><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.3iwdqncsu2ub"><span class="c20">Etapa IF</span></h2><p class="c5"><span>La etapa IF (Instruction Fetch) es la encargada de &lsquo;sacar&rsquo; con cada ciclo de Clock las instrucciones a ejecutar en su output para que avancen hacia la siguiente etapa.</span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 760.86px; height: 419.29px;"><img alt="" src="images/image7.png" style="width: 760.86px; height: 419.29px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c14"><span class="c0 c27">Imagen 2: Etapa IF</span></p><p class="c11 c48 subtitle" id="h.mgc93u4ilsic"><span class="c37 c44"></span></p><p class="c5"><span class="c1">A continuaci&oacute;n, una descripci&oacute;n de sus inputs y outputs:</span></p><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.vk5n401eeghp"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c9">Inputs:</span></h3><p class="c5 c11"><span class="c16"></span></p><ul class="c2 lst-kix_mf6sfnkhcu3-0 start"><li class="c5 c6 li-bullet-0"><span class="c3">&lsquo;i_flag_new_inst_ready&rsquo;: </span><span>Esta</span><span>&nbsp;flag le indica a la memoria de instrucciones (</span><span class="c0">Instruction Memory</span><span class="c1">) que hay una nueva instrucci&oacute;n para almacenar en memoria. A medida que se va cargando el programa; la Unidad de Debug notifica a la etapa IF la existencia de una nueva instrucci&oacute;n a almacenar mediante esta flag</span></li><li class="c5 c6 li-bullet-0"><span class="c3">&lsquo;i_instruction_data&rsquo;: </span><span class="c1">Este input contiene la instrucci&oacute;n a almacenar en memoria, que viene desde la Unidad de Debug</span></li><li class="c5 c6 li-bullet-0"><span class="c3">&lsquo;i_flag_start_program&rsquo;: </span><span>Esta</span><span class="c1">&nbsp;flag le notifica al m&oacute;dulo PC de la etapa IF que debe comenzar el programa; en otras palabras, que el Program Counter comience a incrementarse a la vez que van saliendo nuevas instrucciones</span></li><li class="c5 c6 li-bullet-0"><span class="c3">&lsquo;next_pc&rsquo;: </span><span class="c1">Este input contiene el PC que se debe utilizar en la memoria de instrucciones para apuntar a la instrucci&oacute;n correspondiente</span></li><li class="c5 c6 li-bullet-0"><span class="c3">&lsquo;i_no_load_pc_flag&rsquo;: </span><span>Esta</span><span>&nbsp;flag le indica al PC que no debe incrementarse. Viene de la Unidad de Riesgos, y se activa cuando debe haber una burbuja o </span><span class="c0">stall</span><span class="c1">.</span></li><li class="c5 c6 li-bullet-0"><span class="c3">&lsquo;</span><span class="c3">is_halt</span><span class="c3">&rsquo;: </span><span>Esta</span><span>&nbsp;flag le indica al PC que la instrucci&oacute;n que se decodific&oacute; es una </span><span class="c0">halt</span><span class="c1">&nbsp;o &ldquo;instrucci&oacute;n de finalizaci&oacute;n de programa&rdquo;. Viene de la Unidad de Riesgos</span></li></ul><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.eqfl9lvz7df9"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c9">Outputs:</span></h3><p class="c5 c11"><span class="c16"></span></p><ul class="c2 lst-kix_imhxa5ci8zbn-0 start"><li class="c5 c6 li-bullet-0"><span class="c3">&lsquo;wire_if_instruction&rsquo;: </span><span class="c1">Este output corresponde a la instrucci&oacute;n que avanza hacia la siguiente etapa</span></li><li class="c5 c6 li-bullet-0"><span class="c3">&lsquo;wire_if_pc4&rsquo;</span><span>: Este output contiene el valor del &ldquo;Pc Next&rdquo;; que corresponde al valor del PC actual sumado 4 bytes. Por ejemplo, si el valor del PC es 4; el valor de </span><span class="c0">wire_if_pc4 </span><span class="c1">ser&aacute; 8.</span></li></ul><p class="c5 c11 c47"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.ey7839rvxq4m"><span class="c20">Etapa ID</span></h2><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;En la etapa ID entran en juego varios m&oacute;dulos encargados de realizar distintas cosas. Estos m&oacute;dulos, en s&iacute;ntesis, son la etapa ID propiamente dicha, la Unidad de Control y la Unidad de Detecci&oacute;n de Riesgos. Cada Unidad realiza su tarea espec&iacute;fica y se comunica con el resto, se comentar&aacute;n con detalle una por una.</span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 737.50px; height: 370.37px;"><img alt="" src="images/image4.png" style="width: 737.50px; height: 370.37px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c14"><span class="c27 c0">Im&aacute;gen 3: Etapa ID</span></p><p class="c14 c11"><span class="c27 c0"></span></p><p class="c5"><span class="c0">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c1">La etapa ID es la encargada de decodificar la instrucci&oacute;n proveniente de la etapa IF y &lsquo;descomponerla&rsquo; en sus distintos componentes seg&uacute;n la instrucci&oacute;n de la que se trate. La informaci&oacute;n que recibe este m&oacute;dulo es la siguiente</span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p><h3 class="c18" id="h.k165088y1pgd"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c9">Inputs:</span></h3><ul class="c2 lst-kix_66v8pzb3scta-0 start"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;wire_id_instruction&rsquo;: </span><span class="c1">Es la instrucci&oacute;n que viene de la etapa IF.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;wire_id_pc4&rsquo;: </span><span class="c1">Es el &ldquo;PC + 4&rdquo; que viene de la etapa IF</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;reg_write_flag&rsquo;: </span><span class="c1">Es una flag que indica si hay o no una escritura en memoria</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;data_wb&rsquo;: </span><span class="c1">Es el valor del dato que va a ser almacenado en la Memoria de Registros, en caso de que haya escritura en memoria (Write Back)</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;addr_wb&rsquo;: </span><span class="c1">Es la direcci&oacute;n de memoria del valor que se almacena en la Memoria de Registros, en caso de que haya escritura en memoria (Write Back)</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;ctrl_next_pc_sel&rsquo;: </span><span>Esta</span><span>&nbsp;input proveniente de la </span><span class="c25">Unidad de Control</span><span>, indica cu&aacute;l es el valor correspondiente al PC que se ejecuta en el siguiente ciclo de Clock. En otras palabras, act&uacute;a como decisor en un multiplexor &lsquo;</span><span class="c0">mux&rsquo;</span><span>&nbsp;que tiene como entradas los valores de los </span><span class="c25">posibles</span><span>&nbsp;pr&oacute;ximos Program Counter. Ya que si se trata de un </span><span class="c3">jump,</span><span>&nbsp;</span><span class="c3">branch</span><span>, o simplemente el </span><span class="c3">pr&oacute;ximo PC,</span><span class="c1">&nbsp;se debe accionar en base a lo que indique la instrucci&oacute;n que se est&aacute; ejecutando. Los posibles valores de esta input son:</span></li></ul><ul class="c2 lst-kix_66v8pzb3scta-1 start"><li class="c5 c26 li-bullet-0"><span>01: El pr&oacute;ximo PC ser&aacute; el indicado por </span><span class="c3">&lsquo;jump_direction&rsquo; </span></li><li class="c5 c26 li-bullet-0"><span>00: El pr&oacute;ximo PC ser&aacute; el indicado por </span><span class="c10 c3">&lsquo;pc4&rsquo;</span></li><li class="c5 c26 li-bullet-0"><span>10: El pr&oacute;ximo PC ser&aacute; el indicado por </span><span class="c3">&lsquo;branch_addr&rsquo;</span><span class="c1">&nbsp; </span></li><li class="c5 c26 li-bullet-0"><span>11: El pr&oacute;ximo PC ser&aacute; el indicado por </span><span class="c10 c3">&lsquo;jump_data_A&rsquo;</span></li></ul><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.grxhs2po5cjv"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c9">Outputs:</span></h3><p class="c5 c11"><span class="c16"></span></p><ul class="c2 lst-kix_12ixjpdnyu9x-0 start"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_rs&rsquo;: </span><span>El valor correspondiente a </span><span class="c0">rs</span><span class="c1">&nbsp;indicado en la instrucci&oacute;n.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_rd&rsquo;: </span><span>El valor correspondiente a </span><span class="c0">rd</span><span class="c1">&nbsp;indicado en la instrucci&oacute;n.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_rt&rsquo;: </span><span>El valor correspondiente a </span><span class="c0">rt</span><span class="c1">&nbsp;indicado en la instrucci&oacute;n.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_op&rsquo;: </span><span>El valor correspondiente al </span><span class="c0">opcode</span><span class="c1">&nbsp;indicado en la instrucci&oacute;n.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_funct&rsquo;: </span><span>El valor correspondiente a </span><span class="c0">funct</span><span class="c1">&nbsp;indicado en la instrucci&oacute;n.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_shmt_extend&rsquo;: </span><span>El valor correspondiente a </span><span class="c0">shmt</span><span class="c1">&nbsp;indicado en la instrucci&oacute;n, extendido en signo.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;A&rsquo;: </span><span>El valor que &lsquo;sale&rsquo; de la Memoria de Registros y avanza a la siguiente etapa. Corresponde al valor almacenado en la direcci&oacute;n indicada por </span><span class="c27 c0">rs</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;B&rsquo;: </span><span>El valor que &lsquo;sale&rsquo; de la Memoria de Registros y avanza a la siguiente etapa. Corresponde al valor almacenado en la direcci&oacute;n indicada por </span><span class="c27 c0">rt</span></li><li class="c5 c24 li-bullet-0"><span class="c3 c0">&lsquo;o_next_pc&rsquo;: </span><span>El valor del pr&oacute;ximo PC. Sale del multiplexor </span><span class="c0">&lsquo;mux&rsquo;</span><span class="c1">&nbsp;y act&uacute;a como input del m&oacute;dulo PC.</span></li><li class="c5 c24 li-bullet-0"><span>&lsquo;</span><span class="c3">is_A_B_equal_flag&rsquo;: </span><span>Flag que indica si A y B son iguales. Se utiliza particularmente en las instrucciones </span><span class="c3">BNE </span><span>y </span><span class="c3">BEQ </span><span class="c1">para determinar si hay que realizar un salto.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_mem_reg_to_user&rsquo;: </span><span class="c1">Corresponde a los valores de la Memoria de Registros; se dirige hacia la Unidad de Debug y proporcionan informaci&oacute;n de la memoria</span></li></ul><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Siguiendo con los m&oacute;dulos pertenecientes a la etapa ID, se procede a detallar el m&oacute;dulo &lsquo;Control Main&rsquo; o </span><span class="c0">Unidad de Control</span><span class="c1">&nbsp;de nuestro MIPS</span></p><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.yypj6xzbvusu"><span class="c20">Unidad de Control</span></h2><p class="c14"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 313.41px; height: 380.50px;"><img alt="" src="images/image17.png" style="width: 313.41px; height: 380.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c14"><span class="c27 c0">Imagen 4: Unidad de Control</span></p><p class="c14 c11"><span class="c27 c0"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;La Unidad de Control es la encargada de enviar las se&ntilde;ales de informaci&oacute;n hacia todo el resto del Pipeline, indicando qu&eacute; hacer y qu&eacute; decisi&oacute;n tomar en cada etapa en base a las caracter&iacute;sticas de la instrucci&oacute;n. Sus inputs y outputs se describen a continuaci&oacute;n</span></p><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.3wjy0kp269ud"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c9">Inputs:</span></h3><p class="c5 c11"><span class="c16"></span></p><ul class="c2 lst-kix_hda3dc7zesz9-0 start"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;instruccion&rsquo;: </span><span class="c1">Es la instrucci&oacute;n proveniente de la etapa IF</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;is_A_B_equal_flag&rsquo;: </span><span class="c1">Es una flag que indica si las salidas de la Memoria de Registros &nbsp;&lsquo;A&rsquo; y &lsquo;B&rsquo; son iguales</span></li></ul><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.7vx18mq9fzbe"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c9">Outputs: Se&ntilde;ales de Control</span></h3><p class="c5 c11"><span class="c16"></span></p><ul class="c2 lst-kix_gzj22q74nlj2-0 start"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_next_pc_select&rsquo;: </span><span>Es el selector del pr&oacute;ximo PC, que se dirige hacia la entrada del </span><span class="c0">&lsquo;mux&rsquo;</span><span class="c1">&nbsp;mencionado anteriormente.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_ex_alu_src_a&rsquo;: </span><span class="c1">Es el selector del input &lsquo;A&rsquo; de la ALU en la etapa EX. Decide si el valor de &lsquo;A&rsquo; es el operando &lsquo;A&rsquo; o el &lsquo;shmt&rsquo; de la instrucci&oacute;n</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_ex_alu_src_b&rsquo;: </span><span class="c1">Es el selector del input &lsquo;B&rsquo; de la ALU en la etapa EX. Decide entre los siguientes valores:</span></li></ul><ul class="c2 lst-kix_gzj22q74nlj2-1 start"><li class="c5 c26 li-bullet-0"><span class="c1">00: Operando &lsquo;B&rsquo;</span></li><li class="c5 c26 li-bullet-0"><span>01: El </span><span class="c0">&lsquo;</span><span class="c0">immediate</span><span class="c0">&rsquo; </span><span class="c1">de la instrucci&oacute;n</span></li><li class="c5 c26 li-bullet-0"><span>10: La direcci&oacute;n de retorno o </span><span class="c27 c0">&lsquo;return address&rsquo;</span></li><li class="c5 c26 li-bullet-0"><span class="c1">11: No se utiliza </span></li></ul><ul class="c2 lst-kix_gzj22q74nlj2-0"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_ex_reg_dest_sel&rsquo;: </span><span>Es el selector del valor de la direcci&oacute;n de escritura en memoria </span><span class="c0">&lsquo;addr_wb&rsquo;</span><span class="c1">&nbsp;ubicado en la etapa EX. Decide entre los siguientes valores:</span></li></ul><ul class="c2 lst-kix_gzj22q74nlj2-1 start"><li class="c5 c26 li-bullet-0"><span class="c1">01: rd</span></li><li class="c5 c26 li-bullet-0"><span class="c1">00: rt</span></li><li class="c5 c26 li-bullet-0"><span class="c1">10: GPR 31</span></li><li class="c5 c26 li-bullet-0"><span class="c1">11: No se usa</span></li></ul><ul class="c2 lst-kix_gzj22q74nlj2-0"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_mem_write_read_flag&rsquo;: </span><span>Es una flag que indica si se </span><span class="c25">escribe </span><span>o se </span><span class="c25">lee</span><span class="c1">&nbsp;en la Memoria de Registros</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_mem_load_mask&rsquo;: </span><span class="c1">Especial para instrucciones LOAD, su valor indica:</span></li></ul><ul class="c2 lst-kix_gzj22q74nlj2-1 start"><li class="c5 c26 li-bullet-0"><span>Si la instrucci&oacute;n es </span><span class="c10 c3">LB</span></li><li class="c5 c26 li-bullet-0"><span>Si la instrucci&oacute;n es </span><span class="c10 c3">LH</span></li><li class="c5 c26 li-bullet-0"><span>Si la instrucci&oacute;n es </span><span class="c10 c3">LW</span></li><li class="c5 c26 li-bullet-0"><span>Si la instrucci&oacute;n es </span><span class="c10 c3">LBU</span></li><li class="c5 c26 li-bullet-0"><span>Si la instrucci&oacute;n es </span><span class="c10 c3">LHU</span></li><li class="c5 c26 li-bullet-0"><span>Si la instrucci&oacute;n es </span><span class="c10 c3">LBU</span></li></ul><ul class="c2 lst-kix_gzj22q74nlj2-0"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_mem_store_mask&rsquo;: </span><span class="c1">Especial para instrucciones STORE, su valor indica:</span></li></ul><ul class="c2 lst-kix_gzj22q74nlj2-1 start"><li class="c5 c26 li-bullet-0"><span>Si la instrucci&oacute;n es </span><span class="c10 c3">SB</span></li><li class="c5 c26 li-bullet-0"><span>Si la instrucci&oacute;n es </span><span class="c10 c3">SH</span></li><li class="c5 c26 li-bullet-0"><span>Si la instrucci&oacute;n es </span><span class="c10 c3">SW</span></li></ul><ul class="c2 lst-kix_gzj22q74nlj2-0"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_wb_mem_to_reg_sel&rsquo;: </span><span class="c1">Selector de la fuente utilizada para la escritura de un registro en la Memoria de Registros, si es la salida de la ALU o la salida de la Memoria de Datos</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_wb_write_back_flag&rsquo;: </span><span class="c1">Flag que indica si hay o no escritura en memoria (Write Back)</span></li></ul><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Para finalizar con los m&oacute;dulos pertenecientes a la etapa ID, a continuaci&oacute;n se muestra el Detector de Riesgos y su detallada explicaci&oacute;n.</span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.sv7lvse5j2o4"><span class="c20">Detector de Riesgos</span></h2><p class="c14"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 357.83px; height: 517.50px;"><img alt="" src="images/image10.png" style="width: 357.83px; height: 517.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c14"><span class="c27 c0">Imagen 5: Detector de Riesgos</span></p><p class="c14 c11"><span class="c27 c0"></span></p><p class="c5"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;El Detector de Riesgos se encarga de detectar los posibles riesgos </span><span class="c0">de datos </span><span>y </span><span class="c0">estructurales </span><span class="c1">que se puedan presentar en la ejecuci&oacute;n del programa. En s&iacute;ntesis, est&aacute; comparando constantemente las instrucciones que van a ingresar en la etapa EX y en la etapa ID, y de esta manera dispara flags que advierten al resto de los m&oacute;dulos para accionar de determinada manera. Sus inputs y outputs son:</span></p><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.yaukkr6k34mz"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c9">Inputs</span></h3><p class="c5 c11"><span class="c16"></span></p><ul class="c2 lst-kix_bcd632mes0l6-0 start"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;wire_id_ex_instruction&rsquo;: </span><span class="c1">La instrucci&oacute;n que va a ingresar en la etapa EX en el pr&oacute;ximo ciclo de Clock. Viene del latch ID/EX</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;wire_id_instruction&rsquo;: </span><span class="c1">La instrucci&oacute;n de la etapa ID</span></li></ul><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Comparando estas dos inputs, el Detector de Riesgos notifica si hay un riesgo por el cual tomar cierta decisi&oacute;n. De esta manera, tiene como salidas:</span></p><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.kdgq7utr6e5m"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c9">Outputs</span></h3><p class="c5 c11"><span class="c16"></span></p><ul class="c2 lst-kix_gwycuoty2225-0 start"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;wire_arithmetic_risk_flag&rsquo;: </span><span class="c1">Flag para indicar si hay un riesgo aritm&eacute;tico</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;wire_no_load_pc_flag&rsquo;: </span><span class="c1">Flag para indicar si hay un riesgo en una operaci&oacute;n LOAD. De ser as&iacute;, no debe incrementarse el PC</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;is_halt&rsquo;: </span><span class="c1">Flag para indicar que se decodific&oacute; una instrucci&oacute;n HALT. Por lo tanto, debe finalizar el programa</span></li></ul><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p><h2 class="c8" id="h.2ulgaiehkl0s"><span class="c20">Etapa EX</span></h2><p class="c5 c11"><span class="c1"></span></p><p class="c5 c40"><span class="c1">En el MIPS, las operaciones aritm&eacute;ticas se llevan a cabo en la etapa EX. En la implementaci&oacute;n, dicha etapa est&aacute; constituida principalmente por la ALU, y varios multiplexores controlados por la Unidad de Control. </span></p><p class="c5 c40"><span class="c1">Adem&aacute;s, en esta etapa se implement&oacute; la Unidad de Cortocircuito, capaz de realizar tres tipos de cortocircuitos:</span></p><ul class="c2 lst-kix_1h91wtj2wuq3-0 start"><li class="c5 c24 li-bullet-0"><span class="c1">Un cortocircuito desde la salida de la ALU (con el resultado de la alu) hacia la entrada de la ALU. &nbsp;</span></li><li class="c5 c24 li-bullet-0"><span class="c1">Un cortocircuito con la direcci&oacute;n de escritura en memoria que va desde el output de la etapa MEM hacia la Unidad de Cortocircuito</span></li><li class="c5 c24 li-bullet-0"><span class="c1">Un cortocircuito con la direcci&oacute;n de escritura en memoria que va desde el output del latch MEM/WB hacia la Unidad de Cortocircuito</span></li></ul><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Primero, se muestra la siguiente imagen correspondiente a la etapa EX y se desarrollar&aacute; la explicaci&oacute;n de c&oacute;mo se ejecutan las instrucciones. Luego, mostraremos la Unidad de Cortocircuito &lsquo;anexada&rsquo; en esta etapa y c&oacute;mo se comunican entre s&iacute;</span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c14"><span class="c27 c0">Imagen 6: Etapa EX</span><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 722.50px; height: 504.45px;"><img alt="" src="images/image12.png" style="width: 722.50px; height: 504.45px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c14 c11"><span class="c27 c0"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Procedemos a detallar cada input y output de la etapa EX y detallar sus funcionalidades:</span></p><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.aex2otjb94ud"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c9">Inputs:</span></h3><p class="c5 c11"><span class="c16"></span></p><ul class="c2 lst-kix_u8jo3cuyr5no-0 start"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_cc_data_wb&rsquo;: </span><span class="c1">Data &lsquo;cortocircuitada&rsquo; desde la etapa Write Back. En caso de que sea necesario cortocircuitar este dato, estar&aacute; disponible inmediatamente</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_op_a&rsquo;: </span><span class="c1">Operando A.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_op_b&rsquo;: </span><span class="c1">Operando B.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_inmediate&rsquo;: </span><span>El &nbsp;dato &lsquo;</span><span class="c0">immediate&rsquo; </span><span class="c1">de la instrucci&oacute;n para instrucciones inmediatas.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_return_addr&rsquo;: </span><span class="c1">La direcci&oacute;n de retorno, en caso de que se necesite</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_rt&rsquo;: </span><span class="c1">&lsquo;rt&rsquo; de la instrucci&oacute;n. Entra a un multiplexor junto a rd y el GPR 31 que en conjunto son las posibles direcciones para el Write Back.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_rd&rsquo;: </span><span>&lsquo;rd&rsquo; de la instrucci&oacute;n. Entra a un multiplexor junto a rt y el GPR 31 que en conjunto son las posibles direcciones para el Write Back.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_opcode&rsquo;: </span><span class="c1">El opcode de la instrucci&oacute;n. Con este dato, el m&oacute;dulo Control Alu sabe qu&eacute; operaci&oacute;n ejecutar en la ALU.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_sel_cc_b&rsquo;: </span><span class="c1">Selector de cortocircuito en el multiplexor previo a la entrada del operando B. El mismo selecciona entre los siguientes tres inputs:</span></li></ul><ul class="c2 lst-kix_u8jo3cuyr5no-1 start"><li class="c5 c26 li-bullet-0"><span class="c1">El operando B que viene desde la etapa ID</span></li><li class="c5 c26 li-bullet-0"><span class="c1">El cortocircuito que viene de la salida de la ALU</span></li><li class="c5 c26 li-bullet-0"><span class="c1">El cortocircuito que viene desde la salida del Writeback</span></li></ul><ul class="c2 lst-kix_u8jo3cuyr5no-0"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_sel_cc_a&rsquo;: </span><span class="c1">Selector de cortocircuito en el multiplexor previo a la entrada del operando A. &Iacute;dem al caso anterior.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_ctrl_Alu_src_a&rsquo;: </span><span class="c1">Selector del operando A que entra a la ALU. Se decide entre:</span></li></ul><ul class="c2 lst-kix_u8jo3cuyr5no-1 start"><li class="c5 c26 li-bullet-0"><span>El dato del multiplexor que es salida de </span><span class="c3">&lsquo;i_sel_cc_b&rsquo;</span></li><li class="c5 c26 li-bullet-0"><span>El </span><span class="c0">shmt</span><span class="c1">&nbsp;de la instrucci&oacute;n </span></li></ul><ul class="c2 lst-kix_u8jo3cuyr5no-0"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_ctrl_Alu_src_b&rsquo;: </span><span class="c1">Selector del operando B que entra a la ALU. Los posibles valores son:</span></li></ul><ul class="c2 lst-kix_u8jo3cuyr5no-1 start"><li class="c5 c26 li-bullet-0"><span>El &lsquo;</span><span class="c0">return address&rsquo;</span><span class="c1">&nbsp;(direcci&oacute;n de retorno) </span></li><li class="c5 c26 li-bullet-0"><span>El dato del multiplexor que es salida de </span><span class="c10 c3">&lsquo;i_sel_cc_b&rsquo;</span></li><li class="c5 c26 li-bullet-0"><span>El </span><span class="c0">&lsquo;immediate&rsquo;</span></li></ul><ul class="c2 lst-kix_u8jo3cuyr5no-0"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_alu_result_from_MEM&rsquo;: </span><span class="c1">El resultado de la ALU &lsquo;cortocircuitado&rsquo;, extra&iacute;do de la etapa MEM</span></li></ul><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.iprb8sxs292u"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c9">Outputs:</span></h3><p class="c5 c11"><span class="c16"></span></p><ul class="c2 lst-kix_vcess6ep711u-0 start"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;B&rsquo;: </span><span class="c1">El operando B</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;alu_res&rsquo;: </span><span class="c1">El resultado de la ALU</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;addr_wb&rsquo;: </span><span class="c1">La direcci&oacute;n para escribir en memoria, en caso de que haya un Write Back.</span></li></ul><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Ahora, continuemos con la Unidad de Corto Circuito, que tambi&eacute;n se encuentra en la etapa EX y se comunica con los m&oacute;dulos internos de dicha etapa.</span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c14"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 264.00px; height: 332.00px;"><img alt="" src="images/image5.png" style="width: 264.00px; height: 332.00px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c14"><span class="c0">Imagen 7: Unidad de Corto Circuito</span></p><p class="c14 c11"><span class="c1"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;La unidad de Corto Circuito se encarga de &lsquo;cortocircuitar&rsquo; ciertos datos en caso de que se necesite para evitar ciertos riesgos. En s&iacute;ntesis, eval&uacute;a los riesgos de las instrucciones presentes en las etapas EX y MEM, junto con ciertas flags que recibe de la Unidad de Control, para poder decidir cu&aacute;les son los datos que ingresan al multiplexor de la ALU en base a la situaci&oacute;n que se encuentre en el MIPS.</span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;A continuaci&oacute;n, la descripci&oacute;n de sus componentes para mejor explicabilidad del m&oacute;dulo:</span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c16">Inputs:</span></p><ul class="c2 lst-kix_1dl3de5y9r0p-0 start"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;</span><span class="c3">i_ex_mem_reg_write_flag</span><span class="c3">&rsquo;</span><span class="c1">: Flag extra&iacute;da del latch EX_MEM. Indica si se realizar&aacute; una escritura en memoria</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_mem_wb_reg_write_flag&rsquo;</span><span class="c1">: Flag extra&iacute;da del latch MEM_WB. Indica si se realizar&aacute; una escritura en memoria</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_rs&rsquo;</span><span class="c1">: El registro rs extra&iacute;do del latch ID_EX </span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_rt&rsquo;</span><span class="c1">: El registro rt extra&iacute;do del latch ID_EX</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_ex_mem_write_addr&rsquo;</span><span>: Registro extra&iacute;do del latch EX_MEM con la direcci&oacute;n de escritura en memoria </span><span class="c27 c0">&lsquo;addr_wr&rsquo;</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_mem_wb_write_addr&rsquo;</span><span>: Registro extra&iacute;do del latch MEM_WB con la direcci&oacute;n de escritura en memoria </span><span class="c27 c0">&lsquo;addr_wr&rsquo;</span></li></ul><p class="c5 c11"><span class="c27 c0"></span></p><p class="c5"><span class="c0">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c16">Outputs:</span></p><ul class="c2 lst-kix_9nysc8xp27qv-0 start"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;sel_corto_A&rsquo;: </span><span class="c1">Selector para el multiplexor del cortocircuito del operando A. Sus posibles salidas son:</span></li></ul><ul class="c2 lst-kix_9nysc8xp27qv-1 start"><li class="c5 c26 li-bullet-0"><span class="c1">00: No hay cortocircuito </span></li><li class="c5 c26 li-bullet-0"><span class="c1">01: Se realiza cortocircuito con el resultado de la ALU</span></li><li class="c5 c26 li-bullet-0"><span class="c1">10: Se realiza cortocircuito con el dato del Write Back</span></li></ul><ul class="c2 lst-kix_9nysc8xp27qv-0"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;sel_corto_B&rsquo;: </span><span class="c1">Selector para el multiplexor del cortocircuito del operando A. Sus posibles salidas son:</span></li></ul><ul class="c2 lst-kix_9nysc8xp27qv-1 start"><li class="c5 c26 li-bullet-0"><span class="c1">00: No hay cortocircuito </span></li><li class="c5 c26 li-bullet-0"><span class="c1">01: Se realiza cortocircuito con el resultado de la ALU</span></li><li class="c5 c26 li-bullet-0"><span class="c1">10: Se realiza cortocircuito con el dato del Write Back</span></li></ul><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Con estos datos a su entrada, la Unidad de Cortocircuito es capaz de comparar sus </span><span class="c0">inputs</span><span class="c1">&nbsp;y en base a eso identificar si hay necesidad de realizar un cortocircuito, y pone a su salida el valor que corresponda.</span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.gw07m4hc1fai"><span class="c20">Etapa MEM</span></h2><p class="c5 c11"><span class="c1"></span></p><p class="c14"><span class="c27 c0">Imagen 8: Etapa MEM</span><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 764.03px; height: 340.76px;"><img alt="" src="images/image14.png" style="width: 764.03px; height: 340.76px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c14 c11"><span class="c1"></span></p><p class="c5"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;La etapa MEM o </span><span class="c0">Memory</span><span>, es la encargada de realizar las operaciones vinculadas a la </span><span>Memoria</span><span>&nbsp;de </span><span>Datos</span><span class="c1">. Ya sea almacenar un dato desde la memoria de registros hacia la memoria de datos (STORE), o cargar un dato en la memoria de registros desde la memoria de datos (LOAD)</span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;La Unidad de Control le notifica por medio de sus flags lo que debe hacer. Ya sea escribir o leer en memoria si la instrucci&oacute;n lo requiere. A continuaci&oacute;n, describimos sus caracter&iacute;sticas para mayor entendimiento del m&oacute;dulo</span></p><h3 class="c18" id="h.c92d1g98ref1"><span><br><br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c9">Inputs</span></h3><p class="c5 c11"><span class="c16"></span></p><ul class="c2 lst-kix_gugpg6efvvrb-0 start"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;ctrl_mem_read_or_wr&rsquo;: </span><span class="c1">Flag proveniente de la Unidad de Control. Mediante esta flag; se escribe o se lee en la memoria.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_data_mem&rsquo;</span><span class="c1">: La entrada por la cual viene el dato a escribir en memoria.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_addr_mem&rsquo;</span><span class="c1">: La entrada por la cual viene la direcci&oacute;n a escribir en memoria.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;ctrl_mem_store_mask&rsquo;: </span><span class="c1">M&aacute;scara para el dato que se almacena en la memoria de datos. Sus valores distinguen en si se almacena un BYTE, un WORD o un HALF WORD.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;ctrl_mem_load_mask&rsquo;: </span><span class="c1">M&aacute;scara para el dato que se carga en memoria de reigstros. Sus valores distinguen en si se carga un BYTE, un WORD o un HALF WORD.</span></li></ul><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.ubj15c3y1p54"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c9">Outputs</span></h3><p class="c5 c11"><span class="c16"></span></p><ul class="c2 lst-kix_1jn0fwfy70oq-0 start"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_data_mem&rsquo;: </span><span class="c1">El dato que sale de la memoria de datos.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;o_data_mem_to_user&rsquo;</span><span class="c1">: En este output va todo el contenido de la memoria hacia la Unidad de Debug para luego ser enviada hacia la PC.</span></li></ul><p class="c5 c11"><span class="c1"></span></p><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.1f1m67wifrzw"><span class="c20">Etapa Write Back</span></h2><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Finalmente, llegamos a la &uacute;ltima etapa del Pipeline; la de Write Back. Esta etapa es la encargada simplemente de enviar el dato que se desea escribir en el banco de registros; en caso de que la instrucci&oacute;n lo requiera. Mediante un multiplexor y con la ayuda de la Unidad de Control, env&iacute;a el dato correspondiente hacia la etapa ID. Describimos sus caracter&iacute;sticas:</span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 601.70px; height: 148.00px;"><img alt="" src="images/image3.png" style="width: 601.70px; height: 148.00px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c14"><span class="c27 c0">Imagen 9: Etapa Write Back</span></p><p class="c14 c11"><span class="c27 c0"></span></p><p class="c5 c11"><span class="c1"></span></p><h3 class="c18" id="h.fyih68vov40q"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c9">Inputs:</span></h3><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p><ul class="c2 lst-kix_sy90az7op1o9-0 start"><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_data_mem&rsquo;: </span><span class="c1">Esta entrada contiene el valor que viene desde la memoria de datos. </span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_alu_result&rsquo;: </span><span class="c1">Esta entrada contiene el valor del resultado de la ALU.</span></li><li class="c5 c24 li-bullet-0"><span class="c3">&lsquo;i_ctrl_WB_memToReg_flag&rsquo;: </span><span class="c1">Esta flag que viene desde la Unidad de Control, le indica al multiplexor cual de sus entradas viajar&aacute; desde el Write Back hacia la Memoria de Registros en la etapa ID. Sus posibilidades son:</span></li></ul><ul class="c2 lst-kix_sy90az7op1o9-1 start"><li class="c5 c26 li-bullet-0"><span>1: Se escribe el valor </span><span class="c3">&lsquo;</span><span class="c3">i_data_mem</span><span class="c10 c3">&rsquo;</span></li><li class="c5 c26 li-bullet-0"><span>0: Se escribe el valor </span><span class="c10 c3">&lsquo;i_alu_result&rsquo;</span></li></ul><h3 class="c18" id="h.y6niwbde9rbw"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c25">outputs</span><span class="c37 c13">:</span></h3><ul class="c2 lst-kix_a5bmvfcf0zfb-0 start"><li class="c5 c6 li-bullet-0"><span class="c3">&lsquo;o_data_to_wb&rsquo;</span><span class="c1">: &nbsp;Cable de 32 bits con el contenido del dato a escribir.</span></li><li class="c5 c6 li-bullet-0"><span class="c3">&lsquo;</span><span class="c3">o_addr_wb</span><span class="c3">&rsquo;</span><span class="c1">: Cable de 32 bits con la direcci&oacute;n del registro a escribir.</span></li></ul><p class="c5 c11"><span class="c1"></span></p><h2 class="c8" id="h.sqc1t8spxica"><span class="c20">TIMER:</span></h2><p class="c5"><span class="c1">La frecuencia m&aacute;s alta que se alcanz&oacute; sin que genere errores es a 90,909 MHz.</span></p><p class="c5"><span class="c1">Por arriba de la misma existen violaciones de TNS y WNS en el reporte de timing.</span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 466.00px; height: 72.00px;"><img alt="" src="images/image2.png" style="width: 466.00px; height: 72.00px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 601.70px; height: 121.33px;"><img alt="" src="images/image15.png" style="width: 601.70px; height: 121.33px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span>Cuando WNS y TNS se marcan en rojo con valores negativos indica que el dise&ntilde;o no ha logrado cumplir con los requisitos de temporizaci&oacute;n establecidos, lo que significa que hay violaciones de temporizaci&oacute;n. Una violaci&oacute;n de temporizaci&oacute;n ocurre cuando la ruta m&aacute;s lenta en el dise&ntilde;o no cumple con los requisitos de temporizaci&oacute;n impuestos, lo que podr&iacute;a resultar en un funcionamiento incorrecto o inestable del hardware.</span></p><p class="c5 c11"><span class="c1"></span></p><h1 class="c23" id="h.6dgsihcgsunx"><span class="c31">Requerimientos</span></h1><p class="c5"><span class="c3">Hardware</span><span class="c1">: FPGA BASYS 3.</span></p><p class="c5"><span class="c3">Frecuencia del TIMER: </span><span>90.909 MHz (m&aacute;xima)</span><span class="c27 c0">.</span></p><p class="c5"><span class="c3">Sistema Operativo</span><span class="c1">: Windows 11.</span></p><p class="c5"><span class="c3">Software Sintetizador:</span><span class="c1">&nbsp;Xilinx Vivado 2022.2.</span></p><p class="c5"><span class="c3">Repositorio</span><span>: </span><span class="c25 c28"><a class="c19" href="https://www.google.com/url?q=https://github.com/prietojulii/mips_2023&amp;sa=D&amp;source=editors&amp;ust=1690507807334807&amp;usg=AOvVaw0XjZVUo4EYRs5IZWFIFEQF">GITHUB</a></span></p><p class="c5 c11"><span class="c1"></span></p><h1 class="c23" id="h.35gins46hblp"><span>Ejecuci&oacute;n Nominal</span></h1><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Para cargar un programa en el Pipeline y ejecutarlo, se dise&ntilde;&oacute; un compilador en Python. Este compilador lo que hace es recibir un programa en lenguaje ensamblador y devolver las instrucciones en lenguaje m&aacute;quina (hexadecimal) listas para ser cargadas en la memoria de programa mediante la Unidad de Debug</span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p><p class="c5"><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;El procedimiento para utilizar el compilador es el siguiente:</span></p><p class="c5 c11"><span class="c1"></span></p><ul class="c2 lst-kix_578zwvielr47-0 start"><li class="c5 c24 li-bullet-0"><span>Se debe escribir el programa a ejecutar en lenguaje ensamblador en el archivo &lsquo;</span><span class="c0">assembler1.txt&rsquo; .</span></li><li class="c5 c24 li-bullet-0"><span>Ejecutar el programa &lsquo;</span><span class="c0">compiler.py&rsquo;</span><span class="c1">&nbsp;proporcionado en el repositorio.</span></li><li class="c5 c24 li-bullet-0"><span>Una vez finalizada la ejecuci&oacute;n del compilador, se habr&aacute; proporcionado un archivo llamado </span><span class="c0">&lsquo;instruction.txt&rsquo;</span><span class="c1">&nbsp;con las instrucciones en hexadecimal una debajo de la otra listas para ser cargadas.</span></li><li class="c5 c24 li-bullet-0"><span class="c1">Conecte la placa con un cable micro USB al ordenador.</span></li><li class="c5 c24 li-bullet-0"><span class="c1">Resetee la placa con el bot&oacute;n se&ntilde;alado en la imagen a continuaci&oacute;n.</span></li><li class="c5 c24 li-bullet-0"><span>Ejecutar el programa &lsquo;</span><span class="c0">program.py&rsquo;</span><span>&nbsp;y de esta manera poder cargar las instrucciones previamente compiladas por &lsquo;</span><span class="c0">compiler.py&rsquo;</span><span class="c1">. Mediante este programa se le env&iacute;an los comandos a la Unidad de Debug del MIPS.</span></li></ul><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Cabe aclarar que es importante que el archivo &lsquo;</span><span class="c0">program.py&rsquo;</span><span>&nbsp;est&eacute; bien configurado en la l&iacute;nea 32 con el correcto puerto &lsquo;</span><span class="c0">COM&rsquo; </span><span>donde se encuentra conectada la placa. Tambi&eacute;n, debe establecerse correctamente el &lsquo;</span><span class="c0">baud rate&rsquo;</span><span class="c1">&nbsp;de la transmisi&oacute;n en 9600.</span></p><p class="c5 c11"><span class="c1"></span></p><p class="c5"><span class="c1">Para que los registros y estados del procesador se encuentren inicializados correctamente se debe seleccionar el bot&oacute;n reset, luego de haber conectado la placa y antes de ejecutar el programa &lsquo;program.py&rsquo;.</span></p><p class="c14"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 419.15px; height: 305.40px;"><img alt="" src="images/image8.png" style="width: 419.15px; height: 317.92px; margin-left: 0.00px; margin-top: -12.52px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><h1 class="c53" id="h.hnaq3jb31zkg"><span class="c31">BIBLIOGRAF&Iacute;A</span></h1><p class="c5 c11"><span class="c1"></span></p><ul class="c2 lst-kix_u8jo3cuyr5no-0"><li class="c5 c24 li-bullet-0"><span>Varano, J.L. &quot;Manual DLX.&quot; Universidad de Valencia, 2003. </span><span class="c25 c28"><a class="c19" href="https://www.google.com/url?q=https://www.uv.es/varnau/ManualDLX.pdf&amp;sa=D&amp;source=editors&amp;ust=1690507807338975&amp;usg=AOvVaw1v7ySA3rWdVg21W2Xv4W6_">https://www.uv.es/varnau/ManualDLX.pdf</a></span><span class="c1">.</span></li><li class="c5 c24 li-bullet-0"><span class="c1">Price, Charles. MIPS IV Instruction Set. Rev 3.2. SGI, 1995.</span></li><li class="c5 c24 li-bullet-0"><span class="c1">Procesadores para computaci&oacute;n de altas prestaciones. Abril de 2016. Diapositivas de clase. UNC, FCEFyN, C&oacute;rdoba, Argentina.</span></li><li class="c5 c24 li-bullet-0"><span>Digilent Inc. Basys 3 Reference Manual. </span><span class="c25 c28"><a class="c19" href="https://www.google.com/url?q=https://digilent.com/reference/basys3/refmanual&amp;sa=D&amp;source=editors&amp;ust=1690507807339937&amp;usg=AOvVaw3jghzXRTni2aoFJ472mbE1">https://digilent.com/reference/basys3/refmanual</a></span><span class="c1">.</span></li></ul><p class="c5 c11"><span class="c1"></span></p><div><p class="c11 c33"><span class="c1"></span></p></div></body></html>