#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  4 01:21:52 2020
# Process ID: 11396
# Current directory: C:/verilog_v3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11964 C:\verilog_v3\verilog_v2.xpr
# Log file: C:/verilog_v3/vivado.log
# Journal file: C:/verilog_v3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/verilog_v3/verilog_v2.xpr
reset_simulation -simset sim_1 -mode behavioral
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
close_sim
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source sDTW.tcl
add_bp {C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv} 73
remove_bps -file {C:/verilog_v3/verilog_v2.srcs/sources_1/new/PE.sv} -line 73
close_sim
launch_simulation
source sDTW.tcl
set_property BOARD_PART_REPO_PATHS {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} C:/verilog_v3/{C:Xilinxivado-boards-masterivado-boards-master C:/verilog_v3/ewoard_files"}} [current_project]
set_param board.repoPaths {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} C:/verilog_v3/{C:Xilinxivado-boards-masterivado-boards-master C:/verilog_v3/ewoard_files"}}
set_property BOARD_PART_REPO_PATHS {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} C:/verilog_v3/{C:Xilinxivado-boards-masterivado-boards-master C:/verilog_v3/ewoard_files"}} [current_project]
set_param board.repoPaths {{C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} C:/verilog_v3/{C:Xilinxivado-boards-masterivado-boards-master C:/verilog_v3/ewoard_files"}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sDTW [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
move_files [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/testbench.sv]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation
close_sim
