<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>fft</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_143_2>
                <Slack>7.30</Slack>
                <TripCount>512</TripCount>
                <Latency>11264</Latency>
                <AbsoluteTimeLatency>112640</AbsoluteTimeLatency>
                <IterationLatency>22</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_143_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>38</BRAM_18K>
            <DSP>36</DSP>
            <FF>5610</FF>
            <LUT>9036</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_address0</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_ce0</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_we0</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_d0</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_q0</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_address1</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_ce1</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_we1</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_d1</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_q1</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_address0</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_ce0</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_we0</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_d0</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_q0</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_address1</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_ce1</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_we1</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_d1</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_q1</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_address0</name>
            <Object>OUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_ce0</name>
            <Object>OUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_we0</name>
            <Object>OUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_d0</name>
            <Object>OUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_address1</name>
            <Object>OUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_ce1</name>
            <Object>OUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_we1</name>
            <Object>OUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_R_d1</name>
            <Object>OUT_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_address0</name>
            <Object>OUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_ce0</name>
            <Object>OUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_we0</name>
            <Object>OUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_d0</name>
            <Object>OUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_address1</name>
            <Object>OUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_ce1</name>
            <Object>OUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_we1</name>
            <Object>OUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OUT_I_d1</name>
            <Object>OUT_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>fft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fft_Pipeline_VITIS_LOOP_51_1_fu_174</InstName>
                    <ModuleName>fft_Pipeline_VITIS_LOOP_51_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>174</ID>
                    <BindInstances>add_ln51_fu_252_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_Pipeline_VITIS_LOOP_79_1_fu_182</InstName>
                    <ModuleName>fft_Pipeline_VITIS_LOOP_79_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>182</ID>
                    <BindInstances>add_ln79_fu_216_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_stages_fu_192</InstName>
                    <ModuleName>fft_stages</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>192</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_fft_stages_Pipeline_VITIS_LOOP_117_3_fu_115</InstName>
                            <ModuleName>fft_stages_Pipeline_VITIS_LOOP_117_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>115</ID>
                            <BindInstances>add_ln120_fu_220_p2 fmul_32ns_32ns_32_4_max_dsp_1_U18 fmul_32ns_32ns_32_4_max_dsp_1_U19 faddfsub_32ns_32ns_32_5_full_dsp_1_U15 fmul_32ns_32ns_32_4_max_dsp_1_U18 fmul_32ns_32ns_32_4_max_dsp_1_U19 faddfsub_32ns_32ns_32_5_full_dsp_1_U15 fadd_32ns_32ns_32_5_full_dsp_1_U16 fadd_32ns_32ns_32_5_full_dsp_1_U16 fsub_32ns_32ns_32_5_full_dsp_1_U17 fsub_32ns_32ns_32_5_full_dsp_1_U17 add_ln117_fu_232_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln111_fu_204_p2 mul_9s_9s_9_1_1_U30 add_ln117_fu_227_p2 add_ln117_2_fu_232_p2 add_ln117_1_fu_279_p2 add_ln111_1_fu_243_p2 add_ln110_fu_249_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft_Pipeline_VITIS_LOOP_149_3_fu_213</InstName>
                    <ModuleName>fft_Pipeline_VITIS_LOOP_149_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>213</ID>
                    <BindInstances>fmul_32ns_32ns_32_4_max_dsp_1_U47 fmul_32ns_32ns_32_4_max_dsp_1_U48 add_ln149_fu_262_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>Stage1_R_U Stage1_I_U Stage2_R_U Stage2_I_U Stage3_R_U Stage3_I_U Stage4_R_U Stage4_I_U Stage5_R_U Stage5_I_U Stage6_R_U Stage6_I_U Stage7_R_U Stage7_I_U Stage8_R_U Stage8_I_U Stage9_R_U fmul_32ns_32ns_32_4_max_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U60 W_real_U W_imag_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fft_Pipeline_VITIS_LOOP_51_1</Name>
            <Loops>
                <VITIS_LOOP_51_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.980</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3075</Best-caseLatency>
                    <Average-caseLatency>3075</Average-caseLatency>
                    <Worst-caseLatency>3075</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.750 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.750 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3075</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_51_1>
                        <Name>VITIS_LOOP_51_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>3073</Latency>
                        <AbsoluteTimeLatency>30.730 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_51_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>139</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>340</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_252_p2" SOURCE="fft.cpp:51" URAM="0" VARIABLE="add_ln51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_VITIS_LOOP_79_1</Name>
            <Loops>
                <VITIS_LOOP_79_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>529</Best-caseLatency>
                    <Average-caseLatency>529</Average-caseLatency>
                    <Worst-caseLatency>529</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>529</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_79_1>
                        <Name>VITIS_LOOP_79_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>527</Latency>
                        <AbsoluteTimeLatency>5.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_79_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>779</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>220</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_216_p2" SOURCE="fft.cpp:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stages_Pipeline_VITIS_LOOP_117_3</Name>
            <Loops>
                <VITIS_LOOP_117_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_117_3>
                        <Name>VITIS_LOOP_117_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_117_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>1701</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2334</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_220_p2" SOURCE="fft.cpp:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_117_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="fft.cpp:120" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_117_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U19" SOURCE="fft.cpp:120" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_117_3" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U15" SOURCE="fft.cpp:120" URAM="0" VARIABLE="temp_R"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_117_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U18" SOURCE="fft.cpp:121" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_117_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U19" SOURCE="fft.cpp:121" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_117_3" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U15" SOURCE="fft.cpp:121" URAM="0" VARIABLE="temp_I"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_117_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U16" SOURCE="fft.cpp:123" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_117_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U16" SOURCE="fft.cpp:124" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_117_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="fft.cpp:126" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_117_3" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="fft.cpp:127" URAM="0" VARIABLE="sub1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_232_p2" SOURCE="fft.cpp:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stages</Name>
            <Loops>
                <VITIS_LOOP_110_1>
                    <VITIS_LOOP_111_2/>
                </VITIS_LOOP_110_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_110_1>
                        <Name>VITIS_LOOP_110_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_111_2>
                            <Name>VITIS_LOOP_111_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>2</min>
                                    <max>256</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_fft_stages_Pipeline_VITIS_LOOP_117_3_fu_115</Instance>
                            </InstanceList>
                        </VITIS_LOOP_111_2>
                    </VITIS_LOOP_110_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>2054</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2874</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_204_p2" SOURCE="fft.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_9_1_1_U30" SOURCE="fft.cpp:113" URAM="0" VARIABLE="mul_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_227_p2" SOURCE="fft.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_2_fu_232_p2" SOURCE="fft.cpp:117" URAM="0" VARIABLE="add_ln117_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_279_p2" SOURCE="fft.cpp:117" URAM="0" VARIABLE="add_ln117_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_243_p2" SOURCE="fft.cpp:111" URAM="0" VARIABLE="add_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_249_p2" SOURCE="fft.cpp:110" URAM="0" VARIABLE="add_ln110"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Pipeline_VITIS_LOOP_149_3</Name>
            <Loops>
                <VITIS_LOOP_149_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_149_3>
                        <Name>VITIS_LOOP_149_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_149_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>1001</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>810</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_149_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U47" SOURCE="fft.cpp:153" URAM="0" VARIABLE="mul20_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_149_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U48" SOURCE="fft.cpp:153" URAM="0" VARIABLE="mul23_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_262_p2" SOURCE="fft.cpp:149" URAM="0" VARIABLE="add_ln149"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft</Name>
            <Loops>
                <VITIS_LOOP_143_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_143_2>
                        <Name>VITIS_LOOP_143_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>11264</Latency>
                        <AbsoluteTimeLatency>0.113 ms</AbsoluteTimeLatency>
                        <IterationLatency>22</IterationLatency>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_Pipeline_VITIS_LOOP_149_3_fu_213</Instance>
                        </InstanceList>
                    </VITIS_LOOP_143_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>38</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>36</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>5610</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>9036</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage1_R_U" SOURCE="fft.cpp:23" URAM="0" VARIABLE="Stage1_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Stage1_I_U" SOURCE="fft.cpp:23" URAM="0" VARIABLE="Stage1_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage2_R_U" SOURCE="fft.cpp:24" URAM="0" VARIABLE="Stage2_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage2_I_U" SOURCE="fft.cpp:24" URAM="0" VARIABLE="Stage2_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage3_R_U" SOURCE="fft.cpp:25" URAM="0" VARIABLE="Stage3_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage3_I_U" SOURCE="fft.cpp:25" URAM="0" VARIABLE="Stage3_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage4_R_U" SOURCE="fft.cpp:26" URAM="0" VARIABLE="Stage4_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage4_I_U" SOURCE="fft.cpp:26" URAM="0" VARIABLE="Stage4_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage5_R_U" SOURCE="fft.cpp:27" URAM="0" VARIABLE="Stage5_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage5_I_U" SOURCE="fft.cpp:27" URAM="0" VARIABLE="Stage5_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage6_R_U" SOURCE="fft.cpp:28" URAM="0" VARIABLE="Stage6_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage6_I_U" SOURCE="fft.cpp:28" URAM="0" VARIABLE="Stage6_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage7_R_U" SOURCE="fft.cpp:29" URAM="0" VARIABLE="Stage7_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage7_I_U" SOURCE="fft.cpp:29" URAM="0" VARIABLE="Stage7_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage8_R_U" SOURCE="fft.cpp:30" URAM="0" VARIABLE="Stage8_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage8_I_U" SOURCE="fft.cpp:30" URAM="0" VARIABLE="Stage8_I"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="Stage9_R_U" SOURCE="" URAM="0" VARIABLE="Stage9_R"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U63" SOURCE="" URAM="0" VARIABLE="Stage9_I"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U60" SOURCE="fft.cpp:145" URAM="0" VARIABLE="indvars_iv_next"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W_real_U" SOURCE="" URAM="0" VARIABLE="W_real"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W_imag_U" SOURCE="" URAM="0" VARIABLE="W_imag"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="X_R" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_R_address0" name="X_R_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_ce0" name="X_R_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_we0" name="X_R_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_d0" name="X_R_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_R_q0" name="X_R_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_R_address1" name="X_R_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_ce1" name="X_R_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_we1" name="X_R_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_d1" name="X_R_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="X_R_q1" name="X_R_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_I" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_I_address0" name="X_I_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_ce0" name="X_I_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_we0" name="X_I_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_d0" name="X_I_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_I_q0" name="X_I_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_I_address1" name="X_I_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_ce1" name="X_I_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_we1" name="X_I_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_d1" name="X_I_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="X_I_q1" name="X_I_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OUT_R" index="2" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="OUT_R_address0" name="OUT_R_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_R_ce0" name="OUT_R_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_we0" name="OUT_R_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_d0" name="OUT_R_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_R_address1" name="OUT_R_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_R_ce1" name="OUT_R_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_we1" name="OUT_R_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_R_d1" name="OUT_R_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OUT_I" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="OUT_I_address0" name="OUT_I_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_I_ce0" name="OUT_I_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_we0" name="OUT_I_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_d0" name="OUT_I_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="OUT_I_address1" name="OUT_I_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="OUT_I_ce1" name="OUT_I_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_we1" name="OUT_I_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="OUT_I_d1" name="OUT_I_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="X_R_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="OUT_R_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_R_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="OUT_R_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_R_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_R_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_R_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="OUT_I_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_I_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="OUT_I_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OUT_I_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="OUT_I_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>OUT_I_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="OUT_I"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="OUT_I_address0">10, , </column>
                    <column name="OUT_I_address1">10, , </column>
                    <column name="OUT_I_d0">32, , </column>
                    <column name="OUT_I_d1">32, , </column>
                    <column name="OUT_R_address0">10, , </column>
                    <column name="OUT_R_address1">10, , </column>
                    <column name="OUT_R_d0">32, , </column>
                    <column name="OUT_R_d1">32, , </column>
                    <column name="X_I_address0">10, , </column>
                    <column name="X_I_address1">10, , </column>
                    <column name="X_I_d0">32, , </column>
                    <column name="X_I_d1">32, , </column>
                    <column name="X_I_q0">32, , </column>
                    <column name="X_I_q1">32, , </column>
                    <column name="X_R_address0">10, , </column>
                    <column name="X_R_address1">10, , </column>
                    <column name="X_R_d0">32, , </column>
                    <column name="X_R_d1">32, , </column>
                    <column name="X_R_q0">32, , </column>
                    <column name="X_R_q1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="X_R">inout, float*</column>
                    <column name="X_I">inout, float*</column>
                    <column name="OUT_R">out, float*</column>
                    <column name="OUT_I">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="X_R">X_R_address0, port, offset, </column>
                    <column name="X_R">X_R_ce0, port, , </column>
                    <column name="X_R">X_R_we0, port, , </column>
                    <column name="X_R">X_R_d0, port, , </column>
                    <column name="X_R">X_R_q0, port, , </column>
                    <column name="X_R">X_R_address1, port, offset, </column>
                    <column name="X_R">X_R_ce1, port, , </column>
                    <column name="X_R">X_R_we1, port, , </column>
                    <column name="X_R">X_R_d1, port, , </column>
                    <column name="X_R">X_R_q1, port, , </column>
                    <column name="X_I">X_I_address0, port, offset, </column>
                    <column name="X_I">X_I_ce0, port, , </column>
                    <column name="X_I">X_I_we0, port, , </column>
                    <column name="X_I">X_I_d0, port, , </column>
                    <column name="X_I">X_I_q0, port, , </column>
                    <column name="X_I">X_I_address1, port, offset, </column>
                    <column name="X_I">X_I_ce1, port, , </column>
                    <column name="X_I">X_I_we1, port, , </column>
                    <column name="X_I">X_I_d1, port, , </column>
                    <column name="X_I">X_I_q1, port, , </column>
                    <column name="OUT_R">OUT_R_address0, port, offset, </column>
                    <column name="OUT_R">OUT_R_ce0, port, , </column>
                    <column name="OUT_R">OUT_R_we0, port, , </column>
                    <column name="OUT_R">OUT_R_d0, port, , </column>
                    <column name="OUT_R">OUT_R_address1, port, offset, </column>
                    <column name="OUT_R">OUT_R_ce1, port, , </column>
                    <column name="OUT_R">OUT_R_we1, port, , </column>
                    <column name="OUT_R">OUT_R_d1, port, , </column>
                    <column name="OUT_I">OUT_I_address0, port, offset, </column>
                    <column name="OUT_I">OUT_I_ce0, port, , </column>
                    <column name="OUT_I">OUT_I_we0, port, , </column>
                    <column name="OUT_I">OUT_I_d0, port, , </column>
                    <column name="OUT_I">OUT_I_address1, port, offset, </column>
                    <column name="OUT_I">OUT_I_ce1, port, , </column>
                    <column name="OUT_I">OUT_I_we1, port, , </column>
                    <column name="OUT_I">OUT_I_d1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

