{
	"acmid": "2757177",
	"author": [
		"Ji Li",
		"Qing Xie",
		"Yanzhi Wang",
		"Shahin Nazarian",
		"Massoud Pedram"
	],
	"booktitle": "Proceedings of the 19th Conference and Exhibition on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2015",
	"dblpkey": "conf/date/LiXWNP15",
	"ieeearid": 7092643,
	"pages": "1579-1582",
	"publisher": "ACM",
	"stemmed": [
		"leakag",
		"power",
		"reduct",
		"for",
		"deepli",
		"scale",
		"fin",
		"fet",
		"circuit",
		"oper",
		"in",
		"multipl",
		"voltag",
		"regim",
		"use",
		"fine",
		"grain",
		"gate",
		"length",
		"bias",
		"techniqu"
	],
	"tag": [
		"fine-grained",
		"multi",
		"power management",
		"reduction",
		"using"
	],
	"title": "Leakage power reduction for deeply-scaled FinFET circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2015
}