{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488407464632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488407464633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  1 19:31:04 2017 " "Processing started: Wed Mar  1 19:31:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488407464633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1488407464633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1488407464633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1488407465075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1488407465076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_v.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_v.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_v " "Found entity 1: cpu_v" {  } { { "cpu_v.sv" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu_v.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407482557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407482557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kit_v.v 1 1 " "Found 1 design units, including 1 entities, in source file kit_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 kit_v " "Found entity 1: kit_v" {  } { { "kit_v.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407482561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407482561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407482562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407482562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ram_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407482563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407482563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483127 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEXT_DRAWER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TEXT_DRAWER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEXT_DRAWER-main " "Found design unit 1: TEXT_DRAWER-main" {  } { { "TEXT_DRAWER.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483128 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEXT_DRAWER " "Found entity 1: TEXT_DRAWER" {  } { { "TEXT_DRAWER.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MOD.bdf 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MOD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MOD " "Found entity 1: VGA_MOD" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-main " "Found design unit 1: VGA_SYNC-main" {  } { { "vga_sync.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483130 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KB_ASCII.vhd 2 1 " "Found 2 design units, including 1 entities, in source file KB_ASCII.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KB_ASCII-main " "Found design unit 1: KB_ASCII-main" {  } { { "KB_ASCII.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483132 ""} { "Info" "ISGN_ENTITY_NAME" "1 KB_ASCII " "Found entity 1: KB_ASCII" {  } { { "KB_ASCII.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASCII_CONV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASCII_CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCII_CONV-main " "Found design unit 1: ASCII_CONV-main" {  } { { "ASCII_CONV.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483132 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASCII_CONV " "Found entity 1: ASCII_CONV" {  } { { "ASCII_CONV.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483133 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "POS_CONV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file POS_CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 POS_CONV-main " "Found design unit 1: POS_CONV-main" {  } { { "POS_CONV.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483134 ""} { "Info" "ISGN_ENTITY_NAME" "1 POS_CONV " "Found entity 1: POS_CONV" {  } { { "POS_CONV.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kit-Behavior " "Found design unit 1: kit-Behavior" {  } { { "kit.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483135 ""} { "Info" "ISGN_ENTITY_NAME" "1 kit " "Found entity 1: kit" {  } { { "kit.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-Behavior " "Found design unit 1: ps2_keyboard-Behavior" {  } { { "ps2_keyboard.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483136 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483136 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "video.vhd " "Can't analyze file -- file video.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1488407483136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-Behavior " "Found design unit 1: vga-Behavior" {  } { { "vga.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483137 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_manager-a " "Found design unit 1: clock_manager-a" {  } { { "clock_manager.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_manager.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483138 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_manager " "Found entity 1: clock_manager" {  } { { "clock_manager.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_manager.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavior " "Found design unit 1: cpu-Behavior" {  } { { "cpu.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483139 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramWithClock.v 1 1 " "Found 1 design units, including 1 entities, in source file ramWithClock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramWhithClock " "Found entity 1: ramWhithClock" {  } { { "ramWithClock.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ramWithClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramWithClock_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ramWithClock_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramWithClock_tb " "Found entity 1: ramWithClock_tb" {  } { { "ramWithClock_tb.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ramWithClock_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_RAM_DATA_IN_priv kit_v.v(48) " "Verilog HDL Implicit Net warning at kit_v.v(48): created implicit net for \"bus_RAM_DATA_IN_priv\"" {  } { { "kit_v.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit_v.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1488407483145 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kit_v " "Elaborating entity \"kit_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1488407483262 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_RAM_DATA_IN_priv kit_v.v(48) " "Verilog HDL or VHDL warning at kit_v.v(48): object \"bus_RAM_DATA_IN_priv\" assigned a value but never read" {  } { { "kit_v.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit_v.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1488407483264 "|kit_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 kit_v.v(48) " "Verilog HDL assignment warning at kit_v.v(48): truncated value with size 16 to match size of target (1)" {  } { { "kit_v.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit_v.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1488407483264 "|kit_v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen clock_gen:clock_gen_dut " "Elaborating entity \"clock_gen\" for hierarchy \"clock_gen:clock_gen_dut\"" {  } { { "kit_v.v" "clock_gen_dut" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit_v.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483266 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk clock_gen.v(7) " "Verilog HDL warning at clock_gen.v(7): assignments to clk create a combinational loop" {  } { { "clock_gen.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_gen.v" 7 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1488407483266 "|kit_v|clock_gen:clock_gen_dut"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider.v 1 1 " "Using design file clock_divider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483270 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1488407483270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_manager_dut " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_manager_dut\"" {  } { { "kit_v.v" "clock_manager_dut" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit_v.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram_dut " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram_dut\"" {  } { { "kit_v.v" "ram_dut" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit_v.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:ram_dut\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:ram_dut\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:ram_dut\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:ram_dut\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1488407483386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:ram_dut\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:ram_dut\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpuram.mif " "Parameter \"init_file\" = \"cpuram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483387 ""}  } { { "RAM.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1488407483387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgr3 " "Found entity 1: altsyncram_rgr3" {  } { { "db/altsyncram_rgr3.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_rgr3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgr3 RAM:ram_dut\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated " "Elaborating entity \"altsyncram_rgr3\" for hierarchy \"RAM:ram_dut\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa RAM:ram_dut\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"RAM:ram_dut\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_rgr3.tdf" "decode3" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_rgr3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a RAM:ram_dut\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"RAM:ram_dut\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_rgr3.tdf" "rden_decode" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_rgr3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488407483703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1488407483703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob RAM:ram_dut\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"RAM:ram_dut\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_rgr3.tdf" "mux2" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_rgr3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_v cpu_v:cpu_v_dut " "Elaborating entity \"cpu_v\" for hierarchy \"cpu_v:cpu_v_dut\"" {  } { { "kit_v.v" "cpu_v_dut" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit_v.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1488407483716 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu_v.sv(36) " "Verilog HDL Case Statement information at cpu_v.sv(36): all case item expressions in this case statement are onehot" {  } { { "cpu_v.sv" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu_v.sv" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1488407483724 "|kit_v|cpu_v:cpu_v_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu_v.sv(42) " "Verilog HDL assignment warning at cpu_v.sv(42): truncated value with size 32 to match size of target (16)" {  } { { "cpu_v.sv" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu_v.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488407483724 "|kit_v|cpu_v:cpu_v_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu_v.sv(46) " "Verilog HDL assignment warning at cpu_v.sv(46): truncated value with size 32 to match size of target (16)" {  } { { "cpu_v.sv" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu_v.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488407483724 "|kit_v|cpu_v:cpu_v_dut"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cpu_v.sv(46) " "Verilog HDL or VHDL warning at the cpu_v.sv(46): index expression is not wide enough to address all of the elements in the array" {  } { { "cpu_v.sv" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu_v.sv" 46 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1488407483724 "|kit_v|cpu_v:cpu_v_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu_v.sv(50) " "Verilog HDL assignment warning at cpu_v.sv(50): truncated value with size 32 to match size of target (16)" {  } { { "cpu_v.sv" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu_v.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488407483724 "|kit_v|cpu_v:cpu_v_dut"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "cpu_v.sv(50) " "Verilog HDL or VHDL warning at the cpu_v.sv(50): index expression is not wide enough to address all of the elements in the array" {  } { { "cpu_v.sv" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu_v.sv" 50 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1488407483724 "|kit_v|cpu_v:cpu_v_dut"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1320 " "Peak virtual memory: 1320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488407484056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  1 19:31:24 2017 " "Processing ended: Wed Mar  1 19:31:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488407484056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488407484056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488407484056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1488407484056 ""}
