{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702583071515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702583071530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 14:44:31 2023 " "Processing started: Thu Dec 14 14:44:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702583071530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702583071530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HanoiTower -c HanoiTower " "Command: quartus_map --read_settings_files=on --write_settings_files=off HanoiTower -c HanoiTower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702583071530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702583072001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702583072002 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "HanoiTower.v(112) " "Verilog HDL Module Instantiation warning at HanoiTower.v(112): ignored dangling comma in List of Port Connections" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 112 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1702583080179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hanoitower.v 1 1 " "Found 1 design units, including 1 entities, in source file hanoitower.v" { { "Info" "ISGN_ENTITY_NAME" "1 HanoiTower " "Found entity 1: HanoiTower" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702583080182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702583080182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702583080186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702583080186 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/key.v " "Can't analyze file -- file output_files/key.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702583080189 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/debounce.v " "Can't analyze file -- file output_files/debounce.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702583080192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HanoiTower " "Elaborating entity \"HanoiTower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702583080239 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid HanoiTower.v(180) " "Verilog HDL or VHDL warning at HanoiTower.v(180): object \"valid\" assigned a value but never read" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702583080241 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 HanoiTower.v(125) " "Verilog HDL assignment warning at HanoiTower.v(125): truncated value with size 32 to match size of target (2)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080242 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HanoiTower.v(139) " "Verilog HDL assignment warning at HanoiTower.v(139): truncated value with size 32 to match size of target (10)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080242 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HanoiTower.v(149) " "Verilog HDL assignment warning at HanoiTower.v(149): truncated value with size 32 to match size of target (10)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080242 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(192) " "Verilog HDL assignment warning at HanoiTower.v(192): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080242 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(193) " "Verilog HDL assignment warning at HanoiTower.v(193): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080243 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(196) " "Verilog HDL assignment warning at HanoiTower.v(196): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080243 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(197) " "Verilog HDL assignment warning at HanoiTower.v(197): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080243 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(200) " "Verilog HDL assignment warning at HanoiTower.v(200): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080243 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(201) " "Verilog HDL assignment warning at HanoiTower.v(201): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080243 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(204) " "Verilog HDL assignment warning at HanoiTower.v(204): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080243 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(205) " "Verilog HDL assignment warning at HanoiTower.v(205): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080243 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(211) " "Verilog HDL assignment warning at HanoiTower.v(211): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080243 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(212) " "Verilog HDL assignment warning at HanoiTower.v(212): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080243 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(215) " "Verilog HDL assignment warning at HanoiTower.v(215): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080244 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(216) " "Verilog HDL assignment warning at HanoiTower.v(216): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080244 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(219) " "Verilog HDL assignment warning at HanoiTower.v(219): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080244 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(220) " "Verilog HDL assignment warning at HanoiTower.v(220): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080244 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(223) " "Verilog HDL assignment warning at HanoiTower.v(223): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080244 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(224) " "Verilog HDL assignment warning at HanoiTower.v(224): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080244 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(230) " "Verilog HDL assignment warning at HanoiTower.v(230): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080244 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(231) " "Verilog HDL assignment warning at HanoiTower.v(231): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080244 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(234) " "Verilog HDL assignment warning at HanoiTower.v(234): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080244 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(235) " "Verilog HDL assignment warning at HanoiTower.v(235): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080244 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(238) " "Verilog HDL assignment warning at HanoiTower.v(238): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080244 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(239) " "Verilog HDL assignment warning at HanoiTower.v(239): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080245 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(242) " "Verilog HDL assignment warning at HanoiTower.v(242): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080245 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(243) " "Verilog HDL assignment warning at HanoiTower.v(243): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080245 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(254) " "Verilog HDL assignment warning at HanoiTower.v(254): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080246 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(255) " "Verilog HDL assignment warning at HanoiTower.v(255): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080246 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(258) " "Verilog HDL assignment warning at HanoiTower.v(258): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080246 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(259) " "Verilog HDL assignment warning at HanoiTower.v(259): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080246 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(262) " "Verilog HDL assignment warning at HanoiTower.v(262): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080246 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(263) " "Verilog HDL assignment warning at HanoiTower.v(263): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080246 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(266) " "Verilog HDL assignment warning at HanoiTower.v(266): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080246 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(267) " "Verilog HDL assignment warning at HanoiTower.v(267): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080246 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(273) " "Verilog HDL assignment warning at HanoiTower.v(273): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080246 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(274) " "Verilog HDL assignment warning at HanoiTower.v(274): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080246 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(277) " "Verilog HDL assignment warning at HanoiTower.v(277): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080246 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(278) " "Verilog HDL assignment warning at HanoiTower.v(278): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080246 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(281) " "Verilog HDL assignment warning at HanoiTower.v(281): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080247 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(282) " "Verilog HDL assignment warning at HanoiTower.v(282): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080247 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(285) " "Verilog HDL assignment warning at HanoiTower.v(285): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080247 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(286) " "Verilog HDL assignment warning at HanoiTower.v(286): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080247 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(292) " "Verilog HDL assignment warning at HanoiTower.v(292): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080247 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(293) " "Verilog HDL assignment warning at HanoiTower.v(293): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080247 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(296) " "Verilog HDL assignment warning at HanoiTower.v(296): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080247 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(297) " "Verilog HDL assignment warning at HanoiTower.v(297): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080247 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(300) " "Verilog HDL assignment warning at HanoiTower.v(300): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080247 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(301) " "Verilog HDL assignment warning at HanoiTower.v(301): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080248 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(304) " "Verilog HDL assignment warning at HanoiTower.v(304): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080248 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(305) " "Verilog HDL assignment warning at HanoiTower.v(305): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080248 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(316) " "Verilog HDL assignment warning at HanoiTower.v(316): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080248 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(317) " "Verilog HDL assignment warning at HanoiTower.v(317): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080248 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(320) " "Verilog HDL assignment warning at HanoiTower.v(320): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080249 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(321) " "Verilog HDL assignment warning at HanoiTower.v(321): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080249 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(324) " "Verilog HDL assignment warning at HanoiTower.v(324): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080249 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(325) " "Verilog HDL assignment warning at HanoiTower.v(325): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080249 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(328) " "Verilog HDL assignment warning at HanoiTower.v(328): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080249 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(329) " "Verilog HDL assignment warning at HanoiTower.v(329): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080249 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(335) " "Verilog HDL assignment warning at HanoiTower.v(335): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080249 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(336) " "Verilog HDL assignment warning at HanoiTower.v(336): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080249 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(339) " "Verilog HDL assignment warning at HanoiTower.v(339): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080249 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(340) " "Verilog HDL assignment warning at HanoiTower.v(340): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080249 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(343) " "Verilog HDL assignment warning at HanoiTower.v(343): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080250 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(344) " "Verilog HDL assignment warning at HanoiTower.v(344): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080250 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(347) " "Verilog HDL assignment warning at HanoiTower.v(347): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080250 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(348) " "Verilog HDL assignment warning at HanoiTower.v(348): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080250 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(354) " "Verilog HDL assignment warning at HanoiTower.v(354): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080250 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(355) " "Verilog HDL assignment warning at HanoiTower.v(355): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080250 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(358) " "Verilog HDL assignment warning at HanoiTower.v(358): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080250 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(359) " "Verilog HDL assignment warning at HanoiTower.v(359): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080250 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(362) " "Verilog HDL assignment warning at HanoiTower.v(362): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080250 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(363) " "Verilog HDL assignment warning at HanoiTower.v(363): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080250 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(366) " "Verilog HDL assignment warning at HanoiTower.v(366): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080250 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(367) " "Verilog HDL assignment warning at HanoiTower.v(367): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080250 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(377) " "Verilog HDL assignment warning at HanoiTower.v(377): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080251 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(378) " "Verilog HDL assignment warning at HanoiTower.v(378): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080251 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(381) " "Verilog HDL assignment warning at HanoiTower.v(381): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080251 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(382) " "Verilog HDL assignment warning at HanoiTower.v(382): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080251 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(385) " "Verilog HDL assignment warning at HanoiTower.v(385): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080251 "|HanoiTower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 HanoiTower.v(386) " "Verilog HDL assignment warning at HanoiTower.v(386): truncated value with size 32 to match size of target (12)" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702583080251 "|HanoiTower"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:myController " "Elaborating entity \"controller\" for hierarchy \"controller:myController\"" {  } { { "HanoiTower.v" "myController" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702583080298 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 159 -1 0 } } { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 169 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702583081004 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702583081004 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "HanoiTower.v" "" { Text "C:/Users/liuj169/Downloads/ECE 287 Project Design/HanoiTower.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702583081577 "|HanoiTower|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702583081577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702583081646 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702583082928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702583083048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702583083048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "680 " "Implemented 680 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702583083124 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702583083124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "644 " "Implemented 644 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702583083124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702583083124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702583083143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 14:44:43 2023 " "Processing ended: Thu Dec 14 14:44:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702583083143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702583083143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702583083143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702583083143 ""}
