// Seed: 4023882592
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output wand  id_3
);
  wire  id_5;
  uwire id_6;
  assign id_5 = id_1;
  always_ff id_6 = 1;
endmodule
macromodule module_1 (
    input wire id_0,
    input uwire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input supply0 id_6,
    input tri id_7,
    output supply0 id_8,
    input wand id_9,
    input tri0 id_10,
    input wor id_11,
    output wire id_12,
    input supply0 id_13,
    output tri1 id_14,
    output uwire id_15,
    input tri1 id_16,
    input wire id_17,
    output wire id_18,
    input tri id_19
);
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7,
      id_8
  );
  assign modCall_1.id_5 = 0;
endmodule
