// Seed: 1088417045
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input wand id_2,
    output wand id_3,
    input tri id_4,
    input tri id_5,
    output uwire id_6
);
endmodule
module module_1 #(
    parameter id_3 = 32'd84
) (
    input  tri0 id_0,
    output tri  id_1,
    input  tri  id_2,
    input  wor  _id_3
);
  logic [id_3 : id_3] id_5;
  ;
  wire id_6, \id_7 ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1
  );
  assign \id_7 = id_0 == id_2;
endmodule
module module_2 #(
    parameter id_1 = 32'd97
);
  wire _id_1;
  ;
  logic id_2;
  ;
  assign id_2 = id_2++ ? (id_2) : -1 ? id_2 : -1 < 1'b0 ? -1 * id_2 : -1;
  wor [-1 : id_1] id_3;
  assign id_3 = 1;
endmodule
module module_3 #(
    parameter id_15 = 32'd20,
    parameter id_16 = 32'd26,
    parameter id_3  = 32'd86
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15
);
  inout wire _id_15;
  input logic [7:0] id_14;
  module_2 modCall_1 ();
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input logic [7:0] id_8;
  inout wire id_7;
  xor primCall (id_1, id_13, id_14, id_2, id_5, id_6, id_7, id_8, id_9);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire _id_3;
  inout wire id_2;
  output wire id_1;
  logic _id_16 = -1;
  wire [1 : -1] id_17;
  wire \id_18 ;
  logic id_19;
  ;
  wire id_20;
endmodule
