Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Nov 12 02:52:46 2024


Cell Usage:
GTP_APM_E1 (SIMD)           5 uses
GTP_APM_E1                    8 uses
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    8 uses
GTP_DFF                     337 uses
GTP_DFF_C                  4813 uses
GTP_DFF_CE                 2823 uses
GTP_DFF_E                    59 uses
GTP_DFF_P                   134 uses
GTP_DFF_PE                  244 uses
GTP_DFF_R                   105 uses
GTP_DFF_RE                  303 uses
GTP_DFF_S                     9 uses
GTP_DFF_SE                    2 uses
GTP_DLL                       1 use
GTP_DRM18K                   40 uses
GTP_DRM9K                    35 uses
GTP_GRS                       1 use
GTP_HSST_E2                   1 use
GTP_INV                      47 uses
GTP_IOCLKBUF                  3 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  32 uses
GTP_ISERDES                  37 uses
GTP_LUT1                     89 uses
GTP_LUT2                   1315 uses
GTP_LUT3                   1547 uses
GTP_LUT4                   1566 uses
GTP_LUT5                   2267 uses
GTP_LUT5CARRY              3631 uses
GTP_LUT5M                   674 uses
GTP_MUX2LUT6                 76 uses
GTP_MUX2LUT7                  7 uses
GTP_OSERDES                  70 uses
GTP_PLL_E3                    3 uses
GTP_RAM16X1DP                72 uses
GTP_RAM32X1DP                 1 use

I/O ports: 185
GTP_INBUF                  63 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 48 uses
GTP_OUTBUFT                35 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 11162 of 42800 (26.08%)
	LUTs as dram: 73 of 17000 (0.43%)
	LUTs as logic: 11089
Total Registers: 8829 of 64200 (13.75%)
Total Latches: 0

DRM18K:
Total DRM18K = 57.5 of 134 (42.91%)

APMs:
Total APMs = 10.50 of 84 (12.50%)

Total I/O ports = 190 of 296 (64.19%)


Overview of Control Sets:

Number of unique control sets : 354

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 11       | 6                 5
  [2, 4)      | 41       | 12                29
  [4, 6)      | 36       | 4                 32
  [6, 8)      | 29       | 5                 24
  [8, 10)     | 55       | 12                43
  [10, 12)    | 43       | 6                 37
  [12, 14)    | 24       | 0                 24
  [14, 16)    | 24       | 0                 24
  [16, Inf)   | 91       | 15                76
--------------------------------------------------------------
  The maximum fanout: 1632
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 337
  NO              NO                YES                4947
  NO              YES               NO                 114
  YES             NO                NO                 59
  YES             NO                YES                3067
  YES             YES               NO                 305
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file video_stitching_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                 | LUT       | FF       | Distributed RAM     | APM      | DRM      | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| video_stitching                                                  | 11162     | 8829     | 73                  | 10.5     | 57.5     | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 1        | 190     | 1           | 0           | 3            | 0        | 3631          | 76           | 7            | 0            | 0       | 0        | 3       | 0        | 0          | 0             | 1         | 0        | 2        
| + key_ctl_top                                                    | 236       | 142      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 140           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + lighter_and_color                                            | 80        | 22       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_Camera2_top                                                  | 141       | 82       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cam_data_converter                                         | 36        | 33       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ov5640_lut                                                 | 34        | 25       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sccb_driver                                                | 71        | 24       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_Camera_top                                                   | 144       | 84       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cam_data_converter                                         | 37        | 35       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ov5640_lut                                                 | 33        | 25       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sccb_driver                                                | 74        | 24       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3_interface_top                                           | 5592      | 4623     | 73                  | 0        | 22       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 975           | 53           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_AXI_rw_FIFO                                                | 520       | 511      | 0                   | 0        | 22       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 217           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_o                                               | 113       | 95       | 0                   | 0        | 6        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_o                                   | 113       | 95       | 0                   | 0        | 6        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 113       | 95       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0        | 0                   | 0        | 6        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_video0                                          | 92        | 83       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_video                               | 92        | 83       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 92        | 83       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_video1                                          | 92        | 83       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_video                               | 92        | 83       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 92        | 83       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_video2                                          | 92        | 83       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_video                               | 92        | 83       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 92        | 83       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_video3                                          | 93        | 83       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_video                               | 93        | 83       | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 93        | 83       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arbiter                                                    | 4         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_interface                                             | 4127      | 3950     | 73                  | 0        | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 665           | 32           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                                           | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                               | 2569      | 2311     | 0                   | 0        | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 506           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                                         | 316       | 236      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                              | 23        | 23       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                                            | 133       | 92       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                                       | 9         | 9        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                                           | 45        | 38       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                                  | 104       | 74       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                                  | 2         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                               | 500       | 607      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                                   | 11        | 12       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                              | 102       | 60       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                                        | 75        | 60       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                               | 44        | 22       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                                     | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                                         | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                                         | 1560      | 1329     | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 396           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice                     | 479       | 308      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 157       | 69       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 109       | 34       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 48        | 35       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 106       | 76       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44        | 74       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 163       | 84       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 9         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice                     | 385       | 284      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 78        | 61       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30        | 26       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 48        | 35       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 104       | 68       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44        | 74       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 154       | 81       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[2].u_ddrphy_data_slice                     | 336       | 262      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 78        | 61       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30        | 26       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 48        | 35       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 103       | 68       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44        | 74       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 106       | 59       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[3].u_ddrphy_data_slice                     | 330       | 262      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 78        | 61       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30        | 26       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 48        | 35       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 102       | 68       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44        | 74       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 101       | 59       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                                     | 0         | 3        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_logic_rstn_sync                                      | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                                   | 5         | 196      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                                     | 5         | 7        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                                           | 1556      | 1637     | 73                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 159           | 20           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                                         | 0         | 43       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                                             | 0         | 1        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                                             | 160       | 141      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                                            | 104       | 72       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                                     | 17        | 8        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                                            | 56        | 69       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                                             | 809       | 578      | 70                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                                     | 531       | 388      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass                     | 20        | 13       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                               | 4         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing                     | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing                     | 9         | 6        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                                  | 11        | 7        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                                          | 27        | 18       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw                             | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw                             | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw                             | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                                      | 25        | 8        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                                     | 15        | 12       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                                      | 21        | 7        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                                       | 7         | 5        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                                           | 224       | 141      | 70                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo                             | 77        | 15       | 35                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15       | 35                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0        | 35                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41        | 15       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo                             | 77        | 15       | 35                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15       | 35                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0        | 35                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41        | 15       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                                           | 54        | 49       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                                 | 72        | 83       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_rdatapath                                           | 36        | 18       | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_prefetch_fifo                                     | 36        | 18       | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_fifo                               | 32        | 16       | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 32        | 16       | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 1         | 0        | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 31        | 16       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                              | 191       | 298      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                                         | 53        | 52       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                                        | 25        | 94       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                                           | 288       | 475      | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                                 | 27        | 14       | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27        | 14       | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2         | 0        | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                       | 24        | 14       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                                           | 0         | 4        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                                         | 260       | 455      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_0                                       | 0         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_1                                       | 0         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_simplified_AXI                                             | 941       | 162      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 93            | 21           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_Ethernet_top                                                 | 443       | 500      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 10            | 15           | 6            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp                                                        | 441       | 473      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 15           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_rx                                                   | 234       | 280      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_tx                                                   | 153       | 161      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 14           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                                 | 54        | 32       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gmii_to_rgmii                                              | 1         | 27       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_rx                                                 | 1         | 9        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_pll_shift                                              | 0         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_tx                                                 | 0         | 18       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_HDMI_top                                                     | 429       | 290      | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 108           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ms72xx_init                                                | 360       | 250      | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_rx                                                 | 86        | 65       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_tx                                                 | 84        | 65       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ms7200_lut                                               | 101       | 54       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ms7210_lut                                               | 89        | 63       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_driver                                               | 49        | 24       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_Human2_top                                                   | 578       | 497      | 0                   | 1        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 328           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Add_rectangular                                            | 169       | 37       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 142           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Dectect_Rectangular                                        | 100       | 118      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Dilation                                                   | 77        | 116      | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip_matrix_generate_3x3_8bit                             | 63        | 108      | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_line_shift_ram_8bit                                    | 11        | 39       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_0                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_1                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Erosion                                                    | 79        | 119      | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip_matrix_generate_3x3_8bit                             | 63        | 109      | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_line_shift_ram_8bit                                    | 11        | 39       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_0                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_1                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb2ycbcr_human                                            | 153       | 107      | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 115           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_Human_top                                                    | 601       | 464      | 0                   | 1        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 328           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Add_rectangular                                            | 187       | 37       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 141           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Dectect_Rectangular                                        | 100       | 118      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Dilation                                                   | 77        | 116      | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip_matrix_generate_3x3_8bit                             | 63        | 108      | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_line_shift_ram_8bit                                    | 11        | 39       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_0                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_1                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Erosion                                                    | 79        | 119      | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip_matrix_generate_3x3_8bit                             | 63        | 109      | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_line_shift_ram_8bit                                    | 11        | 39       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_0                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_1                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb2ycbcr_human                                            | 158       | 74       | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 116           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_Video_processing_top                                         | 86        | 136      | 0                   | 0        | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_bilinear_interpolation                                     | 86        | 136      | 0                   | 0        | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_bilinear_calculator                                      | 69        | 103      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_image_2x2                                                | 17        | 31       | 0                   | 0        | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_s_d_ram_2048x24                                        | 0         | 0        | 0                   | 0        | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_s_d_ram_2048x24                          | 0         | 0        | 0                   | 0        | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hsst_core                                                    | 511       | 329      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 233           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_GTP_HSST_WRAPPER                                           | 0         | 0        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_IPML_HSST_RST                                              | 511       | 329      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 233           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_lane_powerup                           | 20        | 15       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_pll                                | 82        | 59       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_deb                                            | 29        | 15       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_sync                                           | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_wtchdg                                         | 24        | 21       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_rstn_sync                                           | 0         | 1        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll_rst_fsm_0                                            | 29        | 20       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_rx                                 | 330       | 213      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 154           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE2_ENABLE.rxlane_fsm2                               | 116       | 71       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE3_ENABLE.rxlane_fsm3                               | 114       | 70       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_deb                             | 29        | 15       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_sync                            | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_deb                                | 21        | 15       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_sync                               | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].word_align_sync                           | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_deb                             | 29        | 15       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_sync                            | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_deb                                | 21        | 15       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_sync                               | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].word_align_sync                           | 0         | 2        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_tx                                 | 79        | 42       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + TXLANE2_ENABLE.txlane_rst_fsm2                           | 79        | 36       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_object                                                       | 1292      | 943      | 0                   | 8.5      | 6        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 665           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Dilation                                                   | 79        | 99       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip_matrix_generate_3x3_8bit                             | 63        | 95       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_line_shift_ram_8bit                                    | 11        | 39       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_0                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_1                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Erosion                                                    | 77        | 98       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip_matrix_generate_3x3_8bit                             | 63        | 94       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_line_shift_ram_8bit                                    | 11        | 39       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_0                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_1                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_object_Rectangular                                         | 101       | 118      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_object_rectangular                                         | 213       | 37       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 187           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pic_sobel                                                  | 637       | 454      | 0                   | 8        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 251           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_pic_matrix_3x3_8bit                                      | 73        | 104      | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_line_shift_ram_8bit                                    | 0         | 24       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_0                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ram_2048x8_1                                         | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_blk_mem_gen_0                          | 0         | 0        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_sqrt                                                     | 419       | 298      | 0                   | 6        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 149           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb2ycbcr                                                  | 185       | 137      | 0                   | 0.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 156           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_rx                                                      | 35        | 28       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_tx                                                      | 29        | 20       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_scale_process_0                                        | 138       | 120      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 126           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + uart_data_gen                                                  | 45        | 47       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_packet_rec_m0                                            | 203       | 166      | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 99            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_2048_32i_16o_m0                                         | 127       | 114      | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 54            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_2048_32i_16o                              | 127       | 114      | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 54            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 127       | 114      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 54            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_packet_send_m0                                           | 190       | 176      | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 68            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_4096_16i_32o_m0                                         | 125       | 113      | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_4096_16i_32o                              | 125       | 113      | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 125       | 113      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + word_align_m0                                                  | 80        | 112      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                           
**************************************************************************************************************************************************************************
                                                                              Clock   Non-clock                                                                           
 Clock                      Period       Waveform       Type                  Loads       Loads  Sources                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                    20.000       {0 10}         Declared                785           5  {sys_clk}                                                                
   ddrphy_clkin             10.000       {0 5}          Generated (sys_clk)    4565           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT}           
   ioclk0                   2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT}          
   ioclk1                   2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT}          
   ioclk2                   2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_2/CLKOUT}          
   ioclk_gate_clk           10.000       {0 5}          Generated (sys_clk)       1           0  {u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate/CLKOUT}            
 cam_pclk                   41.667       {0 20.834}     Declared               1603           0  {cam_pclk}                                                               
 hdmi_rx_pix_clk            6.734        {0 3.367}      Declared                358           1  {hdmi_rx_pix_clk}                                                        
 eth_rxc                    8.000        {0 4}          Declared                  0           1  {eth_rxc}                                                                
   gmii_rx_clk              8.000        {0 4}          Generated (eth_rxc)     520           1  {u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0} 
 video_stitching|cam2_pclk  20.000       {0 10}         Declared                490           0  {cam2_pclk}                                                              
==========================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 hdmi_rx_pix_clk               asynchronous               hdmi_rx_pix_clk                           
 cam_pclk                      asynchronous               cam_pclk                                  
 eth_rxc                       asynchronous               eth_rxc                                   
 gmii_rx_clk                   asynchronous               gmii_rx_clk                               
 Inferred_clock_group_0        asynchronous               video_stitching|cam2_pclk                 
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     154.250 MHz         20.000          6.483         13.517
 cam_pclk                    24.000 MHz     119.403 MHz         41.667          8.375         33.292
 hdmi_rx_pix_clk            148.500 MHz     177.054 MHz          6.734          5.648          1.086
 ddrphy_clkin               100.000 MHz     128.717 MHz         10.000          7.769          2.231
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 gmii_rx_clk                125.000 MHz     158.504 MHz          8.000          6.309          1.691
 video_stitching|cam2_pclk
                             50.000 MHz     228.833 MHz         20.000          4.370         15.630
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.517       0.000              0           1431
 cam_pclk               cam_pclk                    33.292       0.000              0           2791
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              1.086       0.000              0            730
 ddrphy_clkin           ddrphy_clkin                 2.158       0.000              0           7343
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  1.691       0.000              0            947
 video_stitching|cam2_pclk
                        video_stitching|cam2_pclk
                                                    15.630       0.000              0            780
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0           1431
 cam_pclk               cam_pclk                     0.540       0.000              0           2791
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.740       0.000              0            730
 ddrphy_clkin           ddrphy_clkin                 0.253       0.000              0           7343
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  0.740       0.000              0            947
 video_stitching|cam2_pclk
                        video_stitching|cam2_pclk
                                                     0.740       0.000              0            780
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.638       0.000              0            408
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              3.961       0.000              0             68
 ddrphy_clkin           ddrphy_clkin                 1.826       0.000              0           2749
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.273       0.000              0            408
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              2.267       0.000              0             68
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           2749
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            785
 cam_pclk                                           19.695       0.000              0           1603
 hdmi_rx_pix_clk                                     2.469       0.000              0            358
 ddrphy_clkin                                        3.100       0.000              0           4565
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 gmii_rx_clk                                         2.483       0.000              0            520
 video_stitching|cam2_pclk                           9.102       0.000              0            490
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      3.204       4.415         nt_sys_clk       
                                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.349         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [6]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_3/I0 (GTP_LUT3)
                                   td                    0.243       5.592 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.056         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N80123
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2031_4/I3 (GTP_LUT4)
                                   td                    0.185       6.241 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2031_4/Z (GTP_LUT4)
                                   net (fanout=17)       0.826       7.067         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N80329
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1846_3/I1 (GTP_LUT2)
                                   td                    0.185       7.252 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1846_3/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       7.965         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/I4 (GTP_LUT5)
                                   td                    0.185       8.150 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.791         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.976 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.581         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_n [1]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/I4 (GTP_LUT5)
                                   td                    0.172       9.753 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.306         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71
                                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                  10.306         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.191%), Route: 4.407ns(74.809%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      3.204      24.415         nt_sys_clk       
                                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  10.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      3.204       4.415         nt_sys_clk       
                                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.349         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [6]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_3/I0 (GTP_LUT3)
                                   td                    0.243       5.592 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.056         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N80123
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2031_4/I3 (GTP_LUT4)
                                   td                    0.185       6.241 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2031_4/Z (GTP_LUT4)
                                   net (fanout=17)       0.826       7.067         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N80329
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1846_3/I1 (GTP_LUT2)
                                   td                    0.185       7.252 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1846_3/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       7.965         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/I4 (GTP_LUT5)
                                   td                    0.185       8.150 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.791         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.976 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.581         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_n [1]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/I4 (GTP_LUT5)
                                   td                    0.172       9.753 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.306         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71
                                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                  10.306         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.191%), Route: 4.407ns(74.809%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      3.204      24.415         nt_sys_clk       
                                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  10.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_ensure/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      3.204       4.415         nt_sys_clk       
                                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.349         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [6]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_3/I0 (GTP_LUT3)
                                   td                    0.243       5.592 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.056         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N80123
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2031_4/I3 (GTP_LUT4)
                                   td                    0.185       6.241 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2031_4/Z (GTP_LUT4)
                                   net (fanout=17)       0.826       7.067         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N80329
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1846_3/I1 (GTP_LUT2)
                                   td                    0.185       7.252 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1846_3/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       7.965         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/I4 (GTP_LUT5)
                                   td                    0.185       8.150 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.791         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.976 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.581         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_n [1]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/I4 (GTP_LUT5)
                                   td                    0.185       9.766 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.319         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_ensure_rs_mux/I0 (GTP_LUT4)
                                   td                    0.258      10.577 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      10.577         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N87007
                                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_ensure/D (GTP_DFF)

 Data arrival time                                                  10.577         Logic Levels: 7  
                                                                                   Logic: 1.755ns(28.481%), Route: 4.407ns(71.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      3.204      24.415         nt_sys_clk       
                                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  10.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_object/u_pic_sobel/u_sqrt/Q_z[7][6]/CLK (GTP_DFF_C)
Endpoint    : u_object/u_pic_sobel/u_sqrt/N227/X[6] (GTP_APM_E1)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1603)     3.204       4.415         nt_cam_pclk      
                                                                           r       u_object/u_pic_sobel/u_sqrt/Q_z[7][6]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_object/u_pic_sobel/u_sqrt/Q_z[7][6]/Q (GTP_DFF_C)
                                   net (fanout=32)       0.938       5.682         u_object/u_pic_sobel/u_sqrt/Q_z[7] [6]
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_m1_m2_m1_10/I1 (GTP_LUT2)
                                   td                    0.191       5.873 r       u_object/u_pic_sobel/u_sqrt/N189_m2_m1_m2_m1_10/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       6.586         u_object/u_pic_sobel/u_sqrt/N497 [10]
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_m2_m2_a1_1_1/I1 (GTP_LUT5CARRY)
                                   td                    0.233       6.819 f       u_object/u_pic_sobel/u_sqrt/N189_m2_m2_m2_a1_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.819         u_object/u_pic_sobel/u_sqrt/_N9748
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_m2_m2_a1_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.055 r       u_object/u_pic_sobel/u_sqrt/N189_m2_m2_m2_a1_1_2/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       7.608         u_object/u_pic_sobel/u_sqrt/_N7926
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_m2_a1_1_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.841 f       u_object/u_pic_sobel/u_sqrt/N189_m2_m2_a1_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.841         u_object/u_pic_sobel/u_sqrt/_N11360
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_m2_a1_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.077 r       u_object/u_pic_sobel/u_sqrt/N189_m2_m2_a1_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.630         u_object/u_pic_sobel/u_sqrt/_N7279
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_5/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.863 f       u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.863         u_object/u_pic_sobel/u_sqrt/_N11601
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.893 r       u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.893         u_object/u_pic_sobel/u_sqrt/_N11602
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.923 r       u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.923         u_object/u_pic_sobel/u_sqrt/_N11603
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.159 r       u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.623         u_object/u_pic_sobel/u_sqrt/_N3616
                                                                                   u_object/u_pic_sobel/u_sqrt/N190.lt_10/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.856 f       u_object/u_pic_sobel/u_sqrt/N190.lt_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.320         u_object/u_pic_sobel/u_sqrt/N190
                                                                                   u_object/u_pic_sobel/u_sqrt/N497_2[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      10.505 r       u_object/u_pic_sobel/u_sqrt/N497_2[1]_1/Z (GTP_LUT2)
                                   net (fanout=3)        1.119      11.624         u_object/u_pic_sobel/u_sqrt/N497 [6]
                                                                           r       u_object/u_pic_sobel/u_sqrt/N227/X[6] (GTP_APM_E1)

 Data arrival time                                                  11.624         Logic Levels: 11 
                                                                                   Logic: 2.405ns(33.361%), Route: 4.804ns(66.639%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 cam_pclk                                                0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      41.667         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      42.878 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1603)     3.204      46.082         nt_cam_pclk      
                                                                           r       u_object/u_pic_sobel/u_sqrt/N227/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      46.082                          
 clock uncertainty                                      -0.250      45.832                          

 Setup time                                             -0.916      44.916                          

 Data required time                                                 44.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.916                          
 Data arrival time                                                  11.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_object/u_pic_sobel/u_sqrt/Q_z[7][6]/CLK (GTP_DFF_C)
Endpoint    : u_object/u_pic_sobel/u_sqrt/N227/Y[6] (GTP_APM_E1)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1603)     3.204       4.415         nt_cam_pclk      
                                                                           r       u_object/u_pic_sobel/u_sqrt/Q_z[7][6]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_object/u_pic_sobel/u_sqrt/Q_z[7][6]/Q (GTP_DFF_C)
                                   net (fanout=32)       0.938       5.682         u_object/u_pic_sobel/u_sqrt/Q_z[7] [6]
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_m1_m2_m1_10/I1 (GTP_LUT2)
                                   td                    0.191       5.873 r       u_object/u_pic_sobel/u_sqrt/N189_m2_m1_m2_m1_10/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       6.586         u_object/u_pic_sobel/u_sqrt/N497 [10]
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_m2_m2_a1_1_1/I1 (GTP_LUT5CARRY)
                                   td                    0.233       6.819 f       u_object/u_pic_sobel/u_sqrt/N189_m2_m2_m2_a1_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.819         u_object/u_pic_sobel/u_sqrt/_N9748
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_m2_m2_a1_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.055 r       u_object/u_pic_sobel/u_sqrt/N189_m2_m2_m2_a1_1_2/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       7.608         u_object/u_pic_sobel/u_sqrt/_N7926
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_m2_a1_1_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.841 f       u_object/u_pic_sobel/u_sqrt/N189_m2_m2_a1_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.841         u_object/u_pic_sobel/u_sqrt/_N11360
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_m2_a1_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.077 r       u_object/u_pic_sobel/u_sqrt/N189_m2_m2_a1_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.630         u_object/u_pic_sobel/u_sqrt/_N7279
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_5/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.863 f       u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.863         u_object/u_pic_sobel/u_sqrt/_N11601
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.893 r       u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.893         u_object/u_pic_sobel/u_sqrt/_N11602
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.923 r       u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.923         u_object/u_pic_sobel/u_sqrt/_N11603
                                                                                   u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.159 r       u_object/u_pic_sobel/u_sqrt/N189_m2_a1_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.623         u_object/u_pic_sobel/u_sqrt/_N3616
                                                                                   u_object/u_pic_sobel/u_sqrt/N190.lt_10/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.856 f       u_object/u_pic_sobel/u_sqrt/N190.lt_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.320         u_object/u_pic_sobel/u_sqrt/N190
                                                                                   u_object/u_pic_sobel/u_sqrt/N497_2[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      10.505 r       u_object/u_pic_sobel/u_sqrt/N497_2[1]_1/Z (GTP_LUT2)
                                   net (fanout=3)        1.119      11.624         u_object/u_pic_sobel/u_sqrt/N497 [6]
                                                                           r       u_object/u_pic_sobel/u_sqrt/N227/Y[6] (GTP_APM_E1)

 Data arrival time                                                  11.624         Logic Levels: 11 
                                                                                   Logic: 2.405ns(33.361%), Route: 4.804ns(66.639%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 cam_pclk                                                0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      41.667         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      42.878 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1603)     3.204      46.082         nt_cam_pclk      
                                                                           r       u_object/u_pic_sobel/u_sqrt/N227/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      46.082                          
 clock uncertainty                                      -0.250      45.832                          

 Setup time                                             -0.885      44.947                          

 Data required time                                                 44.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.947                          
 Data arrival time                                                  11.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_object/u_object_Rectangular/rectangular_right[2]/CLK (GTP_DFF_CE)
Endpoint    : u_object/u_object_rectangular/post_img_blue[0]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1603)     3.204       4.415         nt_cam_pclk      
                                                                           r       u_object/u_object_Rectangular/rectangular_right[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_object/u_object_Rectangular/rectangular_right[2]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_object/rectangular_right [2]
                                                                                   u_object/u_object_rectangular/N10_2.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       5.647 f       u_object/u_object_rectangular/N10_2.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.647         u_object/u_object_rectangular/N10_2.co [2]
                                                                                   u_object/u_object_rectangular/N10_2.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.677 r       u_object/u_object_rectangular/N10_2.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.677         u_object/u_object_rectangular/N10_2.co [3]
                                                                                   u_object/u_object_rectangular/N10_2.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.707 r       u_object/u_object_rectangular/N10_2.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.707         u_object/u_object_rectangular/N10_2.co [4]
                                                                                   u_object/u_object_rectangular/N10_2.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.737 r       u_object/u_object_rectangular/N10_2.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.737         u_object/u_object_rectangular/N10_2.co [5]
                                                                                   u_object/u_object_rectangular/N10_2.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.767 r       u_object/u_object_rectangular/N10_2.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.767         u_object/u_object_rectangular/N10_2.co [6]
                                                                                   u_object/u_object_rectangular/N10_2.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.797 r       u_object/u_object_rectangular/N10_2.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.797         u_object/u_object_rectangular/N10_2.co [7]
                                                                                   u_object/u_object_rectangular/N10_2.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.827 r       u_object/u_object_rectangular/N10_2.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.827         u_object/u_object_rectangular/N10_2.co [8]
                                                                                   u_object/u_object_rectangular/N10_2.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.063 r       u_object/u_object_rectangular/N10_2.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       6.616         u_object/u_object_rectangular/nb0 [10]
                                                                                   u_object/u_object_rectangular/N10_1_11/I1 (GTP_LUT5CARRY)
                                   td                    0.233       6.849 f       u_object/u_object_rectangular/N10_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.849         u_object/u_object_rectangular/_N9530
                                                                                   u_object/u_object_rectangular/N10_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.085 r       u_object/u_object_rectangular/N10_1_12/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       7.690         u_object/u_object_rectangular/N215 [11]
                                                                                   u_object/u_object_rectangular/N96_1.fsub_10/I1 (GTP_LUT5CARRY)
                                   td                    0.233       7.923 f       u_object/u_object_rectangular/N96_1.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.923         u_object/u_object_rectangular/N96_1.co [10]
                                                                                   u_object/u_object_rectangular/N96_1.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.159 r       u_object/u_object_rectangular/N96_1.fsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.623         u_object/u_object_rectangular/N96 [11]
                                                                                   u_object/u_object_rectangular/N97.lt_5/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.856 f       u_object/u_object_rectangular/N97.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.320         u_object/u_object_rectangular/N97
                                                                                   u_object/u_object_rectangular/N207_5_3/I2 (GTP_LUT3)
                                   td                    0.185       9.505 r       u_object/u_object_rectangular/N207_5_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       9.969         u_object/u_object_rectangular/_N87980
                                                                                   u_object/u_object_rectangular/N207_1/I3 (GTP_LUT4)
                                   td                    0.185      10.154 r       u_object/u_object_rectangular/N207_1/Z (GTP_LUT4)
                                   net (fanout=16)       0.819      10.973         u_object/u_object_rectangular/N207
                                                                                   u_object/u_object_rectangular/N202[0]_1/I1 (GTP_LUT2)
                                   td                    0.185      11.158 r       u_object/u_object_rectangular/N202[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      11.158         u_object/u_object_rectangular/N202 [0]
                                                                           r       u_object/u_object_rectangular/post_img_blue[0]/D (GTP_DFF_C)

 Data arrival time                                                  11.158         Logic Levels: 16 
                                                                                   Logic: 2.769ns(41.065%), Route: 3.974ns(58.935%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 cam_pclk                                                0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      41.667         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      42.878 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1603)     3.204      46.082         nt_cam_pclk      
                                                                           r       u_object/u_object_rectangular/post_img_blue[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      46.082                          
 clock uncertainty                                      -0.250      45.832                          

 Setup time                                              0.034      45.866                          

 Data required time                                                 45.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.866                          
 Data arrival time                                                  11.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.708                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key4_d0/CLK (GTP_DFF_C)
Endpoint    : key_ctl_top/key4_d1/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1603)     3.204       4.415         nt_cam_pclk      
                                                                           r       key_ctl_top/key4_d0/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       key_ctl_top/key4_d0/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         key_ctl_top/key4_d0
                                                                           f       key_ctl_top/key4_d1/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1603)     3.204       4.415         nt_cam_pclk      
                                                                           r       key_ctl_top/key4_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key5_d0/CLK (GTP_DFF_C)
Endpoint    : key_ctl_top/key5_d1/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1603)     3.204       4.415         nt_cam_pclk      
                                                                           r       key_ctl_top/key5_d0/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       key_ctl_top/key5_d0/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         key_ctl_top/key5_d0
                                                                           f       key_ctl_top/key5_d1/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1603)     3.204       4.415         nt_cam_pclk      
                                                                           r       key_ctl_top/key5_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key6_d0/CLK (GTP_DFF_C)
Endpoint    : key_ctl_top/key6_d1/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1603)     3.204       4.415         nt_cam_pclk      
                                                                           r       key_ctl_top/key6_d0/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       key_ctl_top/key6_d0/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         key_ctl_top/key6_d0
                                                                           f       key_ctl_top/key6_d1/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1603)     3.204       4.415         nt_cam_pclk      
                                                                           r       key_ctl_top/key6_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_HDMI_top/u_video_driver/cnt_v[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_HDMI_top/u_video_driver/cnt_v[0]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       5.437         u_HDMI_top/u_video_driver/cnt_v [0]
                                                                                   u_HDMI_top/u_video_driver/N27_mux4/I3 (GTP_LUT5)
                                   td                    0.314       5.751 f       u_HDMI_top/u_video_driver/N27_mux4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.215         u_HDMI_top/u_video_driver/_N2782
                                                                                   u_HDMI_top/u_video_driver/N27_mux10/I4 (GTP_LUT5)
                                   td                    0.189       6.404 f       u_HDMI_top/u_video_driver/N27_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.868         u_HDMI_top/u_video_driver/_N2794
                                                                                   u_HDMI_top/u_video_driver/N29_5/I4 (GTP_LUT5)
                                   td                    0.185       7.053 r       u_HDMI_top/u_video_driver/N29_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.606         u_HDMI_top/u_video_driver/N29
                                                                                   u_HDMI_top/u_video_driver/N64_3/I4 (GTP_LUT5)
                                   td                    0.185       7.791 r       u_HDMI_top/u_video_driver/N64_3/Z (GTP_LUT5)
                                   net (fanout=41)       0.983       8.774         pix_req          
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N90[4]/I3 (GTP_LUT4)
                                   td                    0.185       8.959 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N90[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       9.423         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rrptr [4]
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       9.721 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.721         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.co [4]
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.751 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.751         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.co [6]
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.781 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.781         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.co [8]
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.811 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.811         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.co [10]
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.047 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166.eq_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.047         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N166
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                  10.047         Logic Levels: 10 
                                                                                   Logic: 2.011ns(35.707%), Route: 3.621ns(64.293%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 hdmi_rx_pix_clk                                         0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       6.734         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204      11.149         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                              0.034      11.133                          

 Data required time                                                 11.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.133                          
 Data arrival time                                                  10.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.086                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[12]/CLK (GTP_DFF_C)
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[12]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[12]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       5.414         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [12]
                                                                                   video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_2/I2 (GTP_LUT3)
                                   td                    0.235       5.649 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_2/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.202         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [10]
                                                                                   video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_13/I3 (GTP_LUT4)
                                   td                    0.185       6.387 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_13/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       7.057         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [7]
                                                                                   video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_19/I4 (GTP_LUT5)
                                   td                    0.185       7.242 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_19/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.883         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [3]
                                                                                   video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_21/I2 (GTP_LUT3)
                                   td                    0.185       8.068 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_21/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.532         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [1]
                                                                                   video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_1/I1 (GTP_LUT5CARRY)
                                   td                    0.298       8.830 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.830         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.co [2]
                                                                                   video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.860 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.860         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.co [4]
                                                                                   video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.890 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.890         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.co [6]
                                                                                   video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.920 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.920         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.co [8]
                                                                                   video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.950 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.950         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.co [10]
                                                                                   video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.186 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182.eq_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.650         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N182
                                                                                   video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N183/I4 (GTP_LUT5)
                                   td                    0.185       9.835 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N183/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.835         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N183
                                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.835         Logic Levels: 11 
                                                                                   Logic: 1.958ns(36.125%), Route: 3.462ns(63.875%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 hdmi_rx_pix_clk                                         0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       6.734         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204      11.149         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                              0.034      11.133                          

 Data required time                                                 11.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.133                          
 Data arrival time                                                   9.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/D (GTP_DFF_C)
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_HDMI_top/u_video_driver/cnt_v[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_HDMI_top/u_video_driver/cnt_v[0]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       5.437         u_HDMI_top/u_video_driver/cnt_v [0]
                                                                                   u_HDMI_top/u_video_driver/N27_mux4/I3 (GTP_LUT5)
                                   td                    0.314       5.751 f       u_HDMI_top/u_video_driver/N27_mux4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.215         u_HDMI_top/u_video_driver/_N2782
                                                                                   u_HDMI_top/u_video_driver/N27_mux10/I4 (GTP_LUT5)
                                   td                    0.189       6.404 f       u_HDMI_top/u_video_driver/N27_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.868         u_HDMI_top/u_video_driver/_N2794
                                                                                   u_HDMI_top/u_video_driver/N29_5/I4 (GTP_LUT5)
                                   td                    0.185       7.053 r       u_HDMI_top/u_video_driver/N29_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.606         u_HDMI_top/u_video_driver/N29
                                                                                   u_HDMI_top/u_video_driver/N64_3/I4 (GTP_LUT5)
                                   td                    0.185       7.791 r       u_HDMI_top/u_video_driver/N64_3/Z (GTP_LUT5)
                                   net (fanout=41)       0.983       8.774         pix_req          
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N89_0[4]/I2 (GTP_LUT3)
                                   td                    0.185       8.959 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N89_0[4]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.564         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N89 [4]
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N94_3/ID (GTP_LUT5M)
                                   td                    0.265       9.829 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/N94_3/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.829         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rgnext [3]
                                                                           f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/D (GTP_DFF_C)

 Data arrival time                                                   9.829         Logic Levels: 6  
                                                                                   Logic: 1.652ns(30.513%), Route: 3.762ns(69.487%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 hdmi_rx_pix_clk                                         0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       6.734         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204      11.149         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                              0.034      11.133                          

 Data required time                                                 11.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.133                          
 Data arrival time                                                   9.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.304                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_vs_in_d0/CLK (GTP_DFF_C)
Endpoint    : hdmi_vs_in_d1/D (GTP_DFF_C)
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       hdmi_vs_in_d0/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       hdmi_vs_in_d0/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         hdmi_vs_in_d0    
                                                                           f       hdmi_vs_in_d1/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       hdmi_vs_in_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr1 [0]
                                                                           f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr1 [1]
                                                                           f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.010
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.713       7.953         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N612_21/I0 (GTP_LUT4)
                                   td                    0.290       8.243 f       u_DDR3_interface_top/u_simplified_AXI/N612_21/Z (GTP_LUT4)
                                   net (fanout=43)       0.993       9.236         u_DDR3_interface_top/u_simplified_AXI/_N81438
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N898_35[6]/I1 (GTP_LUT5M)
                                   td                    0.300       9.536 f       u_DDR3_interface_top/u_simplified_AXI/N898_35[6]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.536         u_DDR3_interface_top/u_simplified_AXI/_N17408
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N898_36[6]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.536 f       u_DDR3_interface_top/u_simplified_AXI/N898_36[6]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       9.536         u_DDR3_interface_top/u_simplified_AXI/N898 [6]
                                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/D (GTP_DFF_C)

 Data arrival time                                                   9.536         Logic Levels: 3  
                                                                                   Logic: 0.919ns(35.010%), Route: 1.706ns(64.990%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       7.320         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.320 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       8.167         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       8.259 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.864         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.864 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     0.000       8.864         u_DDR3_interface_top/ddrphy_clkin
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N892/I (GTP_INV)
                                   td                    0.000       8.864 r       u_DDR3_interface_top/u_simplified_AXI/N892/Z (GTP_INV)
                                   net (fanout=21)       3.146      12.010         u_DDR3_interface_top/u_simplified_AXI/N892
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.010                          
 clock uncertainty                                      -0.350      11.660                          

 Setup time                                              0.034      11.694                          

 Data required time                                                 11.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.694                          
 Data arrival time                                                   9.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.010
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.713       7.953         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N612_21/I0 (GTP_LUT4)
                                   td                    0.290       8.243 f       u_DDR3_interface_top/u_simplified_AXI/N612_21/Z (GTP_LUT4)
                                   net (fanout=43)       0.993       9.236         u_DDR3_interface_top/u_simplified_AXI/_N81438
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N898_35[7]/I1 (GTP_LUT5M)
                                   td                    0.300       9.536 f       u_DDR3_interface_top/u_simplified_AXI/N898_35[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.536         u_DDR3_interface_top/u_simplified_AXI/_N17409
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N898_36[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.536 f       u_DDR3_interface_top/u_simplified_AXI/N898_36[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       9.536         u_DDR3_interface_top/u_simplified_AXI/N898 [7]
                                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/D (GTP_DFF_C)

 Data arrival time                                                   9.536         Logic Levels: 3  
                                                                                   Logic: 0.919ns(35.010%), Route: 1.706ns(64.990%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       7.320         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.320 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       8.167         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       8.259 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.864         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.864 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     0.000       8.864         u_DDR3_interface_top/ddrphy_clkin
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N892/I (GTP_INV)
                                   td                    0.000       8.864 r       u_DDR3_interface_top/u_simplified_AXI/N892/Z (GTP_INV)
                                   net (fanout=21)       3.146      12.010         u_DDR3_interface_top/u_simplified_AXI/N892
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.010                          
 clock uncertainty                                      -0.350      11.660                          

 Setup time                                              0.034      11.694                          

 Data required time                                                 11.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.694                          
 Data arrival time                                                   9.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.010
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.713       7.953         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N612_21/I0 (GTP_LUT4)
                                   td                    0.290       8.243 f       u_DDR3_interface_top/u_simplified_AXI/N612_21/Z (GTP_LUT4)
                                   net (fanout=43)       0.993       9.236         u_DDR3_interface_top/u_simplified_AXI/_N81438
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N898_35[8]/I1 (GTP_LUT5M)
                                   td                    0.300       9.536 f       u_DDR3_interface_top/u_simplified_AXI/N898_35[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.536         u_DDR3_interface_top/u_simplified_AXI/_N17410
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N898_36[8]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.536 f       u_DDR3_interface_top/u_simplified_AXI/N898_36[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       9.536         u_DDR3_interface_top/u_simplified_AXI/N898 [8]
                                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/D (GTP_DFF_C)

 Data arrival time                                                   9.536         Logic Levels: 3  
                                                                                   Logic: 0.919ns(35.010%), Route: 1.706ns(64.990%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       7.320         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.320 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       8.167         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       8.259 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.864         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.864 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     0.000       8.864         u_DDR3_interface_top/ddrphy_clkin
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N892/I (GTP_INV)
                                   td                    0.000       8.864 r       u_DDR3_interface_top/u_simplified_AXI/N892/Z (GTP_INV)
                                   net (fanout=21)       3.146      12.010         u_DDR3_interface_top/u_simplified_AXI/N892
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.010                          
 clock uncertainty                                      -0.350      11.660                          

 Setup time                                              0.034      11.694                          

 Data required time                                                 11.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.694                          
 Data arrival time                                                   9.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/DI (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/rlast
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/DI (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WADDR[4] (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WADDR[4] (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_tx/skip_en/CLK (GTP_DFF_C)
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/gmii_txd[0]/CE (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  3.906
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_tx/skip_en/CLK (GTP_DFF_C)

                                   tco                   0.329       4.235 r       u_Ethernet_top/u_arp/u_arp_tx/skip_en/Q (GTP_DFF_C)
                                   net (fanout=18)       0.834       5.069         u_Ethernet_top/u_arp/u_arp_tx/skip_en
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N392_1/I3 (GTP_LUT4)
                                   td                    0.280       5.349 f       u_Ethernet_top/u_arp/u_arp_tx/N392_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       6.019         u_Ethernet_top/u_arp/u_arp_tx/_N80092
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N394_5/I1 (GTP_LUT5M)
                                   td                    0.300       6.319 f       u_Ethernet_top/u_arp/u_arp_tx/N394_5/Z (GTP_LUT5M)
                                   net (fanout=11)       0.771       7.090         u_Ethernet_top/u_arp/u_arp_tx/N394
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N103_or[5]_3/I1 (GTP_LUT5M)
                                   td                    0.300       7.390 f       u_Ethernet_top/u_arp/u_arp_tx/N103_or[5]_3/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670       8.060         u_Ethernet_top/u_arp/u_arp_tx/_N80113
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N101/I2 (GTP_LUT3)
                                   td                    0.185       8.245 r       u_Ethernet_top/u_arp/u_arp_tx/N101/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       8.798         u_Ethernet_top/u_arp/u_arp_tx/N101
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N892/I2 (GTP_LUT3)
                                   td                    0.172       8.970 f       u_Ethernet_top/u_arp/u_arp_tx/N892/Z (GTP_LUT3)
                                   net (fanout=8)        0.553       9.523         u_Ethernet_top/u_arp/u_arp_tx/N892_inv
                                                                           f       u_Ethernet_top/u_arp/u_arp_tx/gmii_txd[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.523         Logic Levels: 5  
                                                                                   Logic: 1.566ns(27.880%), Route: 4.051ns(72.120%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      10.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510      11.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_tx/gmii_txd[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.906                          
 clock uncertainty                                      -0.150      11.756                          

 Setup time                                             -0.542      11.214                          

 Data required time                                                 11.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.214                          
 Data arrival time                                                   9.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_tx/skip_en/CLK (GTP_DFF_C)
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/gmii_txd[1]/CE (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  3.906
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_tx/skip_en/CLK (GTP_DFF_C)

                                   tco                   0.329       4.235 r       u_Ethernet_top/u_arp/u_arp_tx/skip_en/Q (GTP_DFF_C)
                                   net (fanout=18)       0.834       5.069         u_Ethernet_top/u_arp/u_arp_tx/skip_en
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N392_1/I3 (GTP_LUT4)
                                   td                    0.280       5.349 f       u_Ethernet_top/u_arp/u_arp_tx/N392_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       6.019         u_Ethernet_top/u_arp/u_arp_tx/_N80092
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N394_5/I1 (GTP_LUT5M)
                                   td                    0.300       6.319 f       u_Ethernet_top/u_arp/u_arp_tx/N394_5/Z (GTP_LUT5M)
                                   net (fanout=11)       0.771       7.090         u_Ethernet_top/u_arp/u_arp_tx/N394
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N103_or[5]_3/I1 (GTP_LUT5M)
                                   td                    0.300       7.390 f       u_Ethernet_top/u_arp/u_arp_tx/N103_or[5]_3/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670       8.060         u_Ethernet_top/u_arp/u_arp_tx/_N80113
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N101/I2 (GTP_LUT3)
                                   td                    0.185       8.245 r       u_Ethernet_top/u_arp/u_arp_tx/N101/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       8.798         u_Ethernet_top/u_arp/u_arp_tx/N101
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N892/I2 (GTP_LUT3)
                                   td                    0.172       8.970 f       u_Ethernet_top/u_arp/u_arp_tx/N892/Z (GTP_LUT3)
                                   net (fanout=8)        0.553       9.523         u_Ethernet_top/u_arp/u_arp_tx/N892_inv
                                                                           f       u_Ethernet_top/u_arp/u_arp_tx/gmii_txd[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.523         Logic Levels: 5  
                                                                                   Logic: 1.566ns(27.880%), Route: 4.051ns(72.120%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      10.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510      11.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_tx/gmii_txd[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.906                          
 clock uncertainty                                      -0.150      11.756                          

 Setup time                                             -0.542      11.214                          

 Data required time                                                 11.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.214                          
 Data arrival time                                                   9.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_tx/skip_en/CLK (GTP_DFF_C)
Endpoint    : u_Ethernet_top/u_arp/u_arp_tx/gmii_txd[2]/CE (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  3.906
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_tx/skip_en/CLK (GTP_DFF_C)

                                   tco                   0.329       4.235 r       u_Ethernet_top/u_arp/u_arp_tx/skip_en/Q (GTP_DFF_C)
                                   net (fanout=18)       0.834       5.069         u_Ethernet_top/u_arp/u_arp_tx/skip_en
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N392_1/I3 (GTP_LUT4)
                                   td                    0.280       5.349 f       u_Ethernet_top/u_arp/u_arp_tx/N392_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       6.019         u_Ethernet_top/u_arp/u_arp_tx/_N80092
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N394_5/I1 (GTP_LUT5M)
                                   td                    0.300       6.319 f       u_Ethernet_top/u_arp/u_arp_tx/N394_5/Z (GTP_LUT5M)
                                   net (fanout=11)       0.771       7.090         u_Ethernet_top/u_arp/u_arp_tx/N394
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N103_or[5]_3/I1 (GTP_LUT5M)
                                   td                    0.300       7.390 f       u_Ethernet_top/u_arp/u_arp_tx/N103_or[5]_3/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670       8.060         u_Ethernet_top/u_arp/u_arp_tx/_N80113
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N101/I2 (GTP_LUT3)
                                   td                    0.185       8.245 r       u_Ethernet_top/u_arp/u_arp_tx/N101/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       8.798         u_Ethernet_top/u_arp/u_arp_tx/N101
                                                                                   u_Ethernet_top/u_arp/u_arp_tx/N892/I2 (GTP_LUT3)
                                   td                    0.172       8.970 f       u_Ethernet_top/u_arp/u_arp_tx/N892/Z (GTP_LUT3)
                                   net (fanout=8)        0.553       9.523         u_Ethernet_top/u_arp/u_arp_tx/N892_inv
                                                                           f       u_Ethernet_top/u_arp/u_arp_tx/gmii_txd[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.523         Logic Levels: 5  
                                                                                   Logic: 1.566ns(27.880%), Route: 4.051ns(72.120%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      10.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510      11.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_tx/gmii_txd[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.906                          
 clock uncertainty                                      -0.150      11.756                          

 Setup time                                             -0.542      11.214                          

 Data required time                                                 11.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.214                          
 Data arrival time                                                   9.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_rx_done/CLK (GTP_DFF_C)
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/arp_rx_done/D (GTP_DFF_C)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  3.906
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/r_rx_done/CLK (GTP_DFF_C)

                                   tco                   0.323       4.229 f       u_Ethernet_top/u_arp/u_arp_rx/r_rx_done/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.693         u_Ethernet_top/u_arp/u_arp_rx/r_rx_done
                                                                           f       u_Ethernet_top/u_arp/u_arp_rx/arp_rx_done/D (GTP_DFF_C)

 Data arrival time                                                   4.693         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/arp_rx_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.906                          
 clock uncertainty                                       0.000       3.906                          

 Hold time                                               0.047       3.953                          

 Data required time                                                  3.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.953                          
 Data arrival time                                                   4.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[24]/CLK (GTP_DFF_CE)
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/src_ip[24]/D (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  3.906
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[24]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.229 f       u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[24]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       4.693         u_Ethernet_top/u_arp/u_arp_rx/r_src_ip [24]
                                                                           f       u_Ethernet_top/u_arp/u_arp_rx/src_ip[24]/D (GTP_DFF_CE)

 Data arrival time                                                   4.693         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/src_ip[24]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.906                          
 clock uncertainty                                       0.000       3.906                          

 Hold time                                               0.047       3.953                          

 Data required time                                                  3.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.953                          
 Data arrival time                                                   4.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[25]/CLK (GTP_DFF_CE)
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/src_ip[25]/D (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  3.906
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[25]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.229 f       u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[25]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       4.693         u_Ethernet_top/u_arp/u_arp_rx/r_src_ip [25]
                                                                           f       u_Ethernet_top/u_arp/u_arp_rx/src_ip[25]/D (GTP_DFF_CE)

 Data arrival time                                                   4.693         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/src_ip[25]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.906                          
 clock uncertainty                                       0.000       3.906                          

 Hold time                                               0.047       3.953                          

 Data required time                                                  3.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.953                          
 Data arrival time                                                   4.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera2_top/u_cam_data_converter/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : video_stitching|cam2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam2_pclk                                               0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cam2_pclk        
                                                                                   cam2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=490)      3.204       4.415         nt_cam2_pclk     
                                                                           r       u_Camera2_top/u_cam_data_converter/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_Camera2_top/u_cam_data_converter/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=21)       0.853       5.597         u_Camera2_top/u_cam_data_converter/frame_val_flag
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.288       5.885 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.885         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10482
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.915 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.915         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10483
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.945 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.945         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10484
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.975 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.975         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10485
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.005 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.005         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10486
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.035 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.035         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10487
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.065 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.065         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10488
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.095 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.095         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10489
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.125 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.125         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N10490
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.361 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.002         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [9]
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[9]_1/I2 (GTP_LUT5)
                                   td                    0.185       7.187 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[9]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.651         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N91304
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.884 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.884         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [8]
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.120 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.584         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N154/I4 (GTP_LUT5)
                                   td                    0.185       8.769 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N154/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.769         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N154
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.769         Logic Levels: 14 
                                                                                   Logic: 1.932ns(44.373%), Route: 2.422ns(55.627%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 cam2_pclk                                               0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.000      20.000         cam2_pclk        
                                                                                   cam2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=490)      3.204      24.415         nt_cam2_pclk     
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   8.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.630                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Dectect_Rectangular/x_cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_Human2_top/u_Dectect_Rectangular/x_cnt[9]/D (GTP_DFF_CE)
Path Group  : video_stitching|cam2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam2_pclk                                               0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cam2_pclk        
                                                                                   cam2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=490)      3.204       4.415         nt_cam2_pclk     
                                                                           r       u_Human2_top/u_Dectect_Rectangular/x_cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_Human2_top/u_Dectect_Rectangular/x_cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=8)        0.730       5.474         u_Human2_top/u_Dectect_Rectangular/x_cnt [0]
                                                                                   u_Human2_top/u_Dectect_Rectangular/N7_mux5_4/I0 (GTP_LUT2)
                                   td                    0.213       5.687 r       u_Human2_top/u_Dectect_Rectangular/N7_mux5_4/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.151         u_Human2_top/u_Dectect_Rectangular/_N90615
                                                                                   u_Human2_top/u_Dectect_Rectangular/N7_mux5_6/I4 (GTP_LUT5)
                                   td                    0.185       6.336 r       u_Human2_top/u_Dectect_Rectangular/N7_mux5_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.889         u_Human2_top/u_Dectect_Rectangular/_N2992
                                                                                   u_Human2_top/u_Dectect_Rectangular/N158/I4 (GTP_LUT5)
                                   td                    0.185       7.074 r       u_Human2_top/u_Dectect_Rectangular/N158/Z (GTP_LUT5)
                                   net (fanout=10)       0.758       7.832         u_Human2_top/u_Dectect_Rectangular/N158
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.065 f       u_Human2_top/u_Dectect_Rectangular/N10_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.065         u_Human2_top/u_Dectect_Rectangular/_N9289
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.095 r       u_Human2_top/u_Dectect_Rectangular/N10_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.095         u_Human2_top/u_Dectect_Rectangular/_N9290
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.125 r       u_Human2_top/u_Dectect_Rectangular/N10_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.125         u_Human2_top/u_Dectect_Rectangular/_N9291
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.155 r       u_Human2_top/u_Dectect_Rectangular/N10_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.155         u_Human2_top/u_Dectect_Rectangular/_N9292
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.185 r       u_Human2_top/u_Dectect_Rectangular/N10_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.185         u_Human2_top/u_Dectect_Rectangular/_N9293
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.215 r       u_Human2_top/u_Dectect_Rectangular/N10_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.215         u_Human2_top/u_Dectect_Rectangular/_N9294
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.245 r       u_Human2_top/u_Dectect_Rectangular/N10_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.245         u_Human2_top/u_Dectect_Rectangular/_N9295
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.275 r       u_Human2_top/u_Dectect_Rectangular/N10_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.275         u_Human2_top/u_Dectect_Rectangular/_N9296
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.511 r       u_Human2_top/u_Dectect_Rectangular/N10_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.511         u_Human2_top/u_Dectect_Rectangular/N117 [9]
                                                                           r       u_Human2_top/u_Dectect_Rectangular/x_cnt[9]/D (GTP_DFF_CE)

 Data arrival time                                                   8.511         Logic Levels: 12 
                                                                                   Logic: 1.591ns(38.843%), Route: 2.505ns(61.157%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 cam2_pclk                                               0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.000      20.000         cam2_pclk        
                                                                                   cam2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=490)      3.204      24.415         nt_cam2_pclk     
                                                                           r       u_Human2_top/u_Dectect_Rectangular/x_cnt[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   8.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.888                          
====================================================================================================

====================================================================================================

Startpoint  : u_Human2_top/u_Dectect_Rectangular/x_cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_Human2_top/u_Dectect_Rectangular/x_cnt[8]/D (GTP_DFF_CE)
Path Group  : video_stitching|cam2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam2_pclk                                               0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cam2_pclk        
                                                                                   cam2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=490)      3.204       4.415         nt_cam2_pclk     
                                                                           r       u_Human2_top/u_Dectect_Rectangular/x_cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_Human2_top/u_Dectect_Rectangular/x_cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=8)        0.730       5.474         u_Human2_top/u_Dectect_Rectangular/x_cnt [0]
                                                                                   u_Human2_top/u_Dectect_Rectangular/N7_mux5_4/I0 (GTP_LUT2)
                                   td                    0.213       5.687 r       u_Human2_top/u_Dectect_Rectangular/N7_mux5_4/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.151         u_Human2_top/u_Dectect_Rectangular/_N90615
                                                                                   u_Human2_top/u_Dectect_Rectangular/N7_mux5_6/I4 (GTP_LUT5)
                                   td                    0.185       6.336 r       u_Human2_top/u_Dectect_Rectangular/N7_mux5_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.889         u_Human2_top/u_Dectect_Rectangular/_N2992
                                                                                   u_Human2_top/u_Dectect_Rectangular/N158/I4 (GTP_LUT5)
                                   td                    0.185       7.074 r       u_Human2_top/u_Dectect_Rectangular/N158/Z (GTP_LUT5)
                                   net (fanout=10)       0.758       7.832         u_Human2_top/u_Dectect_Rectangular/N158
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.065 f       u_Human2_top/u_Dectect_Rectangular/N10_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.065         u_Human2_top/u_Dectect_Rectangular/_N9289
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.095 r       u_Human2_top/u_Dectect_Rectangular/N10_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.095         u_Human2_top/u_Dectect_Rectangular/_N9290
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.125 r       u_Human2_top/u_Dectect_Rectangular/N10_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.125         u_Human2_top/u_Dectect_Rectangular/_N9291
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.155 r       u_Human2_top/u_Dectect_Rectangular/N10_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.155         u_Human2_top/u_Dectect_Rectangular/_N9292
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.185 r       u_Human2_top/u_Dectect_Rectangular/N10_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.185         u_Human2_top/u_Dectect_Rectangular/_N9293
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.215 r       u_Human2_top/u_Dectect_Rectangular/N10_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.215         u_Human2_top/u_Dectect_Rectangular/_N9294
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.245 r       u_Human2_top/u_Dectect_Rectangular/N10_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.245         u_Human2_top/u_Dectect_Rectangular/_N9295
                                                                                   u_Human2_top/u_Dectect_Rectangular/N10_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.481 r       u_Human2_top/u_Dectect_Rectangular/N10_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.481         u_Human2_top/u_Dectect_Rectangular/N117 [8]
                                                                           r       u_Human2_top/u_Dectect_Rectangular/x_cnt[8]/D (GTP_DFF_CE)

 Data arrival time                                                   8.481         Logic Levels: 11 
                                                                                   Logic: 1.561ns(38.392%), Route: 2.505ns(61.608%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                        20.000      20.000 r                        
 cam2_pclk                                               0.000      20.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.000      20.000         cam2_pclk        
                                                                                   cam2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=490)      3.204      24.415         nt_cam2_pclk     
                                                                           r       u_Human2_top/u_Dectect_Rectangular/x_cnt[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   8.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.918                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera2_top/u_cam_data_converter/r0_cam_data[0]/CLK (GTP_DFF_C)
Endpoint    : u_Camera2_top/u_cam_data_converter/r_cam_data_temp[8]/D (GTP_DFF_CE)
Path Group  : video_stitching|cam2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam2_pclk                                               0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cam2_pclk        
                                                                                   cam2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=490)      3.204       4.415         nt_cam2_pclk     
                                                                           r       u_Camera2_top/u_cam_data_converter/r0_cam_data[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_Camera2_top/u_cam_data_converter/r0_cam_data[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_Camera2_top/u_cam_data_converter/r0_cam_data [0]
                                                                           f       u_Camera2_top/u_cam_data_converter/r_cam_data_temp[8]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam2_pclk                                               0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cam2_pclk        
                                                                                   cam2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=490)      3.204       4.415         nt_cam2_pclk     
                                                                           r       u_Camera2_top/u_cam_data_converter/r_cam_data_temp[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera2_top/u_cam_data_converter/r0_cam_data[1]/CLK (GTP_DFF_C)
Endpoint    : u_Camera2_top/u_cam_data_converter/r_cam_data_temp[9]/D (GTP_DFF_CE)
Path Group  : video_stitching|cam2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam2_pclk                                               0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cam2_pclk        
                                                                                   cam2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=490)      3.204       4.415         nt_cam2_pclk     
                                                                           r       u_Camera2_top/u_cam_data_converter/r0_cam_data[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_Camera2_top/u_cam_data_converter/r0_cam_data[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_Camera2_top/u_cam_data_converter/r0_cam_data [1]
                                                                           f       u_Camera2_top/u_cam_data_converter/r_cam_data_temp[9]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam2_pclk                                               0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cam2_pclk        
                                                                                   cam2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=490)      3.204       4.415         nt_cam2_pclk     
                                                                           r       u_Camera2_top/u_cam_data_converter/r_cam_data_temp[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera2_top/u_cam_data_converter/r0_cam_data[2]/CLK (GTP_DFF_C)
Endpoint    : u_Camera2_top/u_cam_data_converter/r_cam_data_temp[10]/D (GTP_DFF_CE)
Path Group  : video_stitching|cam2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam2_pclk                                               0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cam2_pclk        
                                                                                   cam2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=490)      3.204       4.415         nt_cam2_pclk     
                                                                           r       u_Camera2_top/u_cam_data_converter/r0_cam_data[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_Camera2_top/u_cam_data_converter/r0_cam_data[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_Camera2_top/u_cam_data_converter/r0_cam_data [2]
                                                                           f       u_Camera2_top/u_cam_data_converter/r_cam_data_temp[10]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock video_stitching|cam2_pclk (rising edge)
                                                         0.000       0.000 r                        
 cam2_pclk                                               0.000       0.000 r       cam2_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cam2_pclk        
                                                                                   cam2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=490)      3.204       4.415         nt_cam2_pclk     
                                                                           r       u_Camera2_top/u_cam_data_converter/r_cam_data_temp[10]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/rst_1ms[12]/CLK (GTP_DFF_C)
Endpoint    : u_HDMI_top/u_ms72xx_init/rst_n_temp0/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      3.204       4.415         nt_sys_clk       
                                                                           r       u_HDMI_top/rst_1ms[12]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_HDMI_top/rst_1ms[12]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.297         u_HDMI_top/rst_1ms [12]
                                                                                   u_HDMI_top/N36_8/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_HDMI_top/N36_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_HDMI_top/_N87122
                                                                                   u_HDMI_top/N36_16/I0 (GTP_LUT5)
                                   td                    0.265       6.344 r       u_HDMI_top/N36_16/Z (GTP_LUT5)
                                   net (fanout=4)        0.000       6.344         nt_hdmi_rst_n    
                                                                                   N16_0/I (GTP_INV)
                                   td                    0.000       6.344 f       N16_0/Z (GTP_INV)
                                   net (fanout=61)       0.841       7.185         N16_0            
                                                                           f       u_HDMI_top/u_ms72xx_init/rst_n_temp0/C (GTP_DFF_C)

 Data arrival time                                                   7.185         Logic Levels: 3  
                                                                                   Logic: 0.912ns(32.924%), Route: 1.858ns(67.076%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      3.204      24.415         nt_sys_clk       
                                                                           r       u_HDMI_top/u_ms72xx_init/rst_n_temp0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/rst_1ms[12]/CLK (GTP_DFF_C)
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      3.204       4.415         nt_sys_clk       
                                                                           r       u_HDMI_top/rst_1ms[12]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_HDMI_top/rst_1ms[12]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.297         u_HDMI_top/rst_1ms [12]
                                                                                   u_HDMI_top/N36_8/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_HDMI_top/N36_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_HDMI_top/_N87122
                                                                                   u_HDMI_top/N36_16/I0 (GTP_LUT5)
                                   td                    0.265       6.344 r       u_HDMI_top/N36_16/Z (GTP_LUT5)
                                   net (fanout=4)        0.000       6.344         nt_hdmi_rst_n    
                                                                                   N16_0/I (GTP_INV)
                                   td                    0.000       6.344 f       N16_0/Z (GTP_INV)
                                   net (fanout=61)       0.841       7.185         N16_0            
                                                                           f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/C (GTP_DFF_C)

 Data arrival time                                                   7.185         Logic Levels: 3  
                                                                                   Logic: 0.912ns(32.924%), Route: 1.858ns(67.076%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      3.204      24.415         nt_sys_clk       
                                                                           r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1685)     2.337       7.081         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.081         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.341%), Route: 2.337ns(87.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/CLK (GTP_DFF)
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/vs_pclk_d1/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       video_packet_send_m0/vs_pclk_d1/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.297         video_packet_send_m0/vs_pclk_d1
                                                                                   video_packet_send_m0/N5/I1 (GTP_LUT2)
                                   td                    0.206       5.503 r       video_packet_send_m0/N5/Z (GTP_LUT2)
                                   net (fanout=129)      1.517       7.020         video_packet_send_m0/N5
                                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.020         Logic Levels: 1  
                                                                                   Logic: 0.535ns(20.537%), Route: 2.070ns(79.463%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 hdmi_rx_pix_clk                                         0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       6.734         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204      11.149         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Recovery time                                          -0.118      10.981                          

 Data required time                                                 10.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.981                          
 Data arrival time                                                   7.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.961                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/CLK (GTP_DFF)
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/vs_pclk_d1/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       video_packet_send_m0/vs_pclk_d1/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.297         video_packet_send_m0/vs_pclk_d1
                                                                                   video_packet_send_m0/N5/I1 (GTP_LUT2)
                                   td                    0.206       5.503 r       video_packet_send_m0/N5/Z (GTP_LUT2)
                                   net (fanout=129)      1.517       7.020         video_packet_send_m0/N5
                                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.020         Logic Levels: 1  
                                                                                   Logic: 0.535ns(20.537%), Route: 2.070ns(79.463%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 hdmi_rx_pix_clk                                         0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       6.734         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204      11.149         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Recovery time                                          -0.118      10.981                          

 Data required time                                                 10.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.981                          
 Data arrival time                                                   7.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.961                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/CLK (GTP_DFF)
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/vs_pclk_d1/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       video_packet_send_m0/vs_pclk_d1/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.297         video_packet_send_m0/vs_pclk_d1
                                                                                   video_packet_send_m0/N5/I1 (GTP_LUT2)
                                   td                    0.206       5.503 r       video_packet_send_m0/N5/Z (GTP_LUT2)
                                   net (fanout=129)      1.517       7.020         video_packet_send_m0/N5
                                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.020         Logic Levels: 1  
                                                                                   Logic: 0.535ns(20.537%), Route: 2.070ns(79.463%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 hdmi_rx_pix_clk                                         0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       6.734         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204      11.149         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Recovery time                                          -0.118      10.981                          

 Data required time                                                 10.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.981                          
 Data arrival time                                                   7.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.961                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/CLK (GTP_DFF)
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/vs_pclk_d2/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       video_packet_send_m0/vs_pclk_d2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         video_packet_send_m0/vs_pclk_d2
                                                                                   video_packet_send_m0/N5/I0 (GTP_LUT2)
                                   td                    0.226       5.428 f       video_packet_send_m0/N5/Z (GTP_LUT2)
                                   net (fanout=129)      1.003       6.431         video_packet_send_m0/N5
                                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.431         Logic Levels: 1  
                                                                                   Logic: 0.549ns(27.232%), Route: 1.467ns(72.768%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.267                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/CLK (GTP_DFF)
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/vs_pclk_d2/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       video_packet_send_m0/vs_pclk_d2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         video_packet_send_m0/vs_pclk_d2
                                                                                   video_packet_send_m0/N5/I0 (GTP_LUT2)
                                   td                    0.226       5.428 f       video_packet_send_m0/N5/Z (GTP_LUT2)
                                   net (fanout=129)      1.003       6.431         video_packet_send_m0/N5
                                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.431         Logic Levels: 1  
                                                                                   Logic: 0.549ns(27.232%), Route: 1.467ns(72.768%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.267                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/CLK (GTP_DFF)
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/vs_pclk_d2/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       video_packet_send_m0/vs_pclk_d2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         video_packet_send_m0/vs_pclk_d2
                                                                                   video_packet_send_m0/N5/I0 (GTP_LUT2)
                                   td                    0.226       5.428 f       video_packet_send_m0/N5/Z (GTP_LUT2)
                                   net (fanout=129)      1.003       6.431         video_packet_send_m0/N5
                                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.431         Logic Levels: 1  
                                                                                   Logic: 0.549ns(27.232%), Route: 1.467ns(72.768%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=359)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.010
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=13)       0.792       8.032         nt_led2          
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/N25/I1 (GTP_LUT2)
                                   td                    0.172       8.204 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/Z (GTP_LUT2)
                                   net (fanout=246)      1.088       9.292         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
                                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/C (GTP_DFF_C)

 Data arrival time                                                   9.292         Logic Levels: 1  
                                                                                   Logic: 0.501ns(21.042%), Route: 1.880ns(78.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       7.320         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.320 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       8.167         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       8.259 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.864         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.864 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     0.000       8.864         u_DDR3_interface_top/ddrphy_clkin
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N892/I (GTP_INV)
                                   td                    0.000       8.864 r       u_DDR3_interface_top/u_simplified_AXI/N892/Z (GTP_INV)
                                   net (fanout=21)       3.146      12.010         u_DDR3_interface_top/u_simplified_AXI/N892
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.010                          
 clock uncertainty                                      -0.350      11.660                          

 Recovery time                                          -0.542      11.118                          

 Data required time                                                 11.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.118                          
 Data arrival time                                                   9.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.010
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=13)       0.792       8.032         nt_led2          
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/N25/I1 (GTP_LUT2)
                                   td                    0.172       8.204 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/Z (GTP_LUT2)
                                   net (fanout=246)      1.088       9.292         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
                                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/C (GTP_DFF_C)

 Data arrival time                                                   9.292         Logic Levels: 1  
                                                                                   Logic: 0.501ns(21.042%), Route: 1.880ns(78.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       7.320         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.320 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       8.167         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       8.259 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.864         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.864 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     0.000       8.864         u_DDR3_interface_top/ddrphy_clkin
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N892/I (GTP_INV)
                                   td                    0.000       8.864 r       u_DDR3_interface_top/u_simplified_AXI/N892/Z (GTP_INV)
                                   net (fanout=21)       3.146      12.010         u_DDR3_interface_top/u_simplified_AXI/N892
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.010                          
 clock uncertainty                                      -0.350      11.660                          

 Recovery time                                          -0.542      11.118                          

 Data required time                                                 11.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.118                          
 Data arrival time                                                   9.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.010
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=13)       0.792       8.032         nt_led2          
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/N25/I1 (GTP_LUT2)
                                   td                    0.172       8.204 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/Z (GTP_LUT2)
                                   net (fanout=246)      1.088       9.292         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
                                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/C (GTP_DFF_C)

 Data arrival time                                                   9.292         Logic Levels: 1  
                                                                                   Logic: 0.501ns(21.042%), Route: 1.880ns(78.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       7.320         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.320 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       8.167         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       8.259 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.864         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.864 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     0.000       8.864         u_DDR3_interface_top/ddrphy_clkin
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N892/I (GTP_INV)
                                   td                    0.000       8.864 r       u_DDR3_interface_top/u_simplified_AXI/N892/Z (GTP_INV)
                                   net (fanout=21)       3.146      12.010         u_DDR3_interface_top/u_simplified_AXI/N892
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.010                          
 clock uncertainty                                      -0.350      11.660                          

 Recovery time                                          -0.542      11.118                          

 Data required time                                                 11.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.118                          
 Data arrival time                                                   9.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=508)      2.553       9.793         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/calib_done
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/N48/I1 (GTP_LUT2)
                                   td                    0.172       9.965 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      11.056         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      13.859 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.859         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  13.859         Logic Levels: 2  
                                                                                   Logic: 3.304ns(47.553%), Route: 3.644ns(52.447%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : led2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4545)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=13)       1.419       8.653         nt_led2          
                                                                                   led2_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.456 f       led2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.456         led2             
 led2                                                                      f       led2 (port)      

 Data arrival time                                                  11.456         Logic Levels: 1  
                                                                                   Logic: 3.126ns(68.779%), Route: 1.419ns(31.221%)
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/rst_1ms[12]/CLK (GTP_DFF_C)
Endpoint    : hdmi_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=717)      3.204       4.415         nt_sys_clk       
                                                                           r       u_HDMI_top/rst_1ms[12]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_HDMI_top/rst_1ms[12]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.297         u_HDMI_top/rst_1ms [12]
                                                                                   u_HDMI_top/N36_8/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_HDMI_top/N36_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_HDMI_top/_N87122
                                                                                   u_HDMI_top/N36_16/I0 (GTP_LUT5)
                                   td                    0.279       6.358 f       u_HDMI_top/N36_16/Z (GTP_LUT5)
                                   net (fanout=4)        1.468       7.826         nt_hdmi_rst_n    
                                                                                   hdmi_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      10.629 f       hdmi_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.629         hdmi_rst_n       
 hdmi_rst_n                                                                f       hdmi_rst_n (port)

 Data arrival time                                                  10.629         Logic Levels: 3  
                                                                                   Logic: 3.729ns(60.010%), Route: 2.485ns(39.990%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_rx_data[0] (port)
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_rx_data[0]                                         0.000       0.000 r       hdmi_rx_data[0] (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_data[0]  
                                                                                   hdmi_rx_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_hdmi_rx_data[0]
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_rx_data[1] (port)
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_rx_data[1]                                         0.000       0.000 r       hdmi_rx_data[1] (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_data[1]  
                                                                                   hdmi_rx_data_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_hdmi_rx_data[1]
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_rx_data[8] (port)
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_rx_data[8]                                         0.000       0.000 r       hdmi_rx_data[8] (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_data[8]  
                                                                                   hdmi_rx_data_ibuf[8]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_data_ibuf[8]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_hdmi_rx_data[8]
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width                          u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/CLKB
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.695      20.833          1.138           Low Pulse Width                           u_Human2_top/u_rgb2ycbcr_human/N39/CLK
 19.695      20.833          1.138           Low Pulse Width                           u_Human2_top/u_rgb2ycbcr_human/N44/CLK
 19.695      20.833          1.138           Low Pulse Width                           u_Human_top/u_rgb2ycbcr_human/N39/CLK
====================================================================================================

{hdmi_rx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           High Pulse Width                          u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 2.469       3.367           0.898           Low Pulse Width                           u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 2.469       3.367           0.898           High Pulse Width                          u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{gmii_rx_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width                           u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/RCLK
 2.483       4.000           1.517           High Pulse Width                          u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/RCLK
 2.483       4.000           1.517           Low Pulse Width                           u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/RCLK
====================================================================================================

{video_stitching|cam2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width                          u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                    
+------------------------------------------------------------------------------------------------------------+
| Input      | W:/FinalFantasy/video_stitching/pango_project/compile/video_stitching_comp.adf               
|            | W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc                            
| Output     | W:/FinalFantasy/video_stitching/pango_project/synthesize/video_stitching_syn.adf             
|            | W:/FinalFantasy/video_stitching/pango_project/synthesize/video_stitching_syn.vm              
|            | W:/FinalFantasy/video_stitching/pango_project/synthesize/video_stitching_controlsets.txt     
|            | W:/FinalFantasy/video_stitching/pango_project/synthesize/snr.db                              
|            | W:/FinalFantasy/video_stitching/pango_project/synthesize/video_stitching.snr                 
+------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -dir {C:/pango/PDS_2022.1/syn/bin/synplify_pro.exe} -frequency {50} -selected_syn_tool_opt 2 
Peak memory: 529 MB
Total CPU  time to synthesize completion : 0h:0m:0s
Process Total CPU  time to synthesize completion : 0h:0m:0s
Total real time to synthesize completion : 0h:0m:57s
