# Design & Implementation of Synchronous & Asynchronous FIFO in verilog HDL
