
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
ö
+Loading parts and site information from %s
36*device2V
B/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
ß
!Parsing RTL primitives file [%s]
14*netlist2l
X/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
∞
*Finished parsing RTL primitives file [%s]
11*netlist2l
X/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
®
 Loaded user IP repository '%s'.
1135*coregen2j
V/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj2default:defaultZ19-1700
ä
"Loaded Vivado IP repository '%s'.
1332*coregen2J
6/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/ip2default:defaultZ19-2313
w
Command: %s
53*	vivadotcl2O
;synth_design -top zynq_system_wrapper -part xc7z045ffg900-22default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0452default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0452default:defaultZ17-349
ú
%s*synth2å
xStarting RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 813.426 ; gain = 190.164
2default:default
•
synthesizing module '%s'638*oasys2'
zynq_system_wrapper2default:default2≠
ñ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system_wrapper.v2default:default2
32default:default8@Z8-638
≠
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2≠
ñ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system_wrapper.v2default:default2
692default:default8@Z8-4446
ó
synthesizing module '%s'638*oasys2
zynq_system2default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
6992default:default8@Z8-638
Ã
synthesizing module '%s'638*oasys2
GND2default:default2b
L/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
41762default:default8@Z8-638
á
%done synthesizing module '%s' (%s#%s)256*oasys2
GND2default:default2
12default:default2
12default:default2b
L/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
41762default:default8@Z8-256
Õ
synthesizing module '%s'638*oasys2
VCC2default:default2b
L/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
357482default:default8@Z8-638
à
%done synthesizing module '%s' (%s#%s)256*oasys2
VCC2default:default2
22default:default2
12default:default2b
L/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
357482default:default8@Z8-256
´
synthesizing module '%s'638*oasys22
zynq_system_axi_mem_intercon_12default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
12222default:default8@Z8-638
£
synthesizing module '%s'638*oasys2+
s00_couplers_imp_5VZGPS2default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
2982default:default8@Z8-638
≈
synthesizing module '%s'638*oasys2)
zynq_system_auto_pc_52default:default2 
≥/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_5/synth/zynq_system_auto_pc_5.v2default:default2
572default:default8@Z8-638
£
synthesizing module '%s'638*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
â
synthesizing module '%s'638*oasys29
%axi_protocol_converter_v2_1_axi3_conv2default:default2˛
Á/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v2default:default2
692default:default8@Z8-638
ç
synthesizing module '%s'638*oasys2;
'axi_protocol_converter_v2_1_a_axi3_conv2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v2default:default2
622default:default8@Z8-638
Ó
synthesizing module '%s'638*oasys20
axi_data_fifo_v2_1_axic_fifo2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-638
Ï
synthesizing module '%s'638*oasys2/
axi_data_fifo_v2_1_fifo_gen2default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-638
Ï
synthesizing module '%s'638*oasys2(
fifo_generator_v11_02default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6612default:default8@Z8-638
¯
synthesizing module '%s'638*oasys2.
fifo_generator_v11_0_synth2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6782default:default8@Z8-638
Ë
synthesizing module '%s'638*oasys2&
fifo_generator_top2default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-638
¯
synthesizing module '%s'638*oasys2*
fifo_generator_ramfifo2default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-638
Ó
synthesizing module '%s'638*oasys2%
reset_blk_ramfifo2default:default2ˆ
ﬂ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-638
ê
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
ﬂ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2282default:default8@Z8-4472
ê
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
ﬂ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2292default:default8@Z8-4472
ê
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
ﬂ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2312default:default8@Z8-4472
ê
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
ﬂ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2322default:default8@Z8-4472
ê
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
ﬂ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2342default:default8@Z8-4472
ê
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
ﬂ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2352default:default8@Z8-4472
©
%done synthesizing module '%s' (%s#%s)256*oasys2%
reset_blk_ramfifo2default:default2
32default:default2
12default:default2ˆ
ﬂ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-256
›
synthesizing module '%s'638*oasys2
	input_blk2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
	input_blk2default:default2
42default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
ÿ
synthesizing module '%s'638*oasys2
memory2default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
‘
synthesizing module '%s'638*oasys2
dmem2default:default2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
ä
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
distributed2default:default2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1792default:default8@Z8-4472
è
%done synthesizing module '%s' (%s#%s)256*oasys2
dmem2default:default2
52default:default2
12default:default2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2
memory2default:default2
62default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2
rd_logic2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2392default:default8@Z8-638
‚
synthesizing module '%s'638*oasys2
rd_bin_cntr2default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_bin_cntr2default:default2
72default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256

synthesizing module '%s'638*oasys2&
rd_status_flags_ss2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
fifo_generator_v11_0_compare2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
™
%done synthesizing module '%s' (%s#%s)256*oasys20
fifo_generator_v11_0_compare2default:default2
82default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys2&
rd_status_flags_ss2default:default2
92default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd2default:default2
1742default:default8@Z8-256
⁄
synthesizing module '%s'638*oasys2
rd_fwft2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-638
¿
default block is never used226*oasys2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
2552default:default8@Z8-226
¿
default block is never used226*oasys2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
5792default:default8@Z8-226
¿
default block is never used226*oasys2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
6642default:default8@Z8-226
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_fwft2default:default2
102default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-256
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_logic2default:default2
112default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2392default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2
wr_logic2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2312default:default8@Z8-638
‚
synthesizing module '%s'638*oasys2
wr_bin_cntr2default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-638
û
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_bin_cntr2default:default2
122default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-256

synthesizing module '%s'638*oasys2&
wr_status_flags_ss2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-638
¨
%done synthesizing module '%s' (%s#%s)256*oasys2&
wr_status_flags_ss2default:default2
132default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd2default:default2
1802default:default8@Z8-256
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_logic2default:default2
142default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2312default:default8@Z8-256
ﬂ
synthesizing module '%s'638*oasys2

output_blk2default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2

output_blk2default:default2
152default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2*
fifo_generator_ramfifo2default:default2
162default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-256
§
%done synthesizing module '%s' (%s#%s)256*oasys2&
fifo_generator_top2default:default2
172default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2.
fifo_generator_v11_0_synth2default:default2
182default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6782default:default8@Z8-256
®
%done synthesizing module '%s' (%s#%s)256*oasys2(
fifo_generator_v11_02default:default2
192default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6612default:default8@Z8-256
Í
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2!
fifo_gen_inst2default:default2(
fifo_generator_v11_02default:default2
2302default:default2
2282default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
2922default:default8@Z8-350
®
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_data_fifo_v2_1_fifo_gen2default:default2
202default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_data_fifo_v2_1_axic_fifo2default:default2
212default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-256
…
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_protocol_converter_v2_1_a_axi3_conv2default:default2
222default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v2default:default2
622default:default8@Z8-256
ç
synthesizing module '%s'638*oasys2;
'axi_protocol_converter_v2_1_w_axi3_conv2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v2default:default2
612default:default8@Z8-638
…
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_protocol_converter_v2_1_w_axi3_conv2default:default2
232default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v2default:default2
612default:default8@Z8-256
ç
synthesizing module '%s'638*oasys2;
'axi_protocol_converter_v2_1_b_downsizer2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v2default:default2
652default:default8@Z8-638
…
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_protocol_converter_v2_1_b_downsizer2default:default2
242default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v2default:default2
652default:default8@Z8-256
ù
synthesizing module '%s'638*oasys2K
7axi_protocol_converter_v2_1_a_axi3_conv__parameterized02default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v2default:default2
622default:default8@Z8-638
˛
synthesizing module '%s'638*oasys2@
,axi_data_fifo_v2_1_axic_fifo__parameterized02default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-638
¸
synthesizing module '%s'638*oasys2?
+axi_data_fifo_v2_1_fifo_gen__parameterized02default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-638
¸
synthesizing module '%s'638*oasys28
$fifo_generator_v11_0__parameterized02default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6612default:default8@Z8-638
à
synthesizing module '%s'638*oasys2>
*fifo_generator_v11_0_synth__parameterized02default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6782default:default8@Z8-638
¯
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized02default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-638
à
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-638
Ì
synthesizing module '%s'638*oasys2-
input_blk__parameterized02default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
©
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized02default:default2
242default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2*
memory__parameterized02default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
‰
synthesizing module '%s'638*oasys2(
dmem__parameterized02default:default2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
†
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized02default:default2
242default:default2
12default:default2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
§
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized02default:default2
242default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2.
output_blk__parameterized02default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
´
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized02default:default2
242default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2
242default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized02default:default2
242default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v11_0_synth__parameterized02default:default2
242default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6782default:default8@Z8-256
∏
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v11_0__parameterized02default:default2
242default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6612default:default8@Z8-256
Í
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2!
fifo_gen_inst2default:default2(
fifo_generator_v11_02default:default2
2302default:default2
2282default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
2922default:default8@Z8-350
∏
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_data_fifo_v2_1_fifo_gen__parameterized02default:default2
242default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-256
∫
%done synthesizing module '%s' (%s#%s)256*oasys2@
,axi_data_fifo_v2_1_axic_fifo__parameterized02default:default2
242default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-256
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2K
7axi_protocol_converter_v2_1_a_axi3_conv__parameterized02default:default2
242default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v2default:default2
622default:default8@Z8-256
ç
synthesizing module '%s'638*oasys2;
'axi_protocol_converter_v2_1_r_axi3_conv2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v2default:default2
612default:default8@Z8-638
…
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_protocol_converter_v2_1_r_axi3_conv2default:default2
252default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v2default:default2
612default:default8@Z8-256
≈
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_protocol_converter_v2_1_axi3_conv2default:default2
262default:default2
12default:default2˛
Á/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v2default:default2
692default:default8@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2
272default:default2
12default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
Å
%done synthesizing module '%s' (%s#%s)256*oasys2)
zynq_system_auto_pc_52default:default2
282default:default2
12default:default2 
≥/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_5/synth/zynq_system_auto_pc_5.v2default:default2
572default:default8@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2+
s00_couplers_imp_5VZGPS2default:default2
292default:default2
12default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
2982default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys22
zynq_system_axi_mem_intercon_12default:default2
302default:default2
12default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
12222default:default8@Z8-256
Ï
synthesizing module '%s'638*oasys26
"zynq_system_processing_system7_0_02default:default2‰
Õ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/synth/zynq_system_processing_system7_0_0.v2default:default2
572default:default8@Z8-638
É
synthesizing module '%s'638*oasys2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
1532default:default8@Z8-638
Ã
synthesizing module '%s'638*oasys2
BUFG2default:default2b
L/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
6122default:default8@Z8-638
à
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
312default:default2
12default:default2b
L/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
6122default:default8@Z8-256
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21712default:default8@Z8-4446
Õ
synthesizing module '%s'638*oasys2
BIBUF2default:default2b
L/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
2682default:default8@Z8-638
â
%done synthesizing module '%s' (%s#%s)256*oasys2
BIBUF2default:default2
322default:default2
12default:default2b
L/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
2682default:default8@Z8-256
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21722default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21732default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21742default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21752default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21762default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21772default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21782default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21792default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21802default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21812default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21822default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21832default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21842default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Ù
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44462default:default2
1002default:defaultZ17-14
Õ
synthesizing module '%s'638*oasys2
PS72default:default2b
L/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
267372default:default8@Z8-638
â
%done synthesizing module '%s' (%s#%s)256*oasys2
PS72default:default2
332default:default2
12default:default2b
L/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
267372default:default8@Z8-256
√
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_EN2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2102default:default8@Z8-3848
√
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_ER2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2112default:default8@Z8-3848
¡
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET0_GMII_TXD2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2272default:default8@Z8-3848
√
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_EN2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2412default:default8@Z8-3848
√
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_ER2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2422default:default8@Z8-3848
¡
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET1_GMII_TXD2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2562default:default8@Z8-3848
ƒ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_COL_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10332default:default8@Z8-3848
ƒ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_CRS_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10342default:default8@Z8-3848
ƒ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_RXD_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10372default:default8@Z8-3848
∆
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_DV_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10352default:default8@Z8-3848
∆
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_ER_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10362default:default8@Z8-3848
ƒ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_COL_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10422default:default8@Z8-3848
ƒ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_CRS_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10432default:default8@Z8-3848
ƒ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_RXD_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10462default:default8@Z8-3848
∆
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_DV_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10442default:default8@Z8-3848
∆
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_ER_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10452default:default8@Z8-3848
«
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_ATID_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10552default:default8@Z8-3848
«
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_DATA_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10532default:default8@Z8-3848
»
0Net %s in module/entity %s does not have driver.3422*oasys2(
FTMD_TRACEIN_VALID_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10542default:default8@Z8-3848
ø
%done synthesizing module '%s' (%s#%s)256*oasys2>
*processing_system7_v5_3_processing_system72default:default2
342default:default2
12default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
1532default:default8@Z8-256

Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
inst2default:default2>
*processing_system7_v5_3_processing_system72default:default2
6732default:default2
6602default:default2‰
Õ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/synth/zynq_system_processing_system7_0_0.v2default:default2
4262default:default8@Z8-350
®
%done synthesizing module '%s' (%s#%s)256*oasys26
"zynq_system_processing_system7_0_02default:default2
352default:default2
12default:default2‰
Õ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/synth/zynq_system_processing_system7_0_0.v2default:default2
572default:default8@Z8-256
π
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
S_AXI_GP0_ARID2default:default2
62default:default26
"zynq_system_processing_system7_0_02default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
10542default:default8@Z8-689
π
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2"
S_AXI_GP0_AWID2default:default2
62default:default26
"zynq_system_processing_system7_0_02default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
10652default:default8@Z8-689
∏
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2!
S_AXI_GP0_WID2default:default2
62default:default26
"zynq_system_processing_system7_0_02default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
10842default:default8@Z8-689
π
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2(
processing_system7_02default:default26
"zynq_system_processing_system7_0_02default:default2
1102default:default2
1052default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
9872default:default8@Z8-350
∫
synthesizing module '%s'638*oasys2A
-zynq_system_processing_system7_0_axi_periph_02default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
16272default:default8@Z8-638
¢
synthesizing module '%s'638*oasys2,
s00_couplers_imp_156Q4UY2default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
32default:default8@Z8-638
«
synthesizing module '%s'638*oasys2)
zynq_system_auto_pc_42default:default2Ã
µ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/synth/zynq_system_auto_pc_4.v2default:default2
572default:default8@Z8-638
≥
synthesizing module '%s'638*oasys2V
Baxi_protocol_converter_v2_1_axi_protocol_converter__parameterized02default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
˝
synthesizing module '%s'638*oasys23
axi_protocol_converter_v2_1_b2s2default:default2¯
·/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v2default:default2
392default:default8@Z8-638
è
synthesizing module '%s'638*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2ˇ
Ë/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
ˇ
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
ª
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2
362default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2
372default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
°
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2
372default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
°
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2
372default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
°
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2
372default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
ˇ
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
ª
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2
382default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2
392default:default2
12default:default2ˇ
Ë/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
í
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_aw_channel2default:default2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v2default:default2
52default:default8@Z8-638
õ
synthesizing module '%s'638*oasys2B
.axi_protocol_converter_v2_1_b2s_cmd_translator2default:default2á
/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v2default:default2
172default:default8@Z8-638
è
synthesizing module '%s'638*oasys2<
(axi_protocol_converter_v2_1_b2s_incr_cmd2default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v2default:default2
112default:default8@Z8-638
À
%done synthesizing module '%s' (%s#%s)256*oasys2<
(axi_protocol_converter_v2_1_b2s_incr_cmd2default:default2
402default:default2
12default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v2default:default2
112default:default8@Z8-256
è
synthesizing module '%s'638*oasys2<
(axi_protocol_converter_v2_1_b2s_wrap_cmd2default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v2default:default2
112default:default8@Z8-638
À
%done synthesizing module '%s' (%s#%s)256*oasys2<
(axi_protocol_converter_v2_1_b2s_wrap_cmd2default:default2
412default:default2
12default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v2default:default2
112default:default8@Z8-256
◊
%done synthesizing module '%s' (%s#%s)256*oasys2B
.axi_protocol_converter_v2_1_b2s_cmd_translator2default:default2
422default:default2
12default:default2á
/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v2default:default2
172default:default8@Z8-256
ì
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_wr_cmd_fsm2default:default2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
102default:default8@Z8-638
÷
default block is never used226*oasys2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
642default:default8@Z8-226
œ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_wr_cmd_fsm2default:default2
432default:default2
12default:default2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
102default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_aw_channel2default:default2
442default:default2
12default:default2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v2default:default2
52default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2=
)axi_protocol_converter_v2_1_b2s_b_channel2default:default2Ç
Î/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v2default:default2
102default:default8@Z8-638
î
synthesizing module '%s'638*oasys2?
+axi_protocol_converter_v2_1_b2s_simple_fifo2default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_protocol_converter_v2_1_b2s_simple_fifo2default:default2
452default:default2
12default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
§
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized02default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized02default:default2
452default:default2
12default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_protocol_converter_v2_1_b2s_b_channel2default:default2
462default:default2
12default:default2Ç
Î/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v2default:default2
102default:default8@Z8-256
í
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_ar_channel2default:default2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v2default:default2
52default:default8@Z8-638
ì
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_rd_cmd_fsm2default:default2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
102default:default8@Z8-638
÷
default block is never used226*oasys2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
722default:default8@Z8-226
œ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_rd_cmd_fsm2default:default2
472default:default2
12default:default2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
102default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_ar_channel2default:default2
482default:default2
12default:default2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v2default:default2
52default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2=
)axi_protocol_converter_v2_1_b2s_r_channel2default:default2Ç
Î/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v2default:default2
212default:default8@Z8-638
§
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized12default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized12default:default2
482default:default2
12default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
§
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized22default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized22default:default2
482default:default2
12default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_protocol_converter_v2_1_b2s_r_channel2default:default2
492default:default2
12default:default2Ç
Î/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v2default:default2
212default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2ˇ
Ë/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
è
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
À
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2
492default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
°
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2
492default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
°
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2
492default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
°
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2
492default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
°
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2
492default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
è
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
À
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2
492default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2
492default:default2
12default:default2ˇ
Ë/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
π
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_protocol_converter_v2_1_b2s2default:default2
502default:default2
12default:default2¯
·/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v2default:default2
392default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2V
Baxi_protocol_converter_v2_1_axi_protocol_converter__parameterized02default:default2
502default:default2
12default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2)
zynq_system_auto_pc_42default:default2
512default:default2
12default:default2Ã
µ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/synth/zynq_system_auto_pc_4.v2default:default2
572default:default8@Z8-256
ù
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_pc2default:default2)
zynq_system_auto_pc_42default:default2
592default:default2
572default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
2382default:default8@Z8-350
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2,
s00_couplers_imp_156Q4UY2default:default2
522default:default2
12default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
32default:default8@Z8-256
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2A
-zynq_system_processing_system7_0_axi_periph_02default:default2
532default:default2
12default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
16272default:default8@Z8-256
à
synthesizing module '%s'638*oasys2>
*zynq_system_rst_processing_system7_0_50M_02default:default2¯
·/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/synth/zynq_system_rst_processing_system7_0_50M_0.vhd2default:default2
712default:default8@Z8-638
Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2"
proc_sys_reset2default:default2ı
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1402default:default2
U02default:default2"
proc_sys_reset2default:default2¯
·/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/synth/zynq_system_rst_processing_system7_0_50M_0.vhd2default:default2
1172default:default8@Z8-3491
¸
synthesizing module '%s'638*oasys22
proc_sys_reset__parameterized02default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-638
÷
synthesizing module '%s'638*oasys2
lpf2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-638
¡
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRL162default:default2`
L/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
347842default:default2
	POR_SRL_I2default:default2
SRL162default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1882default:default8@Z8-3491
œ
synthesizing module '%s'638*oasys2
SRL162default:default2b
L/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
347842default:default8@Z8-638
ã
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL162default:default2
542default:default2
12default:default2b
L/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
347842default:default8@Z8-256
í
%done synthesizing module '%s' (%s#%s)256*oasys2
lpf2default:default2
552default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2
sequence2default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-638
ﬁ
synthesizing module '%s'638*oasys2
upcnt_n2default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-638
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
upcnt_n2default:default2
562default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-256
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
sequence2default:default2
572default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-256
∏
%done synthesizing module '%s' (%s#%s)256*oasys22
proc_sys_reset__parameterized02default:default2
582default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*zynq_system_rst_processing_system7_0_50M_02default:default2
592default:default2
12default:default2¯
·/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/synth/zynq_system_rst_processing_system7_0_50M_0.vhd2default:default2
712default:default8@Z8-256
«
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys20
rst_processing_system7_0_50M2default:default2>
*zynq_system_rst_processing_system7_0_50M_02default:default2
102default:default2
72default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
11552default:default8@Z8-350
¯
synthesizing module '%s'638*oasys2:
&zynq_system_vivado_activity_thread_0_02default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/synth/zynq_system_vivado_activity_thread_0_0.v2default:default2
562default:default8@Z8-638
Â
synthesizing module '%s'638*oasys2.
vivado_activity_thread_top2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_top.v2default:default2
92default:default8@Z8-638
ﬁ
synthesizing module '%s'638*oasys2*
vivado_activity_thread2default:default2‚
À/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread.v2default:default2
122default:default8@Z8-638
Ñ
synthesizing module '%s'638*oasys2=
)vivado_activity_thread_thread_result_buff2default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_thread_result_buff.v2default:default2
462default:default8@Z8-638
á
synthesizing module '%s'638*oasys2A
-vivado_activity_thread_thread_result_buff_ram2default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_thread_result_buff.v2default:default2
92default:default8@Z8-638
è
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
block2default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_thread_result_buff.v2default:default2
222default:default8@Z8-4472
√
%done synthesizing module '%s' (%s#%s)256*oasys2A
-vivado_activity_thread_thread_result_buff_ram2default:default2
602default:default2
12default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_thread_result_buff.v2default:default2
92default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2=
)vivado_activity_thread_thread_result_buff2default:default2
612default:default2
12default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_thread_result_buff.v2default:default2
462default:default8@Z8-256
†
synthesizing module '%s'638*oasys2K
7vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp2default:default2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.v2default:default2
112default:default8@Z8-638
â
synthesizing module '%s'638*oasys2A
-vivado_activity_thread_ap_faddfsub_2_full_dsp2default:default2ˆ
ﬂ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp.vhd2default:default2
742default:default8@Z8-638
Í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
floating_point_v7_02default:default2Î
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
1082default:default2
U02default:default2'
floating_point_v7_02default:default2ˆ
ﬂ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp.vhd2default:default2
1992default:default8@Z8-3491
˜
synthesizing module '%s'638*oasys27
#floating_point_v7_0__parameterized02default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-638
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2+
floating_point_v7_0_viv2default:default2Ô
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
2982default:default2
i_synth2default:default2+
floating_point_v7_0_viv2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2332default:default8@Z8-3491
ˇ
synthesizing module '%s'638*oasys2;
'floating_point_v7_0_viv__parameterized02default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-638
‡
synthesizing module '%s'638*oasys2&
xbip_pipe_v3_0_viv2default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
ú
%done synthesizing module '%s' (%s#%s)256*oasys2&
xbip_pipe_v3_0_viv2default:default2
622default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
◊
synthesizing module '%s'638*oasys2
flt_add2default:default2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_add/flt_add.vhd2default:default2
2432default:default8@Z8-638
ﬂ
synthesizing module '%s'638*oasys2
flt_add_dsp2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
2352default:default8@Z8-638
Ê
synthesizing module '%s'638*oasys2-
floating_point_v7_0_delay2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491

synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¨
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized12default:default2
622default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2-
floating_point_v7_0_delay2default:default2
632default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ú
synthesizing module '%s'638*oasys2)
align_add_dsp48e1_sgl2default:default2ˆ
ﬂ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd2default:default2
1862default:default8@Z8-638
ˆ
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized02default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491

synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized32default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¨
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized32default:default2
632default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized02default:default2
632default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491

synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized52default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¨
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized52default:default2
632default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized12default:default2
632default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‚
synthesizing module '%s'638*oasys2!
compare_eq_im2default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
ﬁ
synthesizing module '%s'638*oasys2
carry_chain2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ˆ
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized22default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491

synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized72default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¨
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized72default:default2
632default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized22default:default2
632default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ì
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2
carry_chain2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
carry_chain2default:default2
642default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
ú
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default2!
compare_eq_im2default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
û
%done synthesizing module '%s' (%s#%s)256*oasys2!
compare_eq_im2default:default2
652default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2/
carry_chain__parameterized02default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ˆ
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized32default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≤
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized32default:default2
652default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized02default:default2
652default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized42default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491

synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized92default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¨
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized92default:default2
652default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized42default:default2
652default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2#
dsp48e1_wrapper2default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
ˆ
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized52default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≤
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized52default:default2
652default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized62default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized112default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized112default:default2
652default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized62default:default2
652default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized72default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized132default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized132default:default2
652default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized72default:default2
652default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized82default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized152default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized152default:default2
652default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized82default:default2
652default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized92default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized172default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized172default:default2
652default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized92default:default2
652default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ã
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
¢
%done synthesizing module '%s' (%s#%s)256*oasys2#
dsp48e1_wrapper2default:default2
662default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized102default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized192default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized192default:default2
662default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized102default:default2
662default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized112default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized212default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized212default:default2
662default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized112default:default2
662default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized122default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized232default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized232default:default2
662default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized122default:default2
662default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2)
align_add_dsp48e1_sgl2default:default2
672default:default2
12default:default2ˆ
ﬂ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd2default:default2
1862default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2.
norm_and_round_dsp48e1_sgl2default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd2default:default2
1772default:default8@Z8-638
Ù
synthesizing module '%s'638*oasys2*
lead_zero_encode_shift2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
1702default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized132default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized252default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized252default:default2
672default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized132default:default2
672default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ñ
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ì
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
ñ
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ì
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
ñ
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ì
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
ñ
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ì
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
ñ
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ì
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
ñ
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ì
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
ñ
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ì
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
ñ
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ì
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
è
,binding component instance '%s' to cell '%s'113*oasys2
LSB2default:default2
LUT52default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3262default:default8@Z8-113
è
,binding component instance '%s' to cell '%s'113*oasys2
MSB2default:default2
LUT52default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3382default:default8@Z8-113
è
,binding component instance '%s' to cell '%s'113*oasys2
LSB2default:default2
LUT52default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3262default:default8@Z8-113
è
,binding component instance '%s' to cell '%s'113*oasys2
MSB2default:default2
LUT52default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3382default:default8@Z8-113
è
,binding component instance '%s' to cell '%s'113*oasys2
LSB2default:default2
LUT52default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3262default:default8@Z8-113
è
,binding component instance '%s' to cell '%s'113*oasys2
MSB2default:default2
LUT52default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3382default:default8@Z8-113
è
,binding component instance '%s' to cell '%s'113*oasys2
LSB2default:default2
LUT52default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3262default:default8@Z8-113
è
,binding component instance '%s' to cell '%s'113*oasys2
MSB2default:default2
LUT52default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3382default:default8@Z8-113
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized142default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized272default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized272default:default2
672default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized142default:default2
672default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
∞
%done synthesizing module '%s' (%s#%s)256*oasys2*
lead_zero_encode_shift2default:default2
682default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
1702default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized152default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized292default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized292default:default2
682default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized152default:default2
682default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized162default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized312default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized312default:default2
682default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized162default:default2
682default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized02default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
ã
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
≤
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized02default:default2
682default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
∏
%done synthesizing module '%s' (%s#%s)256*oasys2.
norm_and_round_dsp48e1_sgl2default:default2
692default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd2default:default2
1772default:default8@Z8-256
ﬂ
synthesizing module '%s'638*oasys2
flt_add_exp2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd2default:default2
2682default:default8@Z8-638
‰
synthesizing module '%s'638*oasys2"
special_detect2default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized02default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
Ó
synthesizing module '%s'638*oasys2/
carry_chain__parameterized12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
	CARRYS_FD2default:default2
FDE2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3072default:default8@Z8-113
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized172default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized172default:default2
692default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized182default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized182default:default2
692default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
£
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized12default:default2
692default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¨
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized02default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
Æ
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized02default:default2
692default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
†
%done synthesizing module '%s' (%s#%s)256*oasys2"
special_detect2default:default2
702default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-256
Í
synthesizing module '%s'638*oasys2/
floating_point_v7_0_compare2default:default2Ë
—/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare.vhd2default:default2
1612default:default8@Z8-638
‹
synthesizing module '%s'638*oasys2

compare_gt2default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-638
Ó
synthesizing module '%s'638*oasys2/
carry_chain__parameterized22default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
	CARRYS_FD2default:default2
FDE2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3072default:default8@Z8-113
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized192default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized192default:default2
702default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
£
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized22default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized22default:default2
702default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
ò
%done synthesizing module '%s' (%s#%s)256*oasys2

compare_gt2default:default2
712default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-256
¶
%done synthesizing module '%s' (%s#%s)256*oasys2/
floating_point_v7_0_compare2default:default2
722default:default2
12default:default2Ë
—/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare.vhd2default:default2
1612default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized202default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized332default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized332default:default2
722default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized202default:default2
722default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized212default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized352default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized352default:default2
722default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized212default:default2
722default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized222default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized372default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized372default:default2
722default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized222default:default2
722default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized232default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized392default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized392default:default2
722default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized232default:default2
722default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized242default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized242default:default2
722default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2/
carry_chain__parameterized32default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized252default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized412default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized412default:default2
722default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized252default:default2
722default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized32default:default2
722default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized262default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized432default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized432default:default2
722default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized262default:default2
722default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized272default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized452default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized452default:default2
722default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized272default:default2
722default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized282default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized472default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized472default:default2
722default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized282default:default2
722default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized292default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized492default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized492default:default2
722default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized292default:default2
722default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized302default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized512default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized512default:default2
722default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized302default:default2
722default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized312default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized532default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized532default:default2
722default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized312default:default2
722default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ô
0Net %s in module/entity %s does not have driver.3422*oasys2

ZERO_ALIGN2default:default2
flt_add_exp2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd2default:default2
2582default:default8@Z8-3848
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_add_exp2default:default2
732default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd2default:default2
2682default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2

flt_dec_op2default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd2default:default2
2332default:default8@Z8-638
ò
%done synthesizing module '%s' (%s#%s)256*oasys2

flt_dec_op2default:default2
742default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd2default:default2
2332default:default8@Z8-256
ú
0Net %s in module/entity %s does not have driver.3422*oasys2!
add_mant_msbs2default:default2
flt_add_dsp2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
2712default:default8@Z8-3848
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_add_dsp2default:default2
752default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
2352default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_add2default:default2
762default:default2
12default:default2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_add/flt_add.vhd2default:default2
2432default:default8@Z8-256
ò
RTL assertion: "%s"63*oasys2Ÿ
ƒ****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         2Maximum latency of core = 11AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 22default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
16902default:default8@Z8-63
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized322default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized552default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized552default:default2
762default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized322default:default2
762default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
ª
%done synthesizing module '%s' (%s#%s)256*oasys2;
'floating_point_v7_0_viv__parameterized02default:default2
772default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys27
#floating_point_v7_0__parameterized02default:default2
782default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-256
≈
%done synthesizing module '%s' (%s#%s)256*oasys2A
-vivado_activity_thread_ap_faddfsub_2_full_dsp2default:default2
792default:default2
12default:default2ˆ
ﬂ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp.vhd2default:default2
742default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2K
7vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp2default:default2
802default:default2
12default:default2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.v2default:default2
112default:default8@Z8-256
ñ
synthesizing module '%s'638*oasys2F
2vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp2default:default2˛
Á/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.v2default:default2
112default:default8@Z8-638
ˇ
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_ap_fmul_1_max_dsp2default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fmul_1_max_dsp.vhd2default:default2
722default:default8@Z8-638
Â
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
floating_point_v7_02default:default2Î
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
1082default:default2
U02default:default2'
floating_point_v7_02default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fmul_1_max_dsp.vhd2default:default2
1952default:default8@Z8-3491
˜
synthesizing module '%s'638*oasys27
#floating_point_v7_0__parameterized22default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-638
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2+
floating_point_v7_0_viv2default:default2Ô
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
2982default:default2
i_synth2default:default2+
floating_point_v7_0_viv2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2332default:default8@Z8-3491
ˇ
synthesizing module '%s'638*oasys2;
'floating_point_v7_0_viv__parameterized22default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-638
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized562default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized562default:default2
802default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
⁄
synthesizing module '%s'638*oasys2
flt_mult2default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd2default:default2
2242default:default8@Z8-638
„
synthesizing module '%s'638*oasys2
fix_mult2default:default2Ù
›/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd2default:default2
1862default:default8@Z8-638
˚
synthesizing module '%s'638*oasys2(
fix_mult_dsp48e1_sgl2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd2default:default2
1722default:default8@Z8-638
ˆ
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized332default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized582default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized582default:default2
802default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized332default:default2
802default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ã
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
≤
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized12default:default2
802default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized22default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
ã
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
≤
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized22default:default2
802default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
∑
%done synthesizing module '%s' (%s#%s)256*oasys2(
fix_mult_dsp48e1_sgl2default:default2
812default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd2default:default2
1722default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2
fix_mult2default:default2
822default:default2
12default:default2Ù
›/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd2default:default2
1862default:default8@Z8-256
‚
synthesizing module '%s'638*oasys2 
flt_mult_exp2default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd2default:default2
2252default:default8@Z8-638
Ó
synthesizing module '%s'638*oasys2/
carry_chain__parameterized42default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized342default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized602default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized602default:default2
822default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized342default:default2
822default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized42default:default2
822default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
Ù
synthesizing module '%s'638*oasys22
special_detect__parameterized02default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
Ó
synthesizing module '%s'638*oasys2/
carry_chain__parameterized52default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
£
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized52default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized52default:default2
822default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¨
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
Æ
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized12default:default2
822default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
∞
%done synthesizing module '%s' (%s#%s)256*oasys22
special_detect__parameterized02default:default2
822default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized352default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized352default:default2
822default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized362default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized362default:default2
822default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized372default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized622default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized622default:default2
822default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized372default:default2
822default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized382default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized642default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized642default:default2
822default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized382default:default2
822default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2 
flt_mult_exp2default:default2
832default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd2default:default2
2252default:default8@Z8-256
ı
synthesizing module '%s'638*oasys2"
flt_mult_round2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd2default:default2
2162default:default8@Z8-638
Ö
synthesizing module '%s'638*oasys2*
flt_round_dsp_opt_full2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
1852default:default8@Z8-638
ˆ
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized32default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized392default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized662default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized662default:default2
832default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized392default:default2
832default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized402default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized682default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized682default:default2
832default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized402default:default2
832default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ã
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
≤
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized32default:default2
832default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
¡
%done synthesizing module '%s' (%s#%s)256*oasys2*
flt_round_dsp_opt_full2default:default2
842default:default2
12default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
1852default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2"
flt_mult_round2default:default2
852default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd2default:default2
2162default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2"
flt_dec_op_lat2default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd2default:default2
2352default:default8@Z8-638
†
%done synthesizing module '%s' (%s#%s)256*oasys2"
flt_dec_op_lat2default:default2
862default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd2default:default2
2352default:default8@Z8-256
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_mult2default:default2
872default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd2default:default2
2242default:default8@Z8-256
ó
RTL assertion: "%s"63*oasys2ÿ
√****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         1Maximum latency of core = 6AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
16902default:default8@Z8-63
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized22default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized22default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
ª
%done synthesizing module '%s' (%s#%s)256*oasys2;
'floating_point_v7_0_viv__parameterized22default:default2
872default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys27
#floating_point_v7_0__parameterized22default:default2
872default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2<
(vivado_activity_thread_ap_fmul_1_max_dsp2default:default2
882default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fmul_1_max_dsp.vhd2default:default2
722default:default8@Z8-256
“
%done synthesizing module '%s' (%s#%s)256*oasys2F
2vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp2default:default2
892default:default2
12default:default2˛
Á/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.v2default:default2
112default:default8@Z8-256
à
synthesizing module '%s'638*oasys2?
+vivado_activity_thread_fdiv_32ns_32ns_32_122default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_fdiv_32ns_32ns_32_12.v2default:default2
112default:default8@Z8-638
ˇ
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_ap_fdiv_10_no_dsp2default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fdiv_10_no_dsp.vhd2default:default2
722default:default8@Z8-638
Â
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
floating_point_v7_02default:default2Î
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
1082default:default2
U02default:default2'
floating_point_v7_02default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fdiv_10_no_dsp.vhd2default:default2
1952default:default8@Z8-3491
˜
synthesizing module '%s'638*oasys27
#floating_point_v7_0__parameterized42default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-638
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2+
floating_point_v7_0_viv2default:default2Ô
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
2982default:default2
i_synth2default:default2+
floating_point_v7_0_viv2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2332default:default8@Z8-3491
ˇ
synthesizing module '%s'638*oasys2;
'floating_point_v7_0_viv__parameterized42default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-638
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized692default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized692default:default2
892default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
◊
synthesizing module '%s'638*oasys2
flt_div2default:default2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_div/flt_div.vhd2default:default2
2312default:default8@Z8-638
·
synthesizing module '%s'638*oasys2 
flt_div_mant2default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_div/flt_div_mant.vhd2default:default2
2752default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized412default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized712default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized712default:default2
892default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized412default:default2
892default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2'
flt_div_mant_addsub2default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd2default:default2
1622default:default8@Z8-638
Ó
synthesizing module '%s'638*oasys2/
carry_chain__parameterized62default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
â
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ã
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
”
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-1132default:default2
1002default:defaultZ17-14
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized422default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized732default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized732default:default2
892default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized422default:default2
892default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized62default:default2
892default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys2'
flt_div_mant_addsub2default:default2
902default:default2
12default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd2default:default2
1622default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized432default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized752default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized752default:default2
902default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized432default:default2
902default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˇ
synthesizing module '%s'638*oasys27
#flt_div_mant_addsub__parameterized02default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd2default:default2
1622default:default8@Z8-638
Ó
synthesizing module '%s'638*oasys2/
carry_chain__parameterized72default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized442default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized442default:default2
902default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized452default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized772default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized772default:default2
902default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized452default:default2
902default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized72default:default2
902default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys27
#flt_div_mant_addsub__parameterized02default:default2
902default:default2
12default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd2default:default2
1622default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized462default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized792default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized792default:default2
902default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized462default:default2
902default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2 
flt_div_mant2default:default2
912default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_div/flt_div_mant.vhd2default:default2
2752default:default8@Z8-256
ﬂ
synthesizing module '%s'638*oasys2
flt_div_exp2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_div/flt_div_exp.vhd2default:default2
2262default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized472default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized812default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized812default:default2
912default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized472default:default2
912default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ù
synthesizing module '%s'638*oasys22
special_detect__parameterized12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-638
∞
%done synthesizing module '%s' (%s#%s)256*oasys22
special_detect__parameterized12default:default2
912default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized482default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized832default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized832default:default2
912default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized482default:default2
912default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized492default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized492default:default2
912default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized502default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized502default:default2
912default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized512default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized852default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized852default:default2
912default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized512default:default2
912default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized522default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized872default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized872default:default2
912default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized522default:default2
912default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized532default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized892default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized892default:default2
912default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized532default:default2
912default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized542default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized912default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized912default:default2
912default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized542default:default2
912default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized552default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized932default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized932default:default2
912default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized552default:default2
912default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized562default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized562default:default2
912default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_div_exp2default:default2
922default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_div/flt_div_exp.vhd2default:default2
2262default:default8@Z8-256
Ù
synthesizing module '%s'638*oasys2*
renorm_and_round_logic2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-638
¿
RTL assertion: "%s"63*oasys2¸
Á******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
4102default:default8@Z8-63
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized572default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized952default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized952default:default2
922default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized572default:default2
922default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‚
synthesizing module '%s'638*oasys2!
flt_round_bit2default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_round_bit.vhd2default:default2
2192default:default8@Z8-638
Ó
synthesizing module '%s'638*oasys2/
carry_chain__parameterized82default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized582default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized582default:default2
922default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
£
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized82default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized82default:default2
922default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2!
flt_round_bit2default:default2
932default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_round_bit.vhd2default:default2
2192default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2/
carry_chain__parameterized92default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized592default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized972default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized972default:default2
932default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized592default:default2
932default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized92default:default2
932default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized102default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
´
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized102default:default2
932default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized112default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized602default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized602default:default2
932default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized112default:default2
932default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
∞
%done synthesizing module '%s' (%s#%s)256*oasys2*
renorm_and_round_logic2default:default2
942default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-256
Ù
synthesizing module '%s'638*oasys22
flt_dec_op_lat__parameterized02default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd2default:default2
2352default:default8@Z8-638
∞
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_dec_op_lat__parameterized02default:default2
942default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd2default:default2
2352default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_div2default:default2
952default:default2
12default:default2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_div/flt_div.vhd2default:default2
2312default:default8@Z8-256
ö
RTL assertion: "%s"63*oasys2€
∆****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         10Maximum latency of core = 28AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 102default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
16902default:default8@Z8-63
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized42default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized42default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
ª
%done synthesizing module '%s' (%s#%s)256*oasys2;
'floating_point_v7_0_viv__parameterized42default:default2
952default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys27
#floating_point_v7_0__parameterized42default:default2
952default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2<
(vivado_activity_thread_ap_fdiv_10_no_dsp2default:default2
962default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fdiv_10_no_dsp.vhd2default:default2
722default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+vivado_activity_thread_fdiv_32ns_32ns_32_122default:default2
972default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_fdiv_32ns_32ns_32_12.v2default:default2
112default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_fptrunc_64ns_32_32default:default2Ù
›/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_fptrunc_64ns_32_3.v2default:default2
112default:default8@Z8-638
É
synthesizing module '%s'638*oasys2>
*vivado_activity_thread_ap_fptrunc_1_no_dsp2default:default2Û
‹/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp.vhd2default:default2
702default:default8@Z8-638
Á
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
floating_point_v7_02default:default2Î
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
1082default:default2
U02default:default2'
floating_point_v7_02default:default2Û
‹/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp.vhd2default:default2
1912default:default8@Z8-3491
˜
synthesizing module '%s'638*oasys27
#floating_point_v7_0__parameterized62default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-638
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2+
floating_point_v7_0_viv2default:default2Ô
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
2982default:default2
i_synth2default:default2+
floating_point_v7_0_viv2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2332default:default8@Z8-3491
ˇ
synthesizing module '%s'638*oasys2;
'floating_point_v7_0_viv__parameterized62default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys2#
flt_to_flt_conv2default:default2˘
‚/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv.vhd2default:default2
2092default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2'
flt_to_flt_conv_exp2default:default2˝
Ê/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv_exp.vhd2default:default2
2012default:default8@Z8-638
Ù
synthesizing module '%s'638*oasys22
special_detect__parameterized22default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized22default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized122default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
§
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default20
carry_chain__parameterized122default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
´
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized122default:default2
972default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¨
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized22default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
Æ
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized22default:default2
972default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
∞
%done synthesizing module '%s' (%s#%s)256*oasys22
special_detect__parameterized22default:default2
972default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2'
flt_to_flt_conv_exp2default:default2
982default:default2
12default:default2˝
Ê/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv_exp.vhd2default:default2
2012default:default8@Z8-256
‚
synthesizing module '%s'638*oasys2!
compare_ne_im2default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1712default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized132default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized612default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized612default:default2
982default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
§
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default20
carry_chain__parameterized132default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
´
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized132default:default2
982default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
ú
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default2!
compare_ne_im2default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1662default:default8@Z8-3848
û
%done synthesizing module '%s' (%s#%s)256*oasys2!
compare_ne_im2default:default2
992default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1712default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2:
&renorm_and_round_logic__parameterized02default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-638
¿
RTL assertion: "%s"63*oasys2¸
Á******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
4102default:default8@Z8-63
Ú
synthesizing module '%s'638*oasys21
flt_round_bit__parameterized02default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_round_bit.vhd2default:default2
2192default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized142default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
§
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default20
carry_chain__parameterized142default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
´
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized142default:default2
992default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
Æ
%done synthesizing module '%s' (%s#%s)256*oasys21
flt_round_bit__parameterized02default:default2
992default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_round_bit.vhd2default:default2
2192default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2:
&renorm_and_round_logic__parameterized02default:default2
992default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-256
Ï
synthesizing module '%s'638*oasys2.
flt_dec_op__parameterized02default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd2default:default2
2332default:default8@Z8-638
®
%done synthesizing module '%s' (%s#%s)256*oasys2.
flt_dec_op__parameterized02default:default2
992default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd2default:default2
2332default:default8@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys2#
flt_to_flt_conv2default:default2
1002default:default2
12default:default2˘
‚/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv.vhd2default:default2
2092default:default8@Z8-256
ó
RTL assertion: "%s"63*oasys2ÿ
√****** INFORMATION ONLY ******C_A_WIDTH =               64C_A_FRACTION_WIDTH =      53C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         1Maximum latency of core = 3AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
16902default:default8@Z8-63
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized62default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized62default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
º
%done synthesizing module '%s' (%s#%s)256*oasys2;
'floating_point_v7_0_viv__parameterized62default:default2
1002default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys27
#floating_point_v7_0__parameterized62default:default2
1002default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2>
*vivado_activity_thread_ap_fptrunc_1_no_dsp2default:default2
1012default:default2
12default:default2Û
‹/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp.vhd2default:default2
702default:default8@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys2<
(vivado_activity_thread_fptrunc_64ns_32_32default:default2
1022default:default2
12default:default2Ù
›/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_fptrunc_64ns_32_3.v2default:default2
112default:default8@Z8-256
˛
synthesizing module '%s'638*oasys2:
&vivado_activity_thread_fpext_32ns_64_32default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_fpext_32ns_64_3.v2default:default2
112default:default8@Z8-638
ˇ
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_ap_fpext_1_no_dsp2default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fpext_1_no_dsp.vhd2default:default2
702default:default8@Z8-638
Â
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
floating_point_v7_02default:default2Î
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
1082default:default2
U02default:default2'
floating_point_v7_02default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fpext_1_no_dsp.vhd2default:default2
1912default:default8@Z8-3491
˜
synthesizing module '%s'638*oasys27
#floating_point_v7_0__parameterized82default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-638
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2+
floating_point_v7_0_viv2default:default2Ô
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
2982default:default2
i_synth2default:default2+
floating_point_v7_0_viv2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2332default:default8@Z8-3491
ˇ
synthesizing module '%s'638*oasys2;
'floating_point_v7_0_viv__parameterized82default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-638
ˇ
synthesizing module '%s'638*oasys23
flt_to_flt_conv__parameterized02default:default2˘
‚/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv.vhd2default:default2
2092default:default8@Z8-638
á
synthesizing module '%s'638*oasys27
#flt_to_flt_conv_exp__parameterized02default:default2˝
Ê/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv_exp.vhd2default:default2
2012default:default8@Z8-638
Ù
synthesizing module '%s'638*oasys22
special_detect__parameterized32default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized32default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized152default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
§
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default20
carry_chain__parameterized152default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
¨
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized152default:default2
1022default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¨
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized32default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
Ø
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized32default:default2
1022default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys22
special_detect__parameterized32default:default2
1022default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys27
#flt_to_flt_conv_exp__parameterized02default:default2
1022default:default2
12default:default2˝
Ê/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv_exp.vhd2default:default2
2012default:default8@Z8-256
Ï
synthesizing module '%s'638*oasys2.
flt_dec_op__parameterized12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd2default:default2
2332default:default8@Z8-638
©
%done synthesizing module '%s' (%s#%s)256*oasys2.
flt_dec_op__parameterized12default:default2
1022default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd2default:default2
2332default:default8@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys23
flt_to_flt_conv__parameterized02default:default2
1022default:default2
12default:default2˘
‚/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv.vhd2default:default2
2092default:default8@Z8-256
ó
RTL assertion: "%s"63*oasys2ÿ
√****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          64C_RESULT_FRACTION_WIDTH = 53Latency of core =         1Maximum latency of core = 2AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
16902default:default8@Z8-63
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized622default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized992default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Æ
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized992default:default2
1022default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized622default:default2
1022default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized82default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized82default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
º
%done synthesizing module '%s' (%s#%s)256*oasys2;
'floating_point_v7_0_viv__parameterized82default:default2
1022default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys27
#floating_point_v7_0__parameterized82default:default2
1022default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2<
(vivado_activity_thread_ap_fpext_1_no_dsp2default:default2
1032default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fpext_1_no_dsp.vhd2default:default2
702default:default8@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2:
&vivado_activity_thread_fpext_32ns_64_32default:default2
1042default:default2
12default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_fpext_32ns_64_3.v2default:default2
112default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2=
)vivado_activity_thread_fcmp_32ns_32ns_1_32default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_fcmp_32ns_32ns_1_3.v2default:default2
112default:default8@Z8-638
˝
synthesizing module '%s'638*oasys2;
'vivado_activity_thread_ap_fcmp_1_no_dsp2default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fcmp_1_no_dsp.vhd2default:default2
742default:default8@Z8-638
‰
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
floating_point_v7_02default:default2Î
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
1082default:default2
U02default:default2'
floating_point_v7_02default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fcmp_1_no_dsp.vhd2default:default2
1992default:default8@Z8-3491
¯
synthesizing module '%s'638*oasys28
$floating_point_v7_0__parameterized102default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-638
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2+
floating_point_v7_0_viv2default:default2Ô
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
2982default:default2
i_synth2default:default2+
floating_point_v7_0_viv2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2332default:default8@Z8-3491
Ä
synthesizing module '%s'638*oasys2<
(floating_point_v7_0_viv__parameterized102default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-638
÷
synthesizing module '%s'638*oasys2
fp_cmp2default:default2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_cmp/flt_cmp.vhd2default:default2
2262default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized42default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized162default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
§
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default20
carry_chain__parameterized162default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
¨
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized162default:default2
1042default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¨
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized42default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
Ø
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized42default:default2
1042default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
Ú
synthesizing module '%s'638*oasys21
compare_ne_im__parameterized02default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1712default:default8@Z8-638
¨
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_ne_im__parameterized02default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1662default:default8@Z8-3848
Ø
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_ne_im__parameterized02default:default2
1042default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1712default:default8@Z8-256
Ú
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized52default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized172default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized632default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized632default:default2
1042default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
§
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default20
carry_chain__parameterized172default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
¨
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized172default:default2
1042default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¨
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized52default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
Ø
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized52default:default2
1042default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2

compare_eq2default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq.vhd2default:default2
1592default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized182default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized642default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1012default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1012default:default2
1042default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized642default:default2
1042default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
§
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default20
carry_chain__parameterized182default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
¨
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized182default:default2
1042default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys2

compare_eq2default:default2
1052default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq.vhd2default:default2
1592default:default8@Z8-256
Ï
synthesizing module '%s'638*oasys2.
compare_gt__parameterized02default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized192default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
§
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default20
carry_chain__parameterized192default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
¨
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized192default:default2
1052default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2.
compare_gt__parameterized02default:default2
1052default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2
fp_cmp2default:default2
1062default:default2
12default:default2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_cmp/flt_cmp.vhd2default:default2
2262default:default8@Z8-256
ï
RTL assertion: "%s"63*oasys2÷
¡****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          1C_RESULT_FRACTION_WIDTH = 0Latency of core =         1Maximum latency of core = 2AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
16902default:default8@Z8-63
À
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2<
(floating_point_v7_0_viv__parameterized102default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
À
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2<
(floating_point_v7_0_viv__parameterized102default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2<
(floating_point_v7_0_viv__parameterized102default:default2
1062default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys28
$floating_point_v7_0__parameterized102default:default2
1062default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-256
∫
%done synthesizing module '%s' (%s#%s)256*oasys2;
'vivado_activity_thread_ap_fcmp_1_no_dsp2default:default2
1072default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_fcmp_1_no_dsp.vhd2default:default2
742default:default8@Z8-256
Ω
0Net %s in module/entity %s does not have driver.3422*oasys2
	op_tvalid2default:default2=
)vivado_activity_thread_fcmp_32ns_32ns_1_32default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_fcmp_32ns_32ns_1_3.v2default:default2
532default:default8@Z8-3848
¡
%done synthesizing module '%s' (%s#%s)256*oasys2=
)vivado_activity_thread_fcmp_32ns_32ns_1_32default:default2
1082default:default2
12default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_fcmp_32ns_32ns_1_3.v2default:default2
112default:default8@Z8-256
ñ
synthesizing module '%s'638*oasys2F
2vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp2default:default2˛
Á/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.v2default:default2
112default:default8@Z8-638
ˇ
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_ap_dmul_3_max_dsp2default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_dmul_3_max_dsp.vhd2default:default2
722default:default8@Z8-638
Â
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
floating_point_v7_02default:default2Î
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
1082default:default2
U02default:default2'
floating_point_v7_02default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_dmul_3_max_dsp.vhd2default:default2
1952default:default8@Z8-3491
¯
synthesizing module '%s'638*oasys28
$floating_point_v7_0__parameterized122default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-638
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2+
floating_point_v7_0_viv2default:default2Ô
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
2982default:default2
i_synth2default:default2+
floating_point_v7_0_viv2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2332default:default8@Z8-3491
Ä
synthesizing module '%s'638*oasys2<
(floating_point_v7_0_viv__parameterized122default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1022default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1022default:default2
1082default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Í
synthesizing module '%s'638*oasys2,
flt_mult__parameterized02default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd2default:default2
2242default:default8@Z8-638
Û
synthesizing module '%s'638*oasys2,
fix_mult__parameterized02default:default2Ù
›/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd2default:default2
1862default:default8@Z8-638
˚
synthesizing module '%s'638*oasys2(
fix_mult_dsp48e1_dbl2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_dbl.vhd2default:default2
1762default:default8@Z8-638
ˆ
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized42default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
≥
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized42default:default2
1082default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized52default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
≥
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized52default:default2
1082default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized62default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
≥
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized62default:default2
1082default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized72default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized652default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1042default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1042default:default2
1082default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized652default:default2
1082default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized72default:default2
1082default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized82default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
≥
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized82default:default2
1082default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized92default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
≥
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized92default:default2
1082default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
˜
synthesizing module '%s'638*oasys24
 dsp48e1_wrapper__parameterized102default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
¥
%done synthesizing module '%s' (%s#%s)256*oasys24
 dsp48e1_wrapper__parameterized102default:default2
1082default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized662default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1062default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1062default:default2
1082default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized662default:default2
1082default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys24
 dsp48e1_wrapper__parameterized112default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
¥
%done synthesizing module '%s' (%s#%s)256*oasys24
 dsp48e1_wrapper__parameterized112default:default2
1082default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
˜
synthesizing module '%s'638*oasys24
 dsp48e1_wrapper__parameterized122default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
¥
%done synthesizing module '%s' (%s#%s)256*oasys24
 dsp48e1_wrapper__parameterized122default:default2
1082default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
∏
%done synthesizing module '%s' (%s#%s)256*oasys2(
fix_mult_dsp48e1_dbl2default:default2
1092default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_dbl.vhd2default:default2
1762default:default8@Z8-256
∞
%done synthesizing module '%s' (%s#%s)256*oasys2,
fix_mult__parameterized02default:default2
1092default:default2
12default:default2Ù
›/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd2default:default2
1862default:default8@Z8-256
Ú
synthesizing module '%s'638*oasys20
flt_mult_exp__parameterized02default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd2default:default2
2252default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized202default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized672default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1082default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1082default:default2
1092default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized672default:default2
1092default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized202default:default2
1092default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
Ù
synthesizing module '%s'638*oasys22
special_detect__parameterized42default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized62default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized212default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
§
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default20
carry_chain__parameterized212default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
¨
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized212default:default2
1092default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¨
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized62default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
Ø
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized62default:default2
1092default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys22
special_detect__parameterized42default:default2
1092default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized682default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1102default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1102default:default2
1092default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized682default:default2
1092default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized692default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1122default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1122default:default2
1092default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized692default:default2
1092default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized702default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1142default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1142default:default2
1092default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized702default:default2
1092default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized712default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1162default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1162default:default2
1092default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized712default:default2
1092default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized722default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1182default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1182default:default2
1092default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized722default:default2
1092default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ø
%done synthesizing module '%s' (%s#%s)256*oasys20
flt_mult_exp__parameterized02default:default2
1092default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd2default:default2
2252default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys22
flt_mult_round__parameterized02default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd2default:default2
2162default:default8@Z8-638
Ñ
synthesizing module '%s'638*oasys2:
&renorm_and_round_logic__parameterized12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized732default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1202default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1202default:default2
1092default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized732default:default2
1092default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized742default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1222default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1222default:default2
1092default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized742default:default2
1092default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized752default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1242default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1242default:default2
1092default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized752default:default2
1092default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¿
RTL assertion: "%s"63*oasys2¸
Á******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
4102default:default8@Z8-63
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized762default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized762default:default2
1092default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys24
 dsp48e1_wrapper__parameterized132default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
¥
%done synthesizing module '%s' (%s#%s)256*oasys24
 dsp48e1_wrapper__parameterized132default:default2
1092default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized222default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized772default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized772default:default2
1092default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized222default:default2
1092default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¡
%done synthesizing module '%s' (%s#%s)256*oasys2:
&renorm_and_round_logic__parameterized12default:default2
1092default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_mult_round__parameterized02default:default2
1092default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd2default:default2
2162default:default8@Z8-256
Ù
synthesizing module '%s'638*oasys22
flt_dec_op_lat__parameterized12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd2default:default2
2352default:default8@Z8-638
±
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_dec_op_lat__parameterized12default:default2
1092default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd2default:default2
2352default:default8@Z8-256
ß
%done synthesizing module '%s' (%s#%s)256*oasys2,
flt_mult__parameterized02default:default2
1092default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd2default:default2
2242default:default8@Z8-256
ò
RTL assertion: "%s"63*oasys2Ÿ
ƒ****** INFORMATION ONLY ******C_A_WIDTH =               64C_A_FRACTION_WIDTH =      53C_RESULT_WIDTH =          64C_RESULT_FRACTION_WIDTH = 53Latency of core =         3Maximum latency of core = 16AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 32default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
16902default:default8@Z8-63
À
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2<
(floating_point_v7_0_viv__parameterized122default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
À
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2<
(floating_point_v7_0_viv__parameterized122default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2<
(floating_point_v7_0_viv__parameterized122default:default2
1092default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys28
$floating_point_v7_0__parameterized122default:default2
1092default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2<
(vivado_activity_thread_ap_dmul_3_max_dsp2default:default2
1102default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_dmul_3_max_dsp.vhd2default:default2
722default:default8@Z8-256
”
%done synthesizing module '%s' (%s#%s)256*oasys2F
2vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp2default:default2
1112default:default2
12default:default2˛
Á/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.v2default:default2
112default:default8@Z8-256
ö
synthesizing module '%s'638*oasys2H
4vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.v2default:default2
112default:default8@Z8-638
É
synthesizing module '%s'638*oasys2>
*vivado_activity_thread_ap_dexp_13_full_dsp2default:default2Û
‹/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_dexp_13_full_dsp.vhd2default:default2
702default:default8@Z8-638
Á
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
floating_point_v7_02default:default2Î
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
1082default:default2
U02default:default2'
floating_point_v7_02default:default2Û
‹/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_dexp_13_full_dsp.vhd2default:default2
1912default:default8@Z8-3491
¯
synthesizing module '%s'638*oasys28
$floating_point_v7_0__parameterized142default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-638
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2+
floating_point_v7_0_viv2default:default2Ô
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
2982default:default2
i_synth2default:default2+
floating_point_v7_0_viv2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2332default:default8@Z8-3491
Ä
synthesizing module '%s'638*oasys2<
(floating_point_v7_0_viv__parameterized142default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1252default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1252default:default2
1112default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
◊
synthesizing module '%s'638*oasys2
flt_exp2default:default2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd2default:default2
1832default:default8@Z8-638
ƒ
null assignment ignored3449*oasys2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd2default:default2
88752default:default8@Z8-3919
Ô
synthesizing module '%s'638*oasys2'
flt_exp_specialcase2default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_specialcase.vhd2default:default2
2082default:default8@Z8-638
Ù
synthesizing module '%s'638*oasys22
special_detect__parameterized52default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-638
±
%done synthesizing module '%s' (%s#%s)256*oasys22
special_detect__parameterized52default:default2
1112default:default2
12default:default2Ô
ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-256
Ï
synthesizing module '%s'638*oasys2.
compare_gt__parameterized12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized232default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized782default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1272default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1272default:default2
1112default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized782default:default2
1112default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized792default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1292default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1292default:default2
1112default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized792default:default2
1112default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
§
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default20
carry_chain__parameterized232default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
¨
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized232default:default2
1112default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2.
compare_gt__parameterized12default:default2
1112default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized802default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2Â
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-34912default:default2
1002default:defaultZ17-14
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1312default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1312default:default2
1112default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized802default:default2
1112default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized812default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1332default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1332default:default2
1112default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized812default:default2
1112default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys2'
flt_exp_specialcase2default:default2
1122default:default2
12default:default2ı
ﬁ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_specialcase.vhd2default:default2
2082default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2#
flt_to_fix_conv2default:default2˘
‚/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_to_fix_conv/flt_to_fix_conv.vhd2default:default2
2342default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized822default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1352default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1352default:default2
1122default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized822default:default2
1122default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2
delay_s2default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
2342default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized832default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized832default:default2
1122default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ë
%done synthesizing module '%s' (%s#%s)256*oasys2
delay_s2default:default2
1132default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
2342default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2+
delay_s__parameterized02default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
2342default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized842default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized842default:default2
1132default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
°
%done synthesizing module '%s' (%s#%s)256*oasys2+
delay_s__parameterized02default:default2
1132default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
2342default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2 
zero_det_sel2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/zero_det_sel.vhd2default:default2
2202default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized72default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized242default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized852default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized852default:default2
1132default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
§
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default20
carry_chain__parameterized242default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
¨
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized242default:default2
1132default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
Ø
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized72default:default2
1132default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2 
zero_det_sel2default:default2
1142default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/zero_det_sel.vhd2default:default2
2202default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2#
shift_msb_first2default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/shift_msb_first.vhd2default:default2
1882default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized862default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1372default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1372default:default2
1142default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized862default:default2
1142default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized872default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1392default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1392default:default2
1142default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized872default:default2
1142default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2#
shift_msb_first2default:default2
1152default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/shift_msb_first.vhd2default:default2
1882default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized252default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized882default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1412default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1412default:default2
1152default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized882default:default2
1152default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized252default:default2
1152default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys2#
flt_to_fix_conv2default:default2
1162default:default2
12default:default2˘
‚/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_to_fix_conv/flt_to_fix_conv.vhd2default:default2
2342default:default8@Z8-256
ﬂ
synthesizing module '%s'638*oasys2
flt_exp_ccm2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
1412default:default8@Z8-638
Â
synthesizing module '%s'638*oasys2"
flt_log_addsub2default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys24
 dsp48e1_wrapper__parameterized142default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
¥
%done synthesizing module '%s' (%s#%s)256*oasys24
 dsp48e1_wrapper__parameterized142default:default2
1162default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2"
flt_log_addsub2default:default2
1172default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
ı
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized02default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys24
 dsp48e1_wrapper__parameterized152default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
¥
%done synthesizing module '%s' (%s#%s)256*oasys24
 dsp48e1_wrapper__parameterized152default:default2
1172default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized02default:default2
1172default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized892default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1432default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1432default:default2
1172default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized892default:default2
1172default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ø
null assignment ignored3449*oasys2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
2952default:default8@Z8-3919
ı
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys24
 dsp48e1_wrapper__parameterized162default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
¥
%done synthesizing module '%s' (%s#%s)256*oasys24
 dsp48e1_wrapper__parameterized162default:default2
1172default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized12default:default2
1172default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_exp_ccm2default:default2
1182default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
1412default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2/
flt_exp_ccm__parameterized02default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
1412default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized902default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized902default:default2
1182default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ı
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized22default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
≤
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized22default:default2
1182default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
ø
null assignment ignored3449*oasys2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
2952default:default8@Z8-3919
ı
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized32default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized912default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1452default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1452default:default2
1182default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized912default:default2
1182default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized32default:default2
1182default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys2/
flt_exp_ccm__parameterized02default:default2
1182default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd2default:default2
1412default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized922default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1472default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1472default:default2
1182default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized922default:default2
1182default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ª
null assignment ignored3449*oasys2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd2default:default2
4702default:default8@Z8-3919
ı
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized42default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
≤
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized42default:default2
1182default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
ﬂ
synthesizing module '%s'638*oasys2
flt_exp_e2A2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd2default:default2
1322default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized932default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1492default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1492default:default2
1182default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized932default:default2
1182default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ø
null assignment ignored3449*oasys2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd2default:default2
2502default:default8@Z8-3919
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_exp_e2A2default:default2
1192default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd2default:default2
1322default:default8@Z8-256
Á
synthesizing module '%s'638*oasys2#
flt_exp_e2zmzm12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd2default:default2
1382default:default8@Z8-638
Á
synthesizing module '%s'638*oasys2#
flt_exp_dp_poly2default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
1872default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized942default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1512default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1512default:default2
1192default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized942default:default2
1192default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ÿ
default block is never used226*oasys2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/floating_point_v7_0_exp_table_pkg.vhd2default:default2
36332default:default8@Z8-226
ÿ
default block is never used226*oasys2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/floating_point_v7_0_exp_table_pkg.vhd2default:default2
25512default:default8@Z8-226
ÿ
default block is never used226*oasys2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/floating_point_v7_0_exp_table_pkg.vhd2default:default2
30922default:default8@Z8-226
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized952default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1532default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1532default:default2
1192default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized952default:default2
1192default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2
multadd2default:default2Ë
—/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/multadd.vhd2default:default2
1912default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized962default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1552default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1552default:default2
1192default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized962default:default2
1192default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¬
synthesizing module '%s'638*oasys2
dsp2default:default2ÿ
¡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-638
Œ
synthesizing module '%s'638*oasys2
	op_resize2default:default2ﬁ
«/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-638
ã
%done synthesizing module '%s' (%s#%s)256*oasys2
	op_resize2default:default2
1202default:default2
12default:default2ﬁ
«/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-256
–
synthesizing module '%s'638*oasys2

delay_line2default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
ç
%done synthesizing module '%s' (%s#%s)256*oasys2

delay_line2default:default2
1212default:default2
12default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
´
null assignment ignored3449*oasys2ÿ
¡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/dsp.vhd2default:default2
11072default:default8@Z8-3919
‡
synthesizing module '%s'638*oasys2.
delay_line__parameterized02default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized02default:default2
1212default:default2
12default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2.
delay_line__parameterized12default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized12default:default2
1212default:default2
12default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2.
delay_line__parameterized22default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized22default:default2
1212default:default2
12default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2.
delay_line__parameterized32default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized32default:default2
1212default:default2
12default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2
dsp2default:default2
1222default:default2
12default:default2ÿ
¡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized972default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1572default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1572default:default2
1222default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized972default:default2
1222default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized982default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1592default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1592default:default2
1222default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized982default:default2
1222default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized992default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1612default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1612default:default2
1222default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized992default:default2
1222default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1002default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1632default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1632default:default2
1222default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1002default:default2
1222default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2
multadd2default:default2
1232default:default2
12default:default2Ë
—/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/multadd.vhd2default:default2
1912default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2+
multadd__parameterized02default:default2Ë
—/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/multadd.vhd2default:default2
1912default:default8@Z8-638
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1012default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1652default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1652default:default2
1232default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1012default:default2
1232default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
“
synthesizing module '%s'638*oasys2'
dsp__parameterized02default:default2ÿ
¡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-638
ﬁ
synthesizing module '%s'638*oasys2-
op_resize__parameterized02default:default2ﬁ
«/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2-
op_resize__parameterized02default:default2
1232default:default2
12default:default2ﬁ
«/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2.
delay_line__parameterized42default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized42default:default2
1232default:default2
12default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2.
delay_line__parameterized52default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized52default:default2
1232default:default2
12default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2.
delay_line__parameterized62default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized62default:default2
1232default:default2
12default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
è
%done synthesizing module '%s' (%s#%s)256*oasys2'
dsp__parameterized02default:default2
1232default:default2
12default:default2ÿ
¡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1022default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1672default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1672default:default2
1232default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1022default:default2
1232default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1032default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1692default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1692default:default2
1232default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1032default:default2
1232default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1042default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1042default:default2
1232default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1052default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1712default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1712default:default2
1232default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1052default:default2
1232default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2+
multadd__parameterized02default:default2
1232default:default2
12default:default2Ë
—/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/multadd.vhd2default:default2
1912default:default8@Z8-256
§
%done synthesizing module '%s' (%s#%s)256*oasys2#
flt_exp_dp_poly2default:default2
1242default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd2default:default2
1872default:default8@Z8-256
§
%done synthesizing module '%s' (%s#%s)256*oasys2#
flt_exp_e2zmzm12default:default2
1252default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd2default:default2
1382default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1062default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1732default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1732default:default2
1252default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1062default:default2
1252default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ı
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized52default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
≤
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized52default:default2
1252default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1072default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1752default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1752default:default2
1252default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1072default:default2
1252default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2+
multadd__parameterized12default:default2Ë
—/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/multadd.vhd2default:default2
1912default:default8@Z8-638
“
synthesizing module '%s'638*oasys2'
dsp__parameterized12default:default2ÿ
¡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-638
ﬁ
synthesizing module '%s'638*oasys2-
op_resize__parameterized12default:default2ﬁ
«/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2-
op_resize__parameterized12default:default2
1252default:default2
12default:default2ﬁ
«/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2.
delay_line__parameterized72default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized72default:default2
1252default:default2
12default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2.
delay_line__parameterized82default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized82default:default2
1252default:default2
12default:default2ﬂ
»/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
è
%done synthesizing module '%s' (%s#%s)256*oasys2'
dsp__parameterized12default:default2
1252default:default2
12default:default2ÿ
¡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1082default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1772default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1772default:default2
1252default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1082default:default2
1252default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1092default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1792default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1792default:default2
1252default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1092default:default2
1252default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1102default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1812default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1812default:default2
1252default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1102default:default2
1252default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2+
multadd__parameterized12default:default2
1252default:default2
12default:default2Ë
—/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/multadd.vhd2default:default2
1912default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1112default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1832default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1832default:default2
1252default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1112default:default2
1252default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1122default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1852default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1852default:default2
1252default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1122default:default2
1252default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2:
&renorm_and_round_logic__parameterized22default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-638
¿
RTL assertion: "%s"63*oasys2¸
Á******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************2default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
4102default:default8@Z8-63
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized262default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
¨
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized262default:default2
1252default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¡
%done synthesizing module '%s' (%s#%s)256*oasys2:
&renorm_and_round_logic__parameterized22default:default2
1252default:default2
12default:default2˜
‡/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-256
ı
synthesizing module '%s'638*oasys22
flt_log_addsub__parameterized62default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-638
à
&Detected and applied attribute %s = %s3620*oasys2
	use_dsp482default:default2
no2default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
2122default:default8@Z8-4472
≤
%done synthesizing module '%s' (%s#%s)256*oasys22
flt_log_addsub__parameterized62default:default2
1252default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd2default:default2
1482default:default8@Z8-256
Ú
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized82default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
¨
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized82default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
Ø
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized82default:default2
1252default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
Ú
synthesizing module '%s'638*oasys21
compare_ne_im__parameterized12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1712default:default8@Z8-638
¨
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_ne_im__parameterized12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1662default:default8@Z8-3848
Ø
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_ne_im__parameterized12default:default2
1252default:default2
12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd2default:default2
1712default:default8@Z8-256
Ï
synthesizing module '%s'638*oasys2.
compare_gt__parameterized22default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-638
Ô
synthesizing module '%s'638*oasys20
carry_chain__parameterized272default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
§
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default20
carry_chain__parameterized272default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
¨
%done synthesizing module '%s' (%s#%s)256*oasys20
carry_chain__parameterized272default:default2
1252default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2.
compare_gt__parameterized22default:default2
1252default:default2
12default:default2Î
‘/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-256
Â
synthesizing module '%s'638*oasys2"
flt_exp_recomb2default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_recomb.vhd2default:default2
1412default:default8@Z8-638
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1132default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1872default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1872default:default2
1252default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1132default:default2
1252default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2?
+floating_point_v7_0_delay__parameterized1142default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1892default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1892default:default2
1252default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+floating_point_v7_0_delay__parameterized1142default:default2
1252default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2"
flt_exp_recomb2default:default2
1262default:default2
12default:default2
Ÿ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_recomb.vhd2default:default2
1412default:default8@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_exp2default:default2
1272default:default2
12default:default2È
“/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd2default:default2
1832default:default8@Z8-256
ö
RTL assertion: "%s"63*oasys2€
∆****** INFORMATION ONLY ******C_A_WIDTH =               64C_A_FRACTION_WIDTH =      53C_RESULT_WIDTH =          64C_RESULT_FRACTION_WIDTH = 53Latency of core =         13Maximum latency of core = 56AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 132default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
16902default:default8@Z8-63
À
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2<
(floating_point_v7_0_viv__parameterized142default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
À
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2<
(floating_point_v7_0_viv__parameterized142default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2<
(floating_point_v7_0_viv__parameterized142default:default2
1272default:default2
12default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys28
$floating_point_v7_0__parameterized142default:default2
1272default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2>
*vivado_activity_thread_ap_dexp_13_full_dsp2default:default2
1282default:default2
12default:default2Û
‹/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/ip/vivado_activity_thread_ap_dexp_13_full_dsp.vhd2default:default2
702default:default8@Z8-256
◊
%done synthesizing module '%s' (%s#%s)256*oasys2H
4vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp2default:default2
1292default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.v2default:default2
112default:default8@Z8-256
õ
%done synthesizing module '%s' (%s#%s)256*oasys2*
vivado_activity_thread2default:default2
1302default:default2
12default:default2‚
À/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread.v2default:default2
122default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2/
vivado_activity_thread_a_if2default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
102default:default8@Z8-638
˚
synthesizing module '%s'638*oasys2A
-vivado_activity_thread_a_request_preprocessor2default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
2212default:default8@Z8-638
Ï
synthesizing module '%s'638*oasys21
vivado_activity_thread_a_fifo2default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
12672default:default8@Z8-638
©
%done synthesizing module '%s' (%s#%s)256*oasys21
vivado_activity_thread_a_fifo2default:default2
1312default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
12672default:default8@Z8-256
∏
%done synthesizing module '%s' (%s#%s)256*oasys2A
-vivado_activity_thread_a_request_preprocessor2default:default2
1322default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
2212default:default8@Z8-256
Ï
synthesizing module '%s'638*oasys22
vivado_activity_thread_a_write2default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
3342default:default8@Z8-638
©
%done synthesizing module '%s' (%s#%s)256*oasys22
vivado_activity_thread_a_write2default:default2
1332default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
3342default:default8@Z8-256
Î
synthesizing module '%s'638*oasys21
vivado_activity_thread_a_read2default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
7222default:default8@Z8-638
ˆ
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_a_read_data_align2default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
9592default:default8@Z8-638
Ò
synthesizing module '%s'638*oasys26
"vivado_activity_thread_a_reg_slice2default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
13392default:default8@Z8-638
Æ
%done synthesizing module '%s' (%s#%s)256*oasys26
"vivado_activity_thread_a_reg_slice2default:default2
1342default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
13392default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2A
-vivado_activity_thread_a_fifo__parameterized02default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
12672default:default8@Z8-638
π
%done synthesizing module '%s' (%s#%s)256*oasys2A
-vivado_activity_thread_a_fifo__parameterized02default:default2
1342default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
12672default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2<
(vivado_activity_thread_a_read_data_align2default:default2
1352default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
9592default:default8@Z8-256
®
%done synthesizing module '%s' (%s#%s)256*oasys21
vivado_activity_thread_a_read2default:default2
1362default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
7222default:default8@Z8-256
•
%done synthesizing module '%s' (%s#%s)256*oasys2/
vivado_activity_thread_a_if2default:default2
1372default:default2
12default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
102default:default8@Z8-256
Û
synthesizing module '%s'638*oasys25
!vivado_activity_thread_CORE_IO_if2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_CORE_IO_if.v2default:default2
92default:default8@Z8-638
”
-case statement is not full and has no default155*oasys2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_CORE_IO_if.v2default:default2
3702default:default8@Z8-155
∞
%done synthesizing module '%s' (%s#%s)256*oasys25
!vivado_activity_thread_CORE_IO_if2default:default2
1382default:default2
12default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_CORE_IO_if.v2default:default2
92default:default8@Z8-256
Ú
synthesizing module '%s'638*oasys24
 vivado_activity_thread_ap_rst_if2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_ap_rst_if.v2default:default2
102default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys24
 vivado_activity_thread_ap_rst_if2default:default2
1392default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_ap_rst_if.v2default:default2
102default:default8@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2.
vivado_activity_thread_top2default:default2
1402default:default2
12default:default2Ê
œ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_top.v2default:default2
92default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2:
&zynq_system_vivado_activity_thread_0_02default:default2
1412default:default2
12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/synth/zynq_system_vivado_activity_thread_0_0.v2default:default2
562default:default8@Z8-256
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2,
vivado_activity_thread_02default:default2:
&zynq_system_vivado_activity_thread_0_02default:default2
572default:default2
562default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
11632default:default8@Z8-350
‘
%done synthesizing module '%s' (%s#%s)256*oasys2
zynq_system2default:default2
1422default:default2
12default:default2•
é/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v2default:default2
6992default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2'
zynq_system_wrapper2default:default2
1432default:default2
12default:default2≠
ñ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system_wrapper.v2default:default2
32default:default8@Z8-256
ù
%s*synth2ç
yFinished RTL Elaboration : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 1000.246 ; gain = 376.984
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
Ñ
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[15]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
Ñ
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[14]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
Ñ
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[13]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
Ñ
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[12]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
Ñ
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[11]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
Ñ
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[10]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[9]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[8]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[7]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[6]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[5]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[6]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[5]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
EXP2default:default2$
ADD_MANT_MSBS[1]2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
4002default:default8@Z8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
EXP2default:default2$
ADD_MANT_MSBS[0]2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
4002default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
¢
'tying undriven pin %s:%s to constant 0
3295*oasys2
MANT_DEL2default:default2
D[0]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
3512default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[31]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[30]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[29]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[28]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[27]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[26]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[25]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[24]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[23]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[22]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[21]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[20]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[19]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[18]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[17]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[16]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[15]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[14]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[13]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[12]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[11]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
æ
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[10]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
Ω
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[9]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
Ω
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[8]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
Ω
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[6]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
Ω
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[5]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
Ω
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[4]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
Ω
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[3]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
Ω
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[2]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
Ω
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[1]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
Ω
'tying undriven pin %s:%s to constant 0
3295*oasys24
 \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD 2default:default2
C_IN[0]2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
2592default:default8@Z8-3295
¢
'tying undriven pin %s:%s to constant 0
3295*oasys28
$\CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL 2default:default2
D[0]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3752default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[8]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[7]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[6]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[5]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
Ñ
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[10]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[9]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[8]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[7]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[6]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[5]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
É
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-32952default:default2
1002default:defaultZ17-14
]
-Analyzing %s Unisim elements for replacement
17*netlist2
562default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
≠
Loading clock regions from %s
13*device2v
b/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml2default:defaultZ21-13
Æ
Loading clock buffers from %s
11*device2w
c/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml2default:defaultZ21-11
Æ
&Loading clock placement rules from %s
318*place2n
Z/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
¨
)Loading package pin functions from %s...
17*device2j
V/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
™
Loading package from %s
16*device2y
e/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml2default:defaultZ21-16
°
Loading io standards from %s
15*device2k
W/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
ô
ôCould not create '%s' constraint because cell '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved inside the database.
527*constraints2
FAST2default:default2ˇ
Ëzynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_U/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp_U1/vivado_activity_thread_ap_faddfsub_2_full_dsp_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP	2default:default2
FAST2default:default2
Vivado2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd2default:default2
4692default:default8@Z18-549
˜
ôCould not create '%s' constraint because cell '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved inside the database.
527*constraints2
FAST2default:default2›
∆zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_U/vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A	2default:default2
FAST2default:default2
Vivado2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_div/flt_div_exp.vhd2default:default2
3442default:default8@Z18-549
˜
ôCould not create '%s' constraint because cell '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved inside the database.
527*constraints2
FAST2default:default2›
∆zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_U/vivado_activity_thread_fdiv_32ns_32ns_32_12_U3/vivado_activity_thread_ap_fdiv_10_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B	2default:default2
FAST2default:default2
Vivado2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_div/flt_div_exp.vhd2default:default2
3592default:default8@Z18-549
5

Processing XDC Constraints
244*projectZ1-262
‡
$Parsing XDC File [%s] for cell '%s'
848*designutils2ﬁ
…/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc2default:default2;
'zynq_system_i/processing_system7_0/inst2default:defaultZ20-848
È
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ﬁ
…/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc2default:default2;
'zynq_system_i/processing_system7_0/inst2default:defaultZ20-847
˝
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2ﬁ
…/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc2default:default2¶
ë/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.runs/synth_1/.Xil/zynq_system_wrapper_propImpl.xdc2default:defaultZ1-236
¯
$Parsing XDC File [%s] for cell '%s'
848*designutils2
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/zynq_system_rst_processing_system7_0_50M_0.xdc2default:default2A
-zynq_system_i/rst_processing_system7_0_50M/U02default:defaultZ20-848
Å
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/zynq_system_rst_processing_system7_0_50M_0.xdc2default:default2A
-zynq_system_i/rst_processing_system7_0_50M/U02default:defaultZ20-847
˛
$Parsing XDC File [%s] for cell '%s'
848*designutils2ˆ
·/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/zynq_system_rst_processing_system7_0_50M_0_board.xdc2default:default2A
-zynq_system_i/rst_processing_system7_0_50M/U02default:defaultZ20-848
á
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ˆ
·/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/zynq_system_rst_processing_system7_0_50M_0_board.xdc2default:default2A
-zynq_system_i/rst_processing_system7_0_50M/U02default:defaultZ20-847
≈
Parsing XDC File [%s]
179*designutils2é
z/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.runs/synth_1/dont_touch.xdc2default:defaultZ20-179
Œ
Finished Parsing XDC File [%s]
178*designutils2é
z/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.runs/synth_1/dont_touch.xdc2default:defaultZ20-178
≠
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2é
z/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.runs/synth_1/dont_touch.xdc2default:default2¶
ë/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.runs/synth_1/.Xil/zynq_system_wrapper_propImpl.xdc2default:defaultZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
∑
!Unisim Transformation Summary:
%s111*project2{
g  A total of 14 instances were transformed.
  FDE => FDRE: 13 instances
  SRL16 => SRL16E: 1 instances
2default:defaultZ1-111
∂
%s*synth2¶
ëFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 1350.477 ; gain = 727.215
2default:default
û
%s*synth2é
zFinished RTL Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 1350.477 ; gain = 727.215
2default:default
ë
merging register '%s' into '%s'3619*oasys2"
seq_cnt_en_reg2default:default2 
from_sys_reg2default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd2default:default2
2222default:default8@Z8-4471
å
%s*synth2}
iAttribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
2default:default
å
%s*synth2}
iAttribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
2default:default
å
%s*synth2}
iAttribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
2default:default
å
%s*synth2}
iAttribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
2default:default
å
%s*synth2}
iAttribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
2default:default
å
%s*synth2}
iAttribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
2default:default
ô
3inferred FSM for state register '%s' in module '%s'802*oasys2!
ap_CS_fsm_reg2default:default2*
vivado_activity_thread2default:defaultZ8-802
∫
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Á
–/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/hdl/verilog/vivado_activity_thread_a_if.v2default:default2
5212default:default8@Z8-3537
ù
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default22
vivado_activity_thread_a_write2default:defaultZ8-802
ú
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default21
vivado_activity_thread_a_read2default:defaultZ8-802
√
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_EN2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2102default:default8@Z8-3848
√
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_ER2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2112default:default8@Z8-3848
¡
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET0_GMII_TXD2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2272default:default8@Z8-3848
√
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_EN2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2412default:default8@Z8-3848
√
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_ER2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2422default:default8@Z8-3848
¡
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET1_GMII_TXD2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2562default:default8@Z8-3848
ƒ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_COL_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10332default:default8@Z8-3848
ƒ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_CRS_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10342default:default8@Z8-3848
ƒ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_RXD_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10372default:default8@Z8-3848
∆
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_DV_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10352default:default8@Z8-3848
∆
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_ER_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10362default:default8@Z8-3848
ƒ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_COL_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10422default:default8@Z8-3848
ƒ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_CRS_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10432default:default8@Z8-3848
ƒ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_RXD_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10462default:default8@Z8-3848
∆
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_DV_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10442default:default8@Z8-3848
∆
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_ER_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10452default:default8@Z8-3848
«
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_ATID_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10552default:default8@Z8-3848
«
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_DATA_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10532default:default8@Z8-3848
»
0Net %s in module/entity %s does not have driver.3422*oasys2(
FTMD_TRACEIN_VALID_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2Ú
€/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10542default:default8@Z8-3848
£
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized12default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
¨
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized02default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
£
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized22default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
ô
0Net %s in module/entity %s does not have driver.3422*oasys2

ZERO_ALIGN2default:default2
flt_add_exp2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd2default:default2
2582default:default8@Z8-3848
ì
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2
carry_chain2default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
ú
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default2!
compare_eq_im2default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
ú
0Net %s in module/entity %s does not have driver.3422*oasys2!
add_mant_msbs2default:default2
flt_add_dsp2default:default2Ì
÷/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
2712default:default8@Z8-3848
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
£
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized52default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
¨
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized12default:default2Ó
◊/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
Ñ
!inferring latch for variable '%s'327*oasys2 
MANT_OUT_reg2default:default2à
Ò/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd2default:default2
4012default:default8@Z8-327
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized22default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
 
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized22default:default2Ò
⁄/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
£
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized82default:default2Ï
’/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-38482default:default2
1002default:defaultZ17-14
œ
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
ap_CS_fsm_reg2default:default2

sequential2default:default2*
vivado_activity_thread2default:defaultZ8-3354
–
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default22
vivado_activity_thread_a_write2default:defaultZ8-3354
œ
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default21
vivado_activity_thread_a_read2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
}
%s*synth2n
ZPart Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
2default:default
≤
%s*synth2¢
çFinished Loading Part and Timing Information : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 1351.473 ; gain = 728.211
2default:default
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Ã
∑\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
€
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2œ
∫\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
ﬁ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2“
Ω\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
›
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2—
º\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i_reg 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
„
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2◊
¬\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
›
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2—
º\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2‘
ø\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
„
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2◊
¬\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
‚
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2÷
¡\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i_reg 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
Ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2‹
«\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2e
Q\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2e
Q\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2e
Q\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2e
Q\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
Â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Ÿ
ƒ\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
Ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2‹
«\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2ﬂ
 \inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2ﬁ
…\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i_reg 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2‰
œ\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
˙
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2o
[\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
˙
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2o
[\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
˙
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2o
[\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
˙
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2o
[\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Ã
∑\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
›
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2—
º\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2e
Q\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2e
Q\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2e
Q\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2e
Q\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
Â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Ÿ
ƒ\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
˙
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2o
[\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
˙
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2o
[\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
˙
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2o
[\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
˙
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2o
[\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4] 2default:default2)
zynq_system_auto_pc_52default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[65] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[64] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[63] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[62] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[65] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[64] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[63] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[62] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg2default:default2
662default:default2
622default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg2default:default2
662default:default2
622default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
Ì
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] 2default:default2)
zynq_system_auto_pc_42default:defaultZ8-3332
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
™
%s*synth2ö
ÖFinished Cross Boundary Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1351.473 ; gain = 728.211
2default:default
ü
%s*synth2è
{Finished Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:18 . Memory (MB): peak = 1445.270 ; gain = 822.008
2default:default
{
%s*synth2l
XINFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
2default:default
Ø
%s*synth2ü
äFinished Applying XDC Timing Constraints : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 1723.270 ; gain = 1100.008
2default:default
¢
%s*synth2í
~Finished Timing Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 1745.277 ; gain = 1122.016
2default:default
°
%s*synth2ë
}Finished Technology Mapping : Time (s): cpu = 00:02:41 ; elapsed = 00:02:44 . Memory (MB): peak = 1776.832 ; gain = 1153.570
2default:default
p
%s*synth2a
Mdesign zynq_system_auto_pc_4 has 4 max_fanout violations cannot be satisfied
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
õ
%s*synth2ã
wFinished IO Insertion : Time (s): cpu = 00:02:43 ; elapsed = 00:02:47 . Memory (MB): peak = 1776.832 ; gain = 1153.570
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
¨
%s*synth2ú
áFinished Renaming Generated Instances : Time (s): cpu = 00:02:44 ; elapsed = 00:02:47 . Memory (MB): peak = 1776.832 ; gain = 1153.570
2default:default
©
%s*synth2ô
ÑFinished Rebuilding User Hierarchy : Time (s): cpu = 00:02:46 ; elapsed = 00:02:49 . Memory (MB): peak = 1776.832 ; gain = 1153.570
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|      |Cell       |Count |
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|1     |BIBUF      |   130|
2default:default
?
%s*synth20
|2     |BUFG       |     1|
2default:default
?
%s*synth20
|3     |CARRY4     |   120|
2default:default
?
%s*synth20
|4     |DSP48E1_1  |     1|
2default:default
?
%s*synth20
|5     |DSP48E1_10 |     1|
2default:default
?
%s*synth20
|6     |DSP48E1_11 |     1|
2default:default
?
%s*synth20
|7     |DSP48E1_12 |     1|
2default:default
?
%s*synth20
|8     |DSP48E1_13 |     1|
2default:default
?
%s*synth20
|9     |DSP48E1_14 |     2|
2default:default
?
%s*synth20
|10    |DSP48E1_15 |     1|
2default:default
?
%s*synth20
|11    |DSP48E1_16 |     2|
2default:default
?
%s*synth20
|12    |DSP48E1_17 |     2|
2default:default
?
%s*synth20
|13    |DSP48E1_18 |     2|
2default:default
?
%s*synth20
|14    |DSP48E1_19 |     1|
2default:default
?
%s*synth20
|15    |DSP48E1_2  |     1|
2default:default
?
%s*synth20
|16    |DSP48E1_20 |     3|
2default:default
?
%s*synth20
|17    |DSP48E1_21 |     3|
2default:default
?
%s*synth20
|18    |DSP48E1_22 |     1|
2default:default
?
%s*synth20
|19    |DSP48E1_23 |     1|
2default:default
?
%s*synth20
|20    |DSP48E1_24 |     1|
2default:default
?
%s*synth20
|21    |DSP48E1_25 |     1|
2default:default
?
%s*synth20
|22    |DSP48E1_26 |     1|
2default:default
?
%s*synth20
|23    |DSP48E1_3  |     3|
2default:default
?
%s*synth20
|24    |DSP48E1_4  |     1|
2default:default
?
%s*synth20
|25    |DSP48E1_5  |     7|
2default:default
?
%s*synth20
|26    |DSP48E1_6  |     1|
2default:default
?
%s*synth20
|27    |DSP48E1_7  |     1|
2default:default
?
%s*synth20
|28    |DSP48E1_8  |     1|
2default:default
?
%s*synth20
|29    |DSP48E1_9  |     1|
2default:default
?
%s*synth20
|30    |GND        |     2|
2default:default
?
%s*synth20
|31    |LUT1       |   380|
2default:default
?
%s*synth20
|32    |LUT2       |   538|
2default:default
?
%s*synth20
|33    |LUT3       |  2131|
2default:default
?
%s*synth20
|34    |LUT4       |   517|
2default:default
?
%s*synth20
|35    |LUT5       |   893|
2default:default
?
%s*synth20
|36    |LUT6       |  2322|
2default:default
?
%s*synth20
|37    |MUXCY      |  1013|
2default:default
?
%s*synth20
|38    |MUXF7      |   355|
2default:default
?
%s*synth20
|39    |MUXF8      |    25|
2default:default
?
%s*synth20
|40    |PS7        |     1|
2default:default
?
%s*synth20
|41    |RAM32M     |     2|
2default:default
?
%s*synth20
|42    |RAM32X1D   |     1|
2default:default
?
%s*synth20
|43    |RAMB36E1_2 |     1|
2default:default
?
%s*synth20
|44    |SRL16      |     1|
2default:default
?
%s*synth20
|45    |SRL16E     |    70|
2default:default
?
%s*synth20
|46    |SRLC32E    |   142|
2default:default
?
%s*synth20
|47    |VCC        |     1|
2default:default
?
%s*synth20
|48    |XORCY      |   776|
2default:default
?
%s*synth20
|49    |FDCE       |    66|
2default:default
?
%s*synth20
|50    |FDE        |    13|
2default:default
?
%s*synth20
|51    |FDPE       |    33|
2default:default
?
%s*synth20
|52    |FDRE       |  5399|
2default:default
?
%s*synth20
|53    |FDSE       |    78|
2default:default
?
%s*synth20
|54    |LD         |    23|
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
®
%s*synth2ò
ÉFinished Writing Synthesis Report : Time (s): cpu = 00:02:46 ; elapsed = 00:02:50 . Memory (MB): peak = 1776.832 ; gain = 1153.570
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 0 critical warnings and 120 warnings.
2default:default
¶
%s*synth2ñ
ÅSynthesis Optimization Complete : Time (s): cpu = 00:02:47 ; elapsed = 00:02:50 . Memory (MB): peak = 1776.832 ; gain = 1153.570
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
832default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
î
!Unisim Transformation Summary:
%s111*project2◊
¬  A total of 331 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 291 instances
  FDE => FDRE: 13 instances
  LD => LDCE: 23 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¡
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
14572default:default2
2162default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˛
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:02:592default:default2
00:03:022default:default2
2148.3162default:default2
1398.8912default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
Ç
vreport_utilization: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2148.320 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Tue May 13 14:53:56 20142default:defaultZ17-206