============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 04 2023  09:02:46 am
  Module:                 recv_top
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock clk)                 launch                                  0 R 
state_counter_reg[1]/CLK                              0             0 R 
state_counter_reg[1]/Q      DFFSNQ_X1       7  7.1   13   +18      18 R 
g9854/A2                                                   +0      18   
g9854/ZN                    NAND2_X1        2  1.7    6    +6      24 F 
g9853/I                                                    +0      24   
g9853/ZN                    INV_X1          5  4.8    9    +7      31 R 
g9831/A1                                                   +0      31   
g9831/ZN                    NAND2_X1        2  2.3    7    +6      37 F 
g9744/A1                                                   +0      37   
g9744/ZN                    NOR2_X1         2  2.4    8    +7      44 R 
g9687/A1                                                   +0      44   
g9687/Z                     AND2_X1         2  2.5    5    +8      52 R 
g9635/A1                                                   +0      52   
g9635/ZN                    NAND2_X1        2  2.3    7    +5      57 F 
g9584/A1                                                   +0      57   
g9584/ZN                    NOR2_X1         2  2.5    8    +7      64 R 
g9531/A1                                                   +0      64   
g9531/ZN                    NAND2_X1        2  2.3    7    +6      70 F 
g9463/A1                                                   +0      70   
g9463/ZN                    NOR2_X1         2  2.5    8    +7      76 R 
g9443/A1                                                   +0      76   
g9443/ZN                    NAND2_X1        2  2.3    7    +6      82 F 
g9429/A1                                                   +0      82   
g9429/Z                     OR2_X1          2  2.3    4    +8      90 F 
g9417/A1                                                   +0      90   
g9417/ZN                    NOR2_X1         2  2.5    8    +6      96 R 
g9407/A1                                                   +0      96   
g9407/ZN                    NAND2_X1        2  2.3    7    +6     102 F 
g9399/A1                                                   +0     102   
g9399/ZN                    NOR2_X1         2  2.5    8    +7     109 R 
g9388/A1                                                   +0     109   
g9388/ZN                    NAND2_X1        1  1.5    6    +5     114 F 
g9378/A1                                                   +0     114   
g9378/Z                     XOR2_X1         1  0.8    4    +7     120 F 
g9375/A1                                                   +0     120   
g9375/ZN                    NOR2_X1         1  0.6   10    +3     123 R 
state_counter_reg[15]/D     DFFSNQ_X1                      +0     123   
state_counter_reg[15]/CLK   setup                     0   +10     133 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                              1000 R 
------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     867ps 
Start-point  : state_counter_reg[1]/CLK
End-point    : state_counter_reg[15]/D
