// Seed: 3423856624
module module_0 #(
    parameter id_7 = 32'd40,
    parameter id_9 = 32'd90
) ();
  for (id_1 = -1; id_1 && id_1; id_1 = id_1) begin : LABEL_0
    assign id_1 = id_1;
    final
      #1
        if (1) begin : LABEL_1
          begin : LABEL_2
            id_1 <= 1;
            id_1 <= 1'b0;
            if (1) foreach (id_2) id_2 <= 1;
            else @(posedge 1 & -1, posedge id_1) if (-1) id_1 <= id_1;
            id_1 <= (1);
          end
        end else begin : LABEL_3
          $clog2(36);
          ;
        end
    assign id_1 = id_1 - 'b0;
    logic id_3;
    begin : LABEL_4
      parameter int id_4 = 1;
    end
  end
  logic [7:0] id_5, id_6;
  wire _id_7;
  assign id_6[id_7] = id_5;
  wire id_8;
  wire _id_9;
  wire [-1 : -1] id_10;
  wire [-1 : -1] id_11, id_12;
  parameter id_13 = -1;
  logic id_14;
  logic id_15 = id_13;
  wire  id_16;
  wire id_17, id_18;
  parameter id_19 = id_13;
  logic [7:0][-1] id_20;
  wire ["" : id_9  ==  1] id_21;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout reg id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  struct {logic id_18;} id_19 = -1;
  assign id_12 = id_17;
  wire id_20;
  module_0 modCall_1 ();
  wire ["" : -1] id_21;
  always id_14 <= 1;
endmodule
