; ProtonOS kernel - x64 native layer
; Provides UEFI entry point hook and CPU primitives for the kernel.

BITS 64
DEFAULT REL

section .data

;; Boot parameters - stored for later retrieval by managed code
;; The bootloader passes BootInfo* in RCX
global g_boot_info
g_boot_info: dq 0

;; ==================== ProtonOS JIT Debug Interface ====================
;; Custom JIT debug interface for GDB. Uses non-standard names to avoid
;; triggering GDB's built-in JIT handler (which has bugs with add-symbol-file).
;; The gdb-protonos.py script handles these symbols manually.
;;
;; struct proton_jit_descriptor {
;;     uint32_t version;        // Must be 1
;;     uint32_t action_flag;    // 0=none, 1=register, 2=unregister
;;     jit_code_entry* relevant_entry;
;;     jit_code_entry* first_entry;
;; };

global __proton_jit_descriptor
__proton_jit_descriptor:
    dd 1                    ; version = 1
    dd 0                    ; action_flag = JIT_NOACTION
    dq 0                    ; relevant_entry = NULL
    dq 0                    ; first_entry = NULL

section .text

;; ==================== ProtonOS JIT Debug Interface ====================
;; Our Python script sets a breakpoint on this function to detect JIT events.
;; When called, it reads __proton_jit_descriptor to find new code.

global __proton_jit_register
__proton_jit_register:
    ret

;; Helper functions for managed code to manipulate the descriptor

; void __proton_jit_set_action(uint32_t action)
; Sets action_flag in __proton_jit_descriptor
global __proton_jit_set_action
__proton_jit_set_action:
    mov [rel __proton_jit_descriptor + 4], ecx
    ret

; void __proton_jit_set_relevant_entry(void* entry)
; Sets relevant_entry in __proton_jit_descriptor
global __proton_jit_set_relevant_entry
__proton_jit_set_relevant_entry:
    mov [rel __proton_jit_descriptor + 8], rcx
    ret

; void __proton_jit_set_first_entry(void* entry)
; Sets first_entry in __proton_jit_descriptor
global __proton_jit_set_first_entry
__proton_jit_set_first_entry:
    mov [rel __proton_jit_descriptor + 16], rcx
    ret

; void* __proton_jit_get_first_entry()
; Gets first_entry from __proton_jit_descriptor
global __proton_jit_get_first_entry
__proton_jit_get_first_entry:
    mov rax, [rel __proton_jit_descriptor + 16]
    ret

;; ==================== Kernel Entry Point ====================
;; Linker entry point that receives BootInfo* from bootloader,
;; saves it, then calls korlib's EfiMain.
;;
;; The bootloader passes BootInfo* in RCX. BootInfo contains all
;; platform info (memory map, loaded files, ACPI) - no UEFI needed.

extern EfiMain  ; korlib's EfiMain

BI_MAGIC_VALUE  equ 0x50524F544F4E4F53  ; "PROTONOS"

; void KernelEntry(BootInfo* bootInfo)
; Windows x64 ABI: bootInfo in rcx
global EfiEntry
EfiEntry:
    ; UEFI runs with interrupts enabled and the FIRMWARE's IDT loaded.
    ; The kernel only installs its own IDT in Arch.InitStage1 and enables
    ; interrupts in InitStage2 - any interrupt in between (e.g. VirtualBox's
    ; firmware timer, which keeps firing after ExitBootServices) would run a
    ; firmware handler whose boot-services environment is gone (#GP in
    ; VirtualBox's CpuDxe).  Keep IF=0 until the kernel is ready.
    cli

    ; Save BootInfo pointer
    mov [rel g_boot_info], rcx

    ; EfiMain expects ImageHandle in rcx, SystemTable in rdx
    ; We no longer use UEFI - pass zeros (EfiMain handles null gracefully)
    xor rcx, rcx
    xor rdx, rdx

    ; Tail-call to korlib's EfiMain
    jmp EfiMain

;; ==================== Port I/O ====================
;; These instructions have no high-level equivalent

global outb, outw, outd, inb, inw, ind

; void outb(uint16_t port, uint8_t value)
; Windows x64 ABI: port in cx, value in dl
outb:
    mov eax, edx
    mov dx, cx
    out dx, al
    ret

; void outw(uint16_t port, uint16_t value)
outw:
    mov eax, edx
    mov dx, cx
    out dx, ax
    ret

; void outd(uint16_t port, uint32_t value)
outd:
    mov eax, edx
    mov dx, cx
    out dx, eax
    ret

; uint8_t inb(uint16_t port)
inb:
    mov dx, cx
    in al, dx
    movzx eax, al
    ret

; uint16_t inw(uint16_t port)
inw:
    mov dx, cx
    in ax, dx
    movzx eax, ax
    ret

; uint32_t ind(uint16_t port)
ind:
    mov dx, cx
    in eax, dx
    ret

;; ==================== Descriptor Tables ====================

global lgdt, lidt, ltr

; void lgdt(void* gdtPtr) - Load Global Descriptor Table
; Windows x64 ABI: gdtPtr in rcx
lgdt:
    lgdt [rcx]
    ret

; void reload_segments(uint16_t codeSelector, uint16_t dataSelector)
; Reload CS via far return, reload data segments directly
; Windows x64 ABI: codeSelector in cx, dataSelector in dx
global reload_segments
reload_segments:
    ; Save data selector
    mov ax, dx

    ; Reload data segment registers
    mov ds, ax
    mov es, ax
    mov fs, ax
    mov gs, ax
    mov ss, ax

    ; Reload CS via far return
    ; Push new CS and return address, then retfq
    pop rax                 ; Get return address
    push rcx                ; Push new CS
    push rax                ; Push return address
    retfq                   ; Far return to reload CS

; void lidt(void* idtPtr) - Load Interrupt Descriptor Table
; Windows x64 ABI: idtPtr in rcx
lidt:
    lidt [rcx]
    ret

; void ltr(uint16_t selector) - Load Task Register
; Windows x64 ABI: selector in cx
ltr:
    ltr cx
    ret

;; ==================== Control Registers ====================

global read_cr0, write_cr0, read_cr2, read_cr3, write_cr3, read_cr4, write_cr4

; uint64_t read_cr0(void) - Read CR0
read_cr0:
    mov rax, cr0
    ret

; void write_cr0(uint64_t value) - Write CR0
; Windows x64 ABI: value in rcx
write_cr0:
    mov cr0, rcx
    ret

; uint64_t read_cr2(void) - Read CR2 (page fault linear address)
read_cr2:
    mov rax, cr2
    ret

; uint64_t read_cr3(void) - Read CR3 (page table base)
read_cr3:
    mov rax, cr3
    ret

; void write_cr3(uint64_t value) - Write CR3 (switch page tables)
; Windows x64 ABI: value in rcx
write_cr3:
    mov cr3, rcx
    ret

; uint64_t read_cr4(void) - Read CR4
read_cr4:
    mov rax, cr4
    ret

; void write_cr4(uint64_t value) - Write CR4
; Windows x64 ABI: value in rcx
write_cr4:
    mov cr4, rcx
    ret

;; ==================== CPUID ====================

global cpuid_ex

; void cpuid_ex(uint32_t leaf, uint32_t subleaf, uint32_t* eax, uint32_t* ebx, uint32_t* ecx, uint32_t* edx)
; Windows x64 ABI: leaf in ecx, subleaf in edx, eax* in r8, ebx* in r9, ecx* at [rsp+40], edx* at [rsp+48]
cpuid_ex:
    push rbx                ; rbx is callee-saved

    mov eax, ecx            ; leaf
    mov ecx, edx            ; subleaf (cpuid uses ecx for subleaf)
    cpuid                   ; eax/ebx/ecx/edx now contain results

    ; Store results
    mov [r8], eax           ; *eax_out = eax
    mov [r9], ebx           ; *ebx_out = ebx

    ; Get stack args (note: we pushed rbx, so offset is +8 from normal)
    mov r10, [rsp + 48]     ; ecx_out pointer
    mov [r10], ecx          ; *ecx_out = ecx
    mov r10, [rsp + 56]     ; edx_out pointer
    mov [r10], edx          ; *edx_out = edx

    pop rbx
    ret

;; ==================== XCR (Extended Control Registers) ====================

global xgetbv, xsetbv

; uint64_t xgetbv(uint32_t xcr) - Read extended control register
; Windows x64 ABI: xcr in ecx
xgetbv:
    xgetbv              ; Read XCR[ecx] into edx:eax
    shl rdx, 32
    or rax, rdx
    ret

; void xsetbv(uint32_t xcr, uint64_t value) - Write extended control register
; Windows x64 ABI: xcr in ecx, value in rdx
xsetbv:
    mov rax, rdx        ; Low 32 bits
    shr rdx, 32         ; High 32 bits
    xsetbv              ; Write edx:eax to XCR[ecx]
    ret

;; ==================== FPU/SSE Initialization ====================

global fninit

; void fninit(void) - Initialize x87 FPU
fninit:
    fninit
    ret

;; ==================== Extended State Save/Restore ====================
;; FXSAVE/FXRSTOR - Save/restore legacy x87/SSE state (512 bytes, 16-byte aligned)
;; XSAVE/XRSTOR - Save/restore extended state including AVX (variable size, 64-byte aligned)

global fxsave, fxrstor, xsave, xrstor

; void fxsave(void* area) - Save FPU/SSE state to 512-byte area (16-byte aligned)
; Windows x64 ABI: area in rcx
fxsave:
    fxsave [rcx]
    ret

; void fxrstor(void* area) - Restore FPU/SSE state from 512-byte area (16-byte aligned)
; Windows x64 ABI: area in rcx
fxrstor:
    fxrstor [rcx]
    ret

; void xsave(void* area, uint64_t mask) - Save extended state (64-byte aligned)
; Windows x64 ABI: area in rcx, mask in rdx
; mask specifies which state components to save (XCR0 subset)
xsave:
    mov rax, rdx        ; Low 32 bits of mask
    shr rdx, 32         ; High 32 bits of mask
    xsave [rcx]         ; Save state components specified by edx:eax
    ret

; void xrstor(void* area, uint64_t mask) - Restore extended state (64-byte aligned)
; Windows x64 ABI: area in rcx, mask in rdx
; mask specifies which state components to restore (XCR0 subset)
xrstor:
    mov rax, rdx        ; Low 32 bits of mask
    shr rdx, 32         ; High 32 bits of mask
    xrstor [rcx]        ; Restore state components specified by edx:eax
    ret

;; ==================== TLB ====================

global invlpg

; void invlpg(uint64_t virtualAddress) - Invalidate TLB entry
; Windows x64 ABI: virtualAddress in rcx
invlpg:
    invlpg [rcx]
    ret

;; ==================== MSR (Model Specific Registers) ====================

global rdmsr, wrmsr

; uint64_t rdmsr(uint32_t msr) - Read MSR
; Windows x64 ABI: msr in ecx (already there!)
rdmsr:
    rdmsr               ; Result in edx:eax
    shl rdx, 32
    or rax, rdx
    ret

; void wrmsr(uint32_t msr, uint64_t value) - Write MSR
; Windows x64 ABI: msr in ecx, value in rdx
wrmsr:
    mov rax, rdx        ; Low 32 bits
    shr rdx, 32         ; High 32 bits
    wrmsr
    ret

;; ==================== CPU Control ====================

global hlt, cli, sti, pause, int3

; void hlt(void) - halt until interrupt
hlt:
    hlt
    ret

; void cli(void) - clear interrupt flag
cli:
    cli
    ret

; void sti(void) - set interrupt flag
sti:
    sti
    ret

; void pause(void) - spin-wait hint
pause:
    pause
    ret

; void int3(void) - trigger breakpoint exception
int3:
    int3
    ret

;; ==================== TSC and Flags ====================

global rdtsc_native, read_flags

; uint64_t rdtsc_native(void) - Read Time Stamp Counter
; Returns 64-bit TSC value
rdtsc_native:
    rdtsc               ; Result in edx:eax
    shl rdx, 32
    or rax, rdx
    ret

; uint64_t read_flags(void) - Read RFLAGS register
; Returns current RFLAGS value
read_flags:
    pushfq              ; Push RFLAGS onto stack
    pop rax             ; Pop into return register
    ret

;; ==================== Interrupt Stubs ====================
;; ISR stubs save all registers, call managed handler, restore, and iretq.
;; Some interrupts push an error code, others don't - we normalize by pushing 0.

extern InterruptDispatch

; Macro for ISR without error code (pushes dummy 0)
%macro ISR_NOERRCODE 1
global isr%1
isr%1:
    push qword 0            ; Dummy error code
    push qword %1           ; Interrupt number
    jmp isr_common
%endmacro

; Macro for ISR with error code (CPU already pushed it)
%macro ISR_ERRCODE 1
global isr%1
isr%1:
    push qword %1           ; Interrupt number
    jmp isr_common
%endmacro

; Common ISR handler - saves state, calls C#, restores, iretq
isr_common:
    ; Save all general-purpose registers
    push rax
    push rbx
    push rcx
    push rdx
    push rsi
    push rdi
    push rbp
    push r8
    push r9
    push r10
    push r11
    push r12
    push r13
    push r14
    push r15

    ; Save segment registers (ds, es)
    mov ax, ds
    push rax
    mov ax, es
    push rax

    ; Load kernel data segment
    mov ax, 0x10            ; GdtSelectors.KernelData
    mov ds, ax
    mov es, ax

    ; Call managed interrupt dispatcher
    ; Windows x64 ABI: first arg in rcx = pointer to interrupt frame
    mov rcx, rsp
    sub rsp, 32             ; Shadow space
    call InterruptDispatch
    add rsp, 32

    ; Restore segment registers
    pop rax
    mov es, ax
    pop rax
    mov ds, ax

    ; Restore general-purpose registers
    pop r15
    pop r14
    pop r13
    pop r12
    pop r11
    pop r10
    pop r9
    pop r8
    pop rbp
    pop rdi
    pop rsi
    pop rdx
    pop rcx
    pop rbx
    pop rax

    ; Remove interrupt number and error code from stack
    add rsp, 16

    ; Return from interrupt
    iretq

;; Generate all 256 ISR stubs
;; Exceptions 0-31, IRQs 32-47, software interrupts 48-255

; CPU Exceptions (0-31)
; Error code: 8, 10, 11, 12, 13, 14, 17, 21, 29, 30
ISR_NOERRCODE 0     ; Divide by zero
ISR_NOERRCODE 1     ; Debug
ISR_NOERRCODE 2     ; NMI
ISR_NOERRCODE 3     ; Breakpoint
ISR_NOERRCODE 4     ; Overflow
ISR_NOERRCODE 5     ; Bound range exceeded
ISR_NOERRCODE 6     ; Invalid opcode
ISR_NOERRCODE 7     ; Device not available
ISR_ERRCODE   8     ; Double fault
ISR_NOERRCODE 9     ; Coprocessor segment overrun (legacy)
ISR_ERRCODE   10    ; Invalid TSS
ISR_ERRCODE   11    ; Segment not present
ISR_ERRCODE   12    ; Stack segment fault
ISR_ERRCODE   13    ; General protection fault
ISR_ERRCODE   14    ; Page fault
ISR_NOERRCODE 15    ; Reserved
ISR_NOERRCODE 16    ; x87 FPU error
ISR_ERRCODE   17    ; Alignment check
ISR_NOERRCODE 18    ; Machine check
ISR_NOERRCODE 19    ; SIMD floating point
ISR_NOERRCODE 20    ; Virtualization exception
ISR_ERRCODE   21    ; Control protection exception
ISR_NOERRCODE 22    ; Reserved
ISR_NOERRCODE 23    ; Reserved
ISR_NOERRCODE 24    ; Reserved
ISR_NOERRCODE 25    ; Reserved
ISR_NOERRCODE 26    ; Reserved
ISR_NOERRCODE 27    ; Reserved
ISR_NOERRCODE 28    ; Hypervisor injection
ISR_ERRCODE   29    ; VMM communication exception
ISR_ERRCODE   30    ; Security exception
ISR_NOERRCODE 31    ; Reserved

; IRQs and software interrupts (32-255)
%assign i 32
%rep 224
ISR_NOERRCODE i
%assign i i+1
%endrep

;; ISR table for IDT setup
section .data
isr_table:
%assign i 0
%rep 256
    dq isr%+i
%assign i i+1
%endrep

section .text

;; Function to get ISR table address (for C# interop)
global get_isr_table
get_isr_table:
    lea rax, [rel isr_table]
    ret

;; ==================== Boot Parameter Access ====================
;; Functions to retrieve boot parameters saved by KernelEntry

; void* get_boot_info(void)
; Returns the BootInfo* passed by bootloader
global get_boot_info
get_boot_info:
    mov rax, [rel g_boot_info]
    ret

;; ==================== JIT Stub Alignment Shims ====================
;; The Tier-0 JIT emits calls to its runtime helper stubs with a stack that can
;; be 8 bytes off the 16-byte ABI requirement (an odd number of temporary
;; register saves plus 32 bytes of shadow space). The AOT helper functions use
;; SSE instructions whose alignment the C# compiler assumed, so a misaligned
;; entry faults with #GP inside the prologue (movaps).
;;
;; All JIT-emitted calls to these helpers therefore go through the shims below,
;; which normalise RSP before entering the managed implementation:
;;
;;   push rbp            ; save caller frame pointer
;;   mov  rbp, rsp
;;   and  rsp, -16       ; force 16-byte alignment
;;   sub  rsp, 32        ; shadow space for the callee
;;   call <managed export>   ; entered with ABI-correct alignment
;;   mov  rsp, rbp       ; restore caller stack (return value already in RAX)
;;   pop  rbp
;;   ret

extern Jit_EnsureCompiled
extern Jit_EnsureVirtualCompiled
extern Jit_EnsureVtableSlotCompiled
extern Jit_GetInterfaceMethod

%macro JIT_ALIGN_SHIM 2
global %1
%1:
    push rbp
    mov rbp, rsp
    and rsp, -16
    sub rsp, 32
    call %2
    mov rsp, rbp
    pop rbp
    ret
%endmacro

JIT_ALIGN_SHIM jit_ensure_compiled_shim, Jit_EnsureCompiled
JIT_ALIGN_SHIM jit_ensure_virtual_compiled_shim, Jit_EnsureVirtualCompiled
JIT_ALIGN_SHIM jit_ensure_vtable_slot_compiled_shim, Jit_EnsureVtableSlotCompiled
JIT_ALIGN_SHIM jit_get_interface_method_shim, Jit_GetInterfaceMethod

;; ==================== Generic JIT call alignment shim ====================
;; JIT-emitted method calls load the callee address into R11 and this shim's
;; address into RAX, then call the shim.  It re-aligns RSP to the 16-byte ABI
;; before invoking the real target, so AOT callees whose frame setup uses
;; aligned SSE stores (e.g. movaps [rsp+x]) never take a #GP from a
;; misaligned JIT stack.  All argument registers pass through untouched and
;; the return value (RAX/XMM0/etc.) is preserved.
global jit_align_call
jit_align_call:
    push rbp
    mov rbp, rsp
    and rsp, -16
    sub rsp, 32
    call r11
    mov rsp, rbp
    pop rbp
    ret

global jit_align_call_addr
jit_align_call_addr:
    lea rax, [rel jit_align_call]
    ret

global jit_ensure_compiled_shim_addr
jit_ensure_compiled_shim_addr:
    lea rax, [rel jit_ensure_compiled_shim]
    ret

global jit_ensure_virtual_compiled_shim_addr
jit_ensure_virtual_compiled_shim_addr:
    lea rax, [rel jit_ensure_virtual_compiled_shim]
    ret

global jit_ensure_vtable_slot_compiled_shim_addr
jit_ensure_vtable_slot_compiled_shim_addr:
    lea rax, [rel jit_ensure_vtable_slot_compiled_shim]
    ret

global jit_get_interface_method_shim_addr
jit_get_interface_method_shim_addr:
    lea rax, [rel jit_get_interface_method_shim]
    ret

;; ==================== Context Switching ====================
;; CpuContext structure layout (must match C# CpuContext):
;;   0x00: rax, 0x08: rbx, 0x10: rcx, 0x18: rdx
;;   0x20: rsi, 0x28: rdi, 0x30: rbp
;;   0x38: r8,  0x40: r9,  0x48: r10, 0x50: r11
;;   0x58: r12, 0x60: r13, 0x68: r14, 0x70: r15
;;   0x78: rip, 0x80: rsp, 0x88: rflags
;;   0x90: cs,  0x98: ss

; void switch_context(CpuContext* oldContext, CpuContext* newContext)
; Windows x64 ABI: oldContext in rcx, newContext in rdx
; Saves current context to oldContext, loads newContext
global switch_context
switch_context:
    ; Save current context to oldContext (rcx)
    mov [rcx + 0x00], rax
    mov [rcx + 0x08], rbx
    ; rcx will be saved after we're done using it
    mov [rcx + 0x18], rdx
    mov [rcx + 0x20], rsi
    mov [rcx + 0x28], rdi
    mov [rcx + 0x30], rbp
    mov [rcx + 0x38], r8
    mov [rcx + 0x40], r9
    mov [rcx + 0x48], r10
    mov [rcx + 0x50], r11
    mov [rcx + 0x58], r12
    mov [rcx + 0x60], r13
    mov [rcx + 0x68], r14
    mov [rcx + 0x70], r15

    ; Save return address as RIP
    mov rax, [rsp]          ; Return address is at top of stack
    mov [rcx + 0x78], rax

    ; Save RSP (after return, so +8)
    lea rax, [rsp + 8]
    mov [rcx + 0x80], rax

    ; Save RFLAGS
    pushfq
    pop rax
    mov [rcx + 0x88], rax

    ; Save CS and SS
    mov ax, cs
    movzx rax, ax
    mov [rcx + 0x90], rax
    mov ax, ss
    movzx rax, ax
    mov [rcx + 0x98], rax

    ; Now save rcx (oldContext pointer)
    mov rax, rcx
    mov [rcx + 0x10], rax

    ; Load new context from newContext (rdx)
    ; First load rsp so we have a valid stack
    mov rsp, [rdx + 0x80]

    ; Push the return address (new RIP) onto new stack
    mov rax, [rdx + 0x78]
    push rax

    ; Load all registers from new context
    mov rax, [rdx + 0x00]
    mov rbx, [rdx + 0x08]
    mov rcx, [rdx + 0x10]
    ; rdx loaded last since we're using it
    mov rsi, [rdx + 0x20]
    mov rdi, [rdx + 0x28]
    mov rbp, [rdx + 0x30]
    mov r8,  [rdx + 0x38]
    mov r9,  [rdx + 0x40]
    mov r10, [rdx + 0x48]
    mov r11, [rdx + 0x50]
    mov r12, [rdx + 0x58]
    mov r13, [rdx + 0x60]
    mov r14, [rdx + 0x68]
    mov r15, [rdx + 0x70]

    ; Load RFLAGS
    push qword [rdx + 0x88]
    popfq

    ; Finally load rdx
    mov rdx, [rdx + 0x18]

    ; Return to new context (RIP was pushed onto stack)
    ret

; void load_context(CpuContext* context)
; Windows x64 ABI: context in rcx
; Loads context without saving (for first thread switch)
global load_context
load_context:
    ; Load rsp first
    mov rsp, [rcx + 0x80]

    ; Push the return address (RIP) onto stack
    mov rax, [rcx + 0x78]
    push rax

    ; Load all registers
    mov rax, [rcx + 0x00]
    mov rbx, [rcx + 0x08]
    ; rcx loaded last
    mov rdx, [rcx + 0x18]
    mov rsi, [rcx + 0x20]
    mov rdi, [rcx + 0x28]
    mov rbp, [rcx + 0x30]
    mov r8,  [rcx + 0x38]
    mov r9,  [rcx + 0x40]
    mov r10, [rcx + 0x48]
    mov r11, [rcx + 0x50]
    mov r12, [rcx + 0x58]
    mov r13, [rcx + 0x60]
    mov r14, [rcx + 0x68]
    mov r15, [rcx + 0x70]

    ; Load RFLAGS
    push qword [rcx + 0x88]
    popfq

    ; Finally load rcx
    mov rcx, [rcx + 0x10]

    ; Jump to new context
    ret

; RhpStackProbe - Stack probe for large stack allocations
; Windows x64 ABI: probe size in rax
; Must touch each page to avoid guard page violations
global RhpStackProbe
RhpStackProbe:
    ; rax contains the number of bytes to allocate
    ; We need to touch each page from rsp down to rsp-rax
    ; On Windows, page size is 4096 (0x1000)

    ; Preserve rax for the caller (will be subtracted from rsp by caller)
    push rax
    push rcx

    ; Start probing from current rsp
    mov rcx, rsp
    sub rcx, 8              ; Account for pushed rax

.probe_loop:
    sub rcx, 0x1000         ; Move down one page
    test [rcx], eax         ; Touch the page (reading is enough)
    sub rax, 0x1000
    ja .probe_loop          ; Continue if more pages to probe

    pop rcx
    pop rax
    ret

;; ==================== PAL Context Restore ====================
;; Restore context from PAL CONTEXT structure (different layout from CpuContext)

; PAL CONTEXT structure layout:
;   0x00: ContextFlags (uint32)
;   0x04: SegCs (uint16), 0x06: SegDs, 0x08: SegEs, 0x0A: SegFs, 0x0C: SegGs, 0x0E: SegSs
;   0x10: Rip, 0x18: Rsp, 0x20: Rbp, 0x28: EFlags
;   0x30: Rax, 0x38: Rbx, 0x40: Rcx, 0x48: Rdx
;   0x50: Rsi, 0x58: Rdi
;   0x60: R8, 0x68: R9, 0x70: R10, 0x78: R11
;   0x80: R12, 0x88: R13, 0x90: R14, 0x98: R15

; void restore_pal_context(Context* ctx)
; Windows x64 ABI: ctx in rcx
; This function does not return - it jumps to the context's RIP
global restore_pal_context
restore_pal_context:
    ; Load rsp first
    mov rsp, [rcx + 0x18]

    ; Push the return address (RIP) onto stack
    mov rax, [rcx + 0x10]
    push rax

    ; Load all general purpose registers
    mov rax, [rcx + 0x30]
    mov rbx, [rcx + 0x38]
    ; rcx loaded last since we're using it
    mov rdx, [rcx + 0x48]
    mov rsi, [rcx + 0x50]
    mov rdi, [rcx + 0x58]
    mov rbp, [rcx + 0x20]
    mov r8,  [rcx + 0x60]
    mov r9,  [rcx + 0x68]
    mov r10, [rcx + 0x70]
    mov r11, [rcx + 0x78]
    mov r12, [rcx + 0x80]
    mov r13, [rcx + 0x88]
    mov r14, [rcx + 0x90]
    mov r15, [rcx + 0x98]

    ; Load RFLAGS (EFlags is 64-bit in our struct for alignment)
    push qword [rcx + 0x28]
    popfq

    ; Finally load rcx
    mov rcx, [rcx + 0x40]

    ; Jump to restored context (RIP was pushed onto stack)
    ret

;; ==================== Memory Barriers ====================
;; CPU memory fence instructions

global mfence

; void mfence(void) - Full memory fence
; Serializes all memory operations (loads and stores)
mfence:
    mfence
    ret

;; ==================== Atomic Operations ====================
;; Lock-prefixed instructions for thread-safe operations

global atomic_cmpxchg32, atomic_xchg32, atomic_add32
global atomic_cmpxchg64, atomic_xchg64, atomic_add64

; int atomic_add32(int* ptr, int addend)
; Windows x64 ABI: ptr in rcx, addend in edx
; Returns: original value at *ptr (before addition)
atomic_add32:
    mov eax, edx
    lock xadd [rcx], eax    ; atomically add edx to *rcx, original value in eax
    ret

; int atomic_cmpxchg32(int* ptr, int newVal, int comparand)
; Windows x64 ABI: ptr in rcx, newVal in edx, comparand in r8d
; Returns: original value at *ptr (if original == comparand, exchange occurred)
atomic_cmpxchg32:
    mov eax, r8d            ; comparand goes in eax
    lock cmpxchg [rcx], edx ; if *rcx == eax, *rcx = edx; else eax = *rcx
    ret

; int atomic_xchg32(int* ptr, int newVal)
; Windows x64 ABI: ptr in rcx, newVal in edx
; Returns: original value at *ptr
atomic_xchg32:
    mov eax, edx
    lock xchg [rcx], eax    ; atomically exchange *rcx with eax
    ret

; long atomic_add64(long* ptr, long addend)
; Windows x64 ABI: ptr in rcx, addend in rdx
; Returns: original value at *ptr (before addition)
atomic_add64:
    mov rax, rdx
    lock xadd [rcx], rax    ; atomically add rdx to *rcx, original value in rax
    ret

; long atomic_cmpxchg64(long* ptr, long newVal, long comparand)
; Windows x64 ABI: ptr in rcx, newVal in rdx, comparand in r8
; Returns: original value at *ptr (if original == comparand, exchange occurred)
atomic_cmpxchg64:
    mov rax, r8             ; comparand goes in rax
    lock cmpxchg [rcx], rdx ; if *rcx == rax, *rcx = rdx; else rax = *rcx
    ret

; long atomic_xchg64(long* ptr, long newVal)
; Windows x64 ABI: ptr in rcx, newVal in rdx
; Returns: original value at *ptr
atomic_xchg64:
    mov rax, rdx
    lock xchg [rcx], rax    ; atomically exchange *rcx with rax
    ret

;; ==================== Memory Operations ====================
;; Required by C# compiler for struct initialization

global memset, memcpy

; void* memset(void* dest, int c, size_t count)
; Windows x64 ABI: dest in rcx, c in edx, count in r8
; Returns: dest
memset:
    push rdi
    mov rax, rcx            ; save dest for return value
    mov rdi, rcx            ; dest for stosb
    mov rcx, r8             ; count
    mov r8, rax             ; save dest again (rcx now has count)
    mov rax, rdx            ; fill byte for stosb
    rep stosb
    mov rax, r8             ; return original dest
    pop rdi
    ret

; void* memcpy(void* dest, const void* src, size_t count)
; Windows x64 ABI: dest in rcx, src in rdx, count in r8
; Returns: dest
memcpy:
    push rdi
    push rsi
    mov rax, rcx            ; save dest for return
    mov rdi, rcx            ; dest
    mov rsi, rdx            ; src
    mov rcx, r8             ; count
    rep movsb
    pop rsi
    pop rdi
    ret

;; ==================== Register Access ====================
;; Needed for PAL stack bounds detection

global get_rsp

; ulong get_rsp()
; Returns: current RSP value
get_rsp:
    mov rax, rsp
    add rax, 8              ; adjust for return address pushed by call
    ret

;; ==================== Kernel Context Save/Restore ====================
;; Used by InitProcess.CreateAndRun: the kernel "jumps" into Ring 3 to run the
;; init/test process, and when that process calls exit() the kernel must resume
;; the interrupted kernel control flow instead of terminating the boot thread.
;;
;; The exit syscall path runs on the dedicated syscall kernel stack
;; (see syscall_entry_final / syscall_kernel_stack), completely separate from
;; the stack captured here, so saving and later restoring this context is safe.
;;
;; KernelResumeContext layout (must match the C# side, 30 qwords / 240 bytes):
;;   0x00 Rip, 0x08 Rsp, 0x10 Rbp, 0x18 Rbx, 0x20 Rdi, 0x28 Rsi,
;;   0x30 R12, 0x38 R13, 0x40 R14, 0x48 R15,
;;   0x50-0xEF Xmm6-Xmm15 (10 non-volatile SSE registers, 16 bytes each)
global kernel_context_save
; long kernel_context_save(KernelResumeContext* ctx)
; Saves the current kernel context. Returns 0 on the initial call; when the
; context is later restored by kernel_context_restore, this call "returns"
; 1 instead (standard setjmp-style contract).
; NOTE: the resume RIP is stored explicitly - the return-address slot on the
; stack cannot be relied upon because later calls from the same frame depth
; (e.g. jump_to_ring3) reuse that exact slot.
kernel_context_save:
    mov rax, [rsp]          ; return address -> resume RIP
    mov [rcx + 0x00], rax
    lea rax, [rsp + 8]      ; caller's RSP after the call returns
    mov [rcx + 0x08], rax
    mov [rcx + 0x10], rbp
    mov [rcx + 0x18], rbx
    mov [rcx + 0x20], rdi
    mov [rcx + 0x28], rsi
    mov [rcx + 0x30], r12
    mov [rcx + 0x38], r13
    mov [rcx + 0x40], r14
    mov [rcx + 0x48], r15
    movups [rcx + 0x50], xmm6
    movups [rcx + 0x60], xmm7
    movups [rcx + 0x70], xmm8
    movups [rcx + 0x80], xmm9
    movups [rcx + 0x90], xmm10
    movups [rcx + 0xA0], xmm11
    movups [rcx + 0xB0], xmm12
    movups [rcx + 0xC0], xmm13
    movups [rcx + 0xD0], xmm14
    movups [rcx + 0xE0], xmm15
    xor eax, eax            ; first pass: return 0
    ret

global kernel_context_restore
; void kernel_context_restore(KernelResumeContext* ctx)
; Does not return to its caller: switches back to the saved kernel context,
; making the original kernel_context_save call return 1.
kernel_context_restore:
    movups xmm6, [rcx + 0x50]
    movups xmm7, [rcx + 0x60]
    movups xmm8, [rcx + 0x70]
    movups xmm9, [rcx + 0x80]
    movups xmm10, [rcx + 0x90]
    movups xmm11, [rcx + 0xA0]
    movups xmm12, [rcx + 0xB0]
    movups xmm13, [rcx + 0xC0]
    movups xmm14, [rcx + 0xD0]
    movups xmm15, [rcx + 0xE0]
    mov r11, [rcx + 0x00]   ; resume RIP (r11 is volatile: free to use)
    mov rsp, [rcx + 0x08]   ; caller's stack pointer
    mov rbp, [rcx + 0x10]
    mov rbx, [rcx + 0x18]
    mov rdi, [rcx + 0x20]
    mov rsi, [rcx + 0x28]
    mov r12, [rcx + 0x30]
    mov r13, [rcx + 0x38]
    mov r14, [rcx + 0x40]
    mov r15, [rcx + 0x48]
    mov eax, 1              ; resumed: kernel_context_save returns 1
    jmp r11                 ; resume at the saved RIP

;; ==================== Managed Exception Support ====================
;; Assembly support for NativeAOT/managed exception handling.
;; These functions handle context capture at throw site and restoration at catch site.

extern RhpThrowEx_Handler   ; C# exception dispatch handler
extern RhpThrowHwEx_Handler ; C# hardware exception handler
extern RhpRethrow_Handler   ; C# rethrow handler

; ExceptionContext structure layout (must match C# ExceptionContext):
;   0x00: Rip, 0x08: Rsp, 0x10: Rbp, 0x18: Rflags
;   0x20: Rax, 0x28: Rbx, 0x30: Rcx, 0x38: Rdx
;   0x40: Rsi, 0x48: Rdi
;   0x50: R8, 0x58: R9, 0x60: R10, 0x68: R11
;   0x70: R12, 0x78: R13, 0x80: R14, 0x88: R15
;   0x90: Cs (ushort), 0x92: Ss (ushort)
EXCEPTION_CONTEXT_SIZE equ 0x98

; void RhpThrowEx(void* exceptionObject)
; Called by compiler-generated code for: throw exception;
; Windows x64 ABI: exceptionObject in rcx
; This captures the full context at the throw site and calls the C# handler.
global RhpThrowEx
RhpThrowEx:
    ; Allocate space for ExceptionContext on stack
    sub rsp, EXCEPTION_CONTEXT_SIZE

    ; Capture context - save all registers
    ; Rip = return address (where throw instruction was)
    mov rax, [rsp + EXCEPTION_CONTEXT_SIZE]  ; return address
    mov [rsp + 0x00], rax

    ; Rsp = caller's RSP (after our stack allocation and return address)
    lea rax, [rsp + EXCEPTION_CONTEXT_SIZE + 8]
    mov [rsp + 0x08], rax

    ; Rbp
    mov [rsp + 0x10], rbp

    ; Rflags
    pushfq
    pop rax
    mov [rsp + 0x18], rax

    ; General purpose registers
    mov [rsp + 0x20], rax   ; Rax (already in rax from flags)
    mov [rsp + 0x28], rbx
    mov [rsp + 0x30], rcx   ; Rcx = exceptionObject (save it)
    mov [rsp + 0x38], rdx
    mov [rsp + 0x40], rsi
    mov [rsp + 0x48], rdi
    mov [rsp + 0x50], r8
    mov [rsp + 0x58], r9
    mov [rsp + 0x60], r10
    mov [rsp + 0x68], r11
    mov [rsp + 0x70], r12
    mov [rsp + 0x78], r13
    mov [rsp + 0x80], r14
    mov [rsp + 0x88], r15

    ; Segment registers
    mov ax, cs
    mov [rsp + 0x90], ax
    mov ax, ss
    mov [rsp + 0x92], ax

    ; Call C# handler: void RhpThrowEx_Handler(void* exceptionObject, ExceptionContext* context)
    ; rcx = exceptionObject (already there)
    ; rdx = pointer to context on stack
    mov rdx, rsp
    ; Save context pointer in r15 (callee-saved) for verification after call
    mov r15, rsp
    ; The handler is compiled C# and may use aligned SSE instructions, so make
    ; sure it is entered with an ABI-conformant stack even if the throw site
    ; (JIT-emitted code) called us with RSP 8 bytes off alignment.
    and rsp, -16
    sub rsp, 32             ; shadow space
    call RhpThrowEx_Handler
    mov rsp, r15            ; restore context pointer

    ; DEBUG: Verify RSP = saved context pointer
    cmp rsp, r15
    je .rsp_ok
    ; RSP doesn't match! Trigger breakpoint for debugging
    int3
.rsp_ok:

    ; Save context pointer again for second verification after reads
    mov r14, rsp

    ; If we return here, handler modified context to point to catch funclet
    ; NativeAOT funclets:
    ; - Are called with: RCX = exception object, RDX = frame pointer (RBP of faulting frame)
    ; - Return in RAX the address to continue execution at (after the try-catch block)
    ; We need to:
    ; 1. Call the funclet with proper args (already set in context by C# code)
    ; 2. Jump to the continuation address returned by the funclet

    ; Load handler address (funclet) and establisher frame
    mov rax, [rsp + 0x00]   ; new Rip = funclet address
    mov r11, [rsp + 0x08]   ; new Rsp = establisher frame RSP

    ; DEBUG: Verify we're reading from the right context
    ; R14 should equal RSP (both should be context pointer)
    cmp r14, rsp
    je .ctx_ok
    int3                    ; Context pointer changed!
.ctx_ok:

    ; DEBUG: Verify R11 is reasonable (not parent frame pointer which indicates wrong context)
    ; If R11 equals the context address, something is very wrong (reading wrong field)
    cmp r11, r14
    jne .rsp_value_ok
    int3                    ; R11 == context address, wrong!
.rsp_value_ok:

    ; DEBUG: Verify R11 (new RSP) is a reasonable stack address (>= 0x1000)
    cmp r11, 0x1000
    jae .rsp_not_small
    int3                    ; R11 is too small to be a valid stack address!
.rsp_not_small:

    ; Load the funclet arguments from context (set by C# handler)
    mov rcx, [rsp + 0x30]   ; Rcx = exception object
    mov rdx, [rsp + 0x10]   ; Rdx = frame pointer (RBP) - establisher frame

    ; Load callee-saved registers that funclet might need from parent frame
    mov rbx, [rsp + 0x28]
    mov rbp, [rsp + 0x10]   ; RBP = establisher frame pointer
    mov r12, [rsp + 0x70]
    mov r13, [rsp + 0x78]
    mov r14, [rsp + 0x80]
    mov r15, [rsp + 0x88]

    ; Set up stack for handler
    ; For inline handlers (not funclets), context->Rsp already points to return address
    ; Handler's RET will pop the return address and return to the original caller
    mov rsp, r11

    ; Jump directly to handler - it will RET to the original caller
    ; The C# code has set up RSP to point at the return address
    jmp rax

; void RhpRethrow()
; Called by compiler-generated code for: throw; (rethrow current exception)
; Captures context and calls C# handler which retrieves current exception from TLS.
global RhpRethrow
RhpRethrow:
    ; Allocate space for ExceptionContext on stack
    sub rsp, EXCEPTION_CONTEXT_SIZE

    ; Capture context - save all registers
    ; Rip = return address (where rethrow instruction was)
    mov rax, [rsp + EXCEPTION_CONTEXT_SIZE]
    mov [rsp + 0x00], rax

    ; Rsp = caller's RSP
    lea rax, [rsp + EXCEPTION_CONTEXT_SIZE + 8]
    mov [rsp + 0x08], rax

    ; Save all registers (same as RhpThrowEx)
    mov [rsp + 0x10], rbp
    pushfq
    pop rax
    mov [rsp + 0x18], rax
    mov [rsp + 0x20], rax
    mov [rsp + 0x28], rbx
    mov [rsp + 0x30], rcx
    mov [rsp + 0x38], rdx
    mov [rsp + 0x40], rsi
    mov [rsp + 0x48], rdi
    mov [rsp + 0x50], r8
    mov [rsp + 0x58], r9
    mov [rsp + 0x60], r10
    mov [rsp + 0x68], r11
    mov [rsp + 0x70], r12
    mov [rsp + 0x78], r13
    mov [rsp + 0x80], r14
    mov [rsp + 0x88], r15
    mov ax, cs
    mov [rsp + 0x90], ax
    mov ax, ss
    mov [rsp + 0x92], ax

    ; Call C# handler: void RhpRethrow_Handler(ExceptionContext* context)
    ; rcx = pointer to context
    mov rcx, rsp
    mov r15, rsp            ; save context pointer (callee-saved)
    ; Align the stack for the compiled-C# handler (see RhpThrowEx)
    and rsp, -16
    sub rsp, 32             ; shadow space
    call RhpRethrow_Handler
    mov rsp, r15            ; restore context pointer

    ; If we return, handler modified context - jump to handler like RhpThrowEx
    mov rax, [rsp + 0x00]   ; handler address
    mov r11, [rsp + 0x08]   ; establisher frame RSP
    mov rcx, [rsp + 0x30]   ; exception object
    mov rdx, [rsp + 0x10]   ; frame pointer (RBP)
    mov rbx, [rsp + 0x28]
    mov rbp, [rsp + 0x10]
    mov r12, [rsp + 0x70]
    mov r13, [rsp + 0x78]
    mov r14, [rsp + 0x80]
    mov r15, [rsp + 0x88]
    mov rsp, r11
    ; Jump directly to handler - it will RET to the original caller
    jmp rax

; void RhpThrowHwEx(uint exceptionCode, void* faultingIP)
; Called for hardware exceptions (null ref, divide by zero, etc.)
; Windows x64 ABI: exceptionCode in ecx, faultingIP in rdx
; Captures context and calls C# handler which creates appropriate exception object.
global RhpThrowHwEx
RhpThrowHwEx:
    ; Save exception code and faulting IP
    push rdx                ; save faultingIP
    push rcx                ; save exceptionCode (as 64-bit)

    ; Allocate space for ExceptionContext on stack
    sub rsp, EXCEPTION_CONTEXT_SIZE

    ; Capture context
    ; Rip = faulting IP (passed in rdx, now saved above)
    mov rax, [rsp + EXCEPTION_CONTEXT_SIZE + 8]  ; faultingIP from stack
    mov [rsp + 0x00], rax

    ; Rsp = caller's RSP (after our allocations)
    lea rax, [rsp + EXCEPTION_CONTEXT_SIZE + 24]  ; +8 for each push + return addr
    mov [rsp + 0x08], rax

    ; Save all registers
    mov [rsp + 0x10], rbp
    pushfq
    pop rax
    mov [rsp + 0x18], rax
    mov [rsp + 0x20], rax
    mov [rsp + 0x28], rbx
    mov rax, [rsp + EXCEPTION_CONTEXT_SIZE]       ; get original ecx (exception code)
    mov [rsp + 0x30], rax
    mov rax, [rsp + EXCEPTION_CONTEXT_SIZE + 8]   ; get original rdx (faultingIP)
    mov [rsp + 0x38], rax
    mov [rsp + 0x40], rsi
    mov [rsp + 0x48], rdi
    mov [rsp + 0x50], r8
    mov [rsp + 0x58], r9
    mov [rsp + 0x60], r10
    mov [rsp + 0x68], r11
    mov [rsp + 0x70], r12
    mov [rsp + 0x78], r13
    mov [rsp + 0x80], r14
    mov [rsp + 0x88], r15
    mov ax, cs
    mov [rsp + 0x90], ax
    mov ax, ss
    mov [rsp + 0x92], ax

    ; Call C# handler: void RhpThrowHwEx_Handler(uint exceptionCode, ExceptionContext* context)
    ; ecx = exception code (32-bit)
    mov ecx, [rsp + EXCEPTION_CONTEXT_SIZE]       ; get exception code (before alignment)
    ; rdx = pointer to context
    mov rdx, rsp
    mov r15, rsp            ; save context pointer (callee-saved)
    ; Align the stack for the compiled-C# handler (see RhpThrowEx)
    and rsp, -16
    sub rsp, 32             ; shadow space
    call RhpThrowHwEx_Handler
    mov rsp, r15            ; restore context pointer

    ; If we return, handler modified context - call funclet like RhpThrowEx
    mov rax, [rsp + 0x00]   ; funclet address
    mov r11, [rsp + 0x08]   ; establisher frame RSP
    mov rcx, [rsp + 0x30]   ; exception object (set by C# handler)
    mov rdx, [rsp + 0x10]   ; frame pointer (RBP)
    mov rbx, [rsp + 0x28]
    mov rbp, [rsp + 0x10]
    mov r12, [rsp + 0x70]
    mov r13, [rsp + 0x78]
    mov r14, [rsp + 0x80]
    mov r15, [rsp + 0x88]
    mov rsp, r11
    and rsp, ~0xF
    sub rsp, 32
    call rax
    add rsp, 32
    jmp rax

; void RhpCallCatchFunclet(void* exceptionObject, void* handlerAddress, void* framePointer)
; Transfer control to a catch funclet with proper setup
; Windows x64 ABI: exceptionObject in rcx, handlerAddress in rdx, framePointer in r8
; The catch funclet expects: rcx = exception object, rdx = frame pointer
global RhpCallCatchFunclet
RhpCallCatchFunclet:
    ; Set up for funclet call
    mov rax, rdx            ; handler address
    mov rdx, r8             ; frame pointer goes in rdx for funclet
    ; rcx already has exception object
    jmp rax                 ; tail-call to funclet

; void RhpCallFinallyFunclet(void* handlerAddress, void* framePointer)
; Transfer control to a finally funclet
; Windows x64 ABI: handlerAddress in rcx, framePointer in rdx
global RhpCallFinallyFunclet
RhpCallFinallyFunclet:
    ; Set up for funclet call
    mov rax, rcx            ; handler address
    ; rdx already has frame pointer
    call rax                ; call funclet (it returns)
    ret

;; ==================== Context Capture for GC ====================
;; Captures current thread context for GC stack root enumeration

; void capture_context(ExceptionContext* context)
; Captures all registers into the provided ExceptionContext structure.
; Windows x64 ABI: context pointer in rcx
; ExceptionContext layout (offsets in bytes):
;   0x00: Rip
;   0x08: Rsp
;   0x10: Rbp
;   0x18: Rflags
;   0x20: Rax
;   0x28: Rbx
;   0x30: Rcx
;   0x38: Rdx
;   0x40: Rsi
;   0x48: Rdi
;   0x50: R8
;   0x58: R9
;   0x60: R10
;   0x68: R11
;   0x70: R12
;   0x78: R13
;   0x80: R14
;   0x88: R15
;   0x90: Cs
;   0x92: Ss
global capture_context
capture_context:
    ; Rip = return address (instruction after call)
    mov rax, [rsp]
    mov [rcx + 0x00], rax

    ; Rsp = caller's RSP (after return address)
    lea rax, [rsp + 8]
    mov [rcx + 0x08], rax

    ; Rbp
    mov [rcx + 0x10], rbp

    ; Rflags
    pushfq
    pop rax
    mov [rcx + 0x18], rax

    ; General purpose registers
    mov [rcx + 0x20], rax   ; Rax (has flags, but that's fine - caller didn't rely on it)
    mov [rcx + 0x28], rbx
    mov [rcx + 0x30], rcx   ; Rcx (context pointer, but we're done with it)
    mov [rcx + 0x38], rdx
    mov [rcx + 0x40], rsi
    mov [rcx + 0x48], rdi
    mov [rcx + 0x50], r8
    mov [rcx + 0x58], r9
    mov [rcx + 0x60], r10
    mov [rcx + 0x68], r11
    mov [rcx + 0x70], r12
    mov [rcx + 0x78], r13
    mov [rcx + 0x80], r14
    mov [rcx + 0x88], r15

    ; Segment registers
    mov ax, cs
    mov [rcx + 0x90], ax
    mov ax, ss
    mov [rcx + 0x92], ax

    ret

;; ==================== Finally Handler Support ====================
;; Calls a finally handler with proper frame setup.
;; The finally handler is an inline handler (not a funclet) that expects
;; RBP to be set up to access the function's locals.
;; The handler ends with 'endfinally' which just does 'ret'.

; void call_finally_handler(ulong handlerAddress, ulong framePointer)
; Windows x64 ABI: handlerAddress in rcx, framePointer in rdx
;
; The finally handler accesses locals via [rbp-X], so we need to set
; RBP = framePointer. The handler ends with 'ret', so we just call it.
global call_finally_handler
call_finally_handler:
    ; Save callee-saved registers we'll modify
    push rbp
    push rbx

    ; Save arguments
    mov rax, rcx        ; handler address
    mov rbx, rdx        ; frame pointer

    ; Set RBP to the original function's frame pointer
    ; This allows the handler to access locals via [rbp-X]
    mov rbp, rbx

    ; Call the finally handler
    ; The handler code does:
    ;   <handler body accessing [rbp-X]>
    ;   ret
    ; So it just returns to us
    call rax

    ; Handler has returned via 'ret'
    ; Restore callee-saved registers
    pop rbx
    pop rbp

    ret

;; =============================================================================
;; call_filter_funclet - Call a filter funclet during exception handling
;; =============================================================================
;; Filter funclets evaluate the condition in "catch when (condition)".
;; The filter receives the exception object and returns:
;;   0 = EXCEPTION_CONTINUE_SEARCH (don't handle)
;;   1 = EXCEPTION_EXECUTE_HANDLER (handle this exception)
;;
;; The funclet prolog is: push rbp; mov rbp, rdx (rdx = parent frame pointer)
;; So we pass: rcx = exception object, rdx = parent frame pointer

; int call_filter_funclet(ulong filterAddress, ulong framePointer, ulong exceptionObject)
; Windows x64 ABI: filterAddress in rcx, framePointer in rdx, exceptionObject in r8
; Returns: filter result in eax (0 or 1)
global call_filter_funclet
call_filter_funclet:
    ; Save callee-saved registers we'll modify
    push rbp
    push rbx
    push rdi

    ; Save arguments
    mov rax, rcx        ; filter address
    mov rbx, rdx        ; frame pointer
    mov rdi, r8         ; exception object

    ; Set up arguments for the filter funclet call:
    ; The funclet prolog does: push rbp; mov rbp, rdx
    ; So rdx must contain the parent frame pointer
    ; rcx should contain the exception object (first param to filter)
    mov rdx, rbx        ; rdx = parent frame pointer for funclet prolog
    mov rcx, rdi        ; rcx = exception object (first parameter)

    ; Call the filter funclet
    ; The filter code does:
    ;   push rbp
    ;   mov rbp, rdx        ; parent frame pointer
    ;   ... evaluate condition using exception in rcx ...
    ;   ... stores result in eax (0 or 1) ...
    ;   endfilter (pops rbp and returns)
    call rax

    ; Result is in eax (filter funclet returns 0 or 1)

    ; Restore callee-saved registers
    pop rdi
    pop rbx
    pop rbp

    ret

;; ==================== SMP AP Trampoline ====================
;; Real mode trampoline code for Application Processor startup.
;; This code is copied to low memory (0x90000 = 576KB) by the BSP before sending SIPI.
;; APs execute this code in real mode, transition through protected mode to long mode,
;; and finally call the C# AP entry point.
;;
;; IMPORTANT: All data access uses ABSOLUTE addresses (0x90000 + offset) because
;; RIP-relative addressing doesn't work after copying to 0x90000.
;; The startup data is embedded within the trampoline at a known offset.
;;
;; Address choice: Must be below 1MB for SIPI (8-bit vector = page number).
;; Page allocator uses ~0x1000-0xC000 for page tables, so 0x90000 is safe.

;; Constants for trampoline memory layout
AP_TRAMPOLINE_BASE equ 0x90000

section .text

;; Export symbols for trampoline boundaries
global ap_trampoline_start, ap_trampoline_end

;; The trampoline code itself - will be copied to 0x7000
;; Note: This is 64-bit code section but we switch to 16-bit for the trampoline
BITS 16
align 4096  ; Align to page boundary for easier copying

ap_trampoline_start:
    ; ---- Real Mode (16-bit) ----
    ; We start here after SIPI. CS:IP = 0x9000:0x0000 = 0x90000
    cli
    cld

    ; Set up segments for addressing trampoline at 0x90000
    ; DS = 0x9000 so that DS:offset = 0x90000 + offset
    ; This is necessary because 16-bit offsets can't reach 0x90000 directly
    mov ax, 0x9000
    mov ds, ax
    mov es, ax
    ; Set up stack just below trampoline at 0x90000
    ; SS=0x8000, SP=0xFFF0 -> effective address = 0x80000 + 0xFFF0 = 0x8FFF0
    mov ax, 0x8000
    mov ss, ax
    mov sp, 0xFFF0

    ; DEBUG: Output '1' to serial port to show we started
    mov dx, 0x3F8
    mov al, '1'
    out dx, al

    ; Data is at fixed offset from trampoline start
    ; With DS = 0x9000, DS:offset addresses 0x90000 + offset
    ; So we just use the offset from trampoline start
    mov ebx, (ap_trampoline_data - ap_trampoline_start)

    ; DEBUG: Output '2' to show we calculated data address
    mov dx, 0x3F8
    mov al, '2'
    out dx, al

    ; Load CR3 from startup data (page tables set up by BSP)
    ; ebx contains offset, DS:ebx gives us the actual data
    mov eax, [ebx]          ; Load low 32 bits of CR3
    mov cr3, eax

    ; DEBUG: Output '3' to show CR3 loaded
    mov dx, 0x3F8
    mov al, '3'
    out dx, al

    ; Enable PAE (bit 5 of CR4)
    mov eax, cr4
    or eax, (1 << 5)        ; PAE
    mov cr4, eax

    ; DEBUG: Output '4' to show PAE enabled
    mov dx, 0x3F8
    mov al, '4'
    out dx, al

    ; Load temporary GDT for protected mode
    ; DS = 0x9000, so DS:offset addresses 0x90000 + offset
    lgdt [(ap_trampoline_gdt_ptr - ap_trampoline_start)]

    ; DEBUG: Output '5' to show GDT loaded
    mov dx, 0x3F8
    mov al, '5'
    out dx, al

    ; Enable protected mode (bit 0 of CR0)
    mov eax, cr0
    or eax, 1
    mov cr0, eax

    ; DEBUG: Output '6' to show protected mode enabled
    mov dx, 0x3F8
    mov al, '6'
    out dx, al

    ; Far jump to 32-bit protected mode code
    jmp dword 0x18:(AP_TRAMPOLINE_BASE + (ap_trampoline_32 - ap_trampoline_start))

BITS 32
ap_trampoline_32:
    ; ---- Protected Mode (32-bit) ----

    ; DEBUG: Output '7' to show we're in protected mode
    mov dx, 0x3F8
    mov al, '7'
    out dx, al

    ; Set up 32-bit data segments
    mov ax, 0x10
    mov ds, ax
    mov es, ax
    mov fs, ax
    mov gs, ax
    mov ss, ax

    ; DEBUG: Output '8' to show segments loaded
    mov dx, 0x3F8
    mov al, '8'
    out dx, al

    ; Enable long mode in IA32_EFER MSR (bit 8 = LME)
    mov ecx, 0xC0000080     ; IA32_EFER MSR
    rdmsr
    or eax, (1 << 8)        ; LME (Long Mode Enable)
    wrmsr

    ; DEBUG: Output '9' to show LME set
    mov dx, 0x3F8
    mov al, '9'
    out dx, al

    ; Enable paging (bit 31 of CR0) - this activates long mode
    mov eax, cr0
    or eax, (1 << 31)
    mov cr0, eax

    ; DEBUG: Output 'A' to show paging enabled
    mov dx, 0x3F8
    mov al, 'A'
    out dx, al

    ; Far jump to 64-bit long mode code
    jmp dword 0x08:(AP_TRAMPOLINE_BASE + (ap_trampoline_64 - ap_trampoline_start))

BITS 64
ap_trampoline_64:
    ; ---- Long Mode (64-bit) ----
    ; Use absolute addresses - RIP-relative won't work from 0x90000

    ; DEBUG: Output 'B' to show we're in long mode
    mov dx, 0x3F8
    mov al, 'B'
    out dx, al

    ; Calculate data base address
    mov rbx, AP_TRAMPOLINE_BASE + (ap_trampoline_data - ap_trampoline_start)

    ; Reload data segments with 64-bit selectors
    mov ax, 0x10
    mov ds, ax
    mov es, ax
    mov fs, ax
    mov ss, ax
    xor ax, ax
    mov gs, ax  ; Will set GS base via MSR

    ; DEBUG: Output 'C' to show segments reloaded
    mov dx, 0x3F8
    mov al, 'C'
    out dx, al

    ; Load the real 64-bit GDT (pointer from startup data at offset 8)
    mov rax, [rbx + 8]      ; gdt_ptr
    lgdt [rax]

    ; DEBUG: Output 'D' to show real GDT loaded
    mov dx, 0x3F8
    mov al, 'D'
    out dx, al

    ; Reload code segment by far return
    push qword 0x08         ; Code selector
    mov rax, AP_TRAMPOLINE_BASE + (ap_trampoline_64.reload_cs - ap_trampoline_start)
    push rax
    retfq
.reload_cs:

    ; DEBUG: Output 'E' to show CS reloaded
    mov dx, 0x3F8
    mov al, 'E'
    out dx, al

    ; Recalculate data address (registers may have been clobbered)
    mov rbx, AP_TRAMPOLINE_BASE + (ap_trampoline_data - ap_trampoline_start)

    ; Load the real IDT (pointer from startup data at offset 48)
    mov rax, [rbx + 48]     ; idt_ptr
    lidt [rax]

    ; DEBUG: Output 'e' to show IDT loaded
    mov dx, 0x3F8
    mov al, 'e'
    out dx, al

    ; Set up stack from startup data (offset 16)
    mov rsp, [rbx + 16]

    ; DEBUG: Output 'F' to show stack set up
    mov dx, 0x3F8
    mov al, 'F'
    out dx, al

    ; Set GS base to per-CPU state pointer (offset 24)
    mov ecx, 0xC0000101     ; IA32_GS_BASE MSR
    mov rax, [rbx + 24]
    mov rdx, rax
    shr rdx, 32
    wrmsr

    ; DEBUG: Output 'G' to show GS base set
    mov dx, 0x3F8
    mov al, 'G'
    out dx, al

    ; Signal that we're running (offset 40 = ap_running)
    mov dword [rbx + 40], 1
    mfence                      ; Ensure store is visible to other CPUs

    ; DEBUG: Output 'H' to show we signaled running
    mov dx, 0x3F8
    mov al, 'H'
    out dx, al

    ; Enable SSE for this AP before any C# code runs. APs start from INIT
    ; with CR4.OSFXSR=0, and the JIT/AOT code uses SSE instructions
    ; (xorps/movaps) freely; executing those with OSFXSR=0 raises #UD on
    ; real hardware and on VirtualBox. (QEMU tolerates the architectural
    ; violation, which is why this was never caught there.)
    mov rax, cr0
    and rax, ~((1 << 2) | (1 << 3)) ; clear EM (2) and TS (3)
    or rax, (1 << 1) | (1 << 5)     ; set MP (1) and NE (5)
    mov cr0, rax
    mov rax, cr4
    or rax, (1 << 9) | (1 << 10)    ; set OSFXSR (9) + OSXMMEXCPT (10)
    mov cr4, rax

    ; If the BSP enabled XSAVE/AVX (CR4.OSXSAVE), mirror XCR0 here too.
    test rax, (1 << 18)             ; OSXSAVE
    jz .no_xsave
    xor ecx, ecx                    ; XCR0
    mov eax, 0x7                    ; x87 | SSE | AVX
    xor edx, edx
    xsetbv
.no_xsave:

    ; Call the C# AP entry point
    ; First argument (rcx) = per-CPU state pointer
    mov rcx, [rbx + 24]     ; percpu (offset 24)
    mov rax, [rbx + 32]     ; entry (offset 32)

    ; DEBUG: Output data base address (rbx) and entry address (rax)
    push rax
    push rcx
    push rbx
    mov dx, 0x3F8

    ; Print "[" then rbx (data base)
    mov al, '['
    out dx, al
    mov rcx, rbx            ; Print rbx
    mov r8, 16
.print_rbx:
    rol rcx, 4
    mov al, cl
    and al, 0x0F
    cmp al, 10
    jb .digit_rbx
    add al, 'A' - 10
    jmp .out_rbx
.digit_rbx:
    add al, '0'
.out_rbx:
    out dx, al
    dec r8
    jnz .print_rbx

    ; Print "]@" then rax (entry)
    mov al, ']'
    out dx, al
    mov al, '@'
    out dx, al

    pop rbx
    mov rcx, [rbx + 32]     ; Re-read entry to print
    mov r8, 16
.print_addr:
    rol rcx, 4
    mov al, cl
    and al, 0x0F
    cmp al, 10
    jb .digit
    add al, 'A' - 10
    jmp .output
.digit:
    add al, '0'
.output:
    out dx, al
    dec r8
    jnz .print_addr
    mov al, '>'
    out dx, al
    pop rcx
    pop rax

    ; Align stack to 16-byte boundary before call (required by x64 ABI)
    and rsp, ~0xF
    sub rsp, 0x20           ; Shadow space (32 bytes), keeps 16-byte alignment

    call rax

    ; DEBUG: If we reach here, function returned unexpectedly
    mov dx, 0x3F8
    mov al, 'R'     ; 'R' for Returned
    out dx, al

    ; Should never return, but if it does, halt
.halt_loop:
    cli
    hlt
    jmp .halt_loop

;; Temporary GDT for trampoline - minimal entries for transition
align 16
ap_trampoline_gdt:
    ; Null descriptor (index 0 = 0x00)
    dq 0

    ; 64-bit Code segment (index 1 = 0x08) - for long mode
    ; Base=0, Limit=0xFFFFF, Access=0x9A (present, ring 0, code, exec/read)
    ; Flags=0xA (L=1 for 64-bit, D=0, 4KB granularity)
    dw 0xFFFF       ; Limit low
    dw 0x0000       ; Base low
    db 0x00         ; Base middle
    db 0x9A         ; Access: Present, Ring 0, Code segment, Executable, Readable
    db 0xAF         ; Flags: G=1, L=1, D=0, AVL=0 + Limit high (0xF)
    db 0x00         ; Base high

    ; Data segment (index 2 = 0x10) - 32/64-bit data
    ; Base=0, Limit=0xFFFFF, Access=0x92 (present, ring 0, data, read/write)
    dw 0xFFFF       ; Limit low
    dw 0x0000       ; Base low
    db 0x00         ; Base middle
    db 0x92         ; Access: Present, Ring 0, Data segment, Writable
    db 0xCF         ; Flags: G=1, D/B=1 (32-bit) + Limit high
    db 0x00         ; Base high

    ; 32-bit Code segment (index 3 = 0x18) - for protected mode transition
    ; Base=0, Limit=0xFFFFF, Access=0x9A (present, ring 0, code, exec/read)
    ; Flags=0xC (L=0 for 32-bit, D=1, 4KB granularity)
    dw 0xFFFF       ; Limit low
    dw 0x0000       ; Base low
    db 0x00         ; Base middle
    db 0x9A         ; Access: Present, Ring 0, Code segment, Executable, Readable
    db 0xCF         ; Flags: G=1, D=1 (32-bit), L=0, AVL=0 + Limit high (0xF)
    db 0x00         ; Base high

ap_trampoline_gdt_ptr:
    dw (ap_trampoline_gdt_ptr - ap_trampoline_gdt) - 1  ; Limit (31 bytes = 4 entries - 1)
    dd AP_TRAMPOLINE_BASE + (ap_trampoline_gdt - ap_trampoline_start) ; Base (32-bit absolute)

;; AP startup data structure - embedded in trampoline, filled by BSP
;; Layout must match ApStartupData struct in SMP.cs:
;;   offset 0:  cr3 (8 bytes)
;;   offset 8:  gdt_ptr (8 bytes)
;;   offset 16: stack (8 bytes)
;;   offset 24: percpu (8 bytes)
;;   offset 32: entry (8 bytes)
;;   offset 40: ap_running (4 bytes)
;;   offset 44: ap_id (4 bytes)
;;   offset 48: idt_ptr (8 bytes)
align 8
ap_trampoline_data:
    dq 0            ; offset 0: cr3
    dq 0            ; offset 8: gdt_ptr
    dq 0            ; offset 16: stack
    dq 0            ; offset 24: percpu
    dq 0            ; offset 32: entry
    dd 0            ; offset 40: ap_running
    dd 0            ; offset 44: ap_id
    dq 0            ; offset 48: idt_ptr

ap_trampoline_end:

BITS 64  ; Back to 64-bit for helper functions

;; Helper to get trampoline size
global get_ap_trampoline_size
get_ap_trampoline_size:
    mov rax, ap_trampoline_end - ap_trampoline_start
    ret

;; Helper to get trampoline start address (in kernel memory, before copy)
global get_ap_trampoline_start
get_ap_trampoline_start:
    lea rax, [rel ap_trampoline_start]
    ret

;; Helper to get pointer to ap_startup_data at destination (0x90000)
;; Returns pointer to the data area IN THE COPIED TRAMPOLINE at 0x90000
global get_ap_startup_data
get_ap_startup_data:
    mov rax, AP_TRAMPOLINE_BASE + (ap_trampoline_data - ap_trampoline_start)
    ret

;; ==================== Interface Dispatch Support ====================
;; Required by NativeAOT for dynamic interface dispatch

extern RhpResolveInterfaceMethod ; C# interface method resolver

; void RhpInitialDynamicInterfaceDispatch()
; Called when interface dispatch cache is empty.
; R11 = interface dispatch cell address (InterfaceDispatchCell*)
; RCX = 'this' object pointer
; Other args in RDX, R8, R9, stack
;
; The dispatch cell layout (from NativeAOT rhbinder.h):
;   [0] = m_pStub  (code pointer, initially points here)
;   [8] = m_pCache (encoded interface type and slot, or cache pointer)
;
; m_pCache encoding:
;   - If low 2 bits == 1: interface pointer is (m_pCache & ~3), slot in terminator cell
;   - If low 2 bits == 0 and value < 0x1000: vtable offset
;   - If low 2 bits == 0 and value >= 0x1000: cache pointer
;   - Slot number is stored in terminator cell (m_pStub == 0)
;
; We call RhpResolveInterfaceMethod(object, dispatchCell) which parses the cell
; and returns the function pointer. Then we call through it, preserving all args.
global RhpInitialDynamicInterfaceDispatch
RhpInitialDynamicInterfaceDispatch:
    ; Save all argument registers (we need to call the resolver then call the target)
    ; Stack layout after pushes:
    ;   [rsp+40] = rcx (this)
    ;   [rsp+32] = rdx
    ;   [rsp+24] = r8
    ;   [rsp+16] = r9
    ;   [rsp+8]  = r10
    ;   [rsp+0]  = r11 (dispatch cell)
    push rcx        ; this (also 1st arg)
    push rdx        ; 2nd arg
    push r8         ; 3rd arg
    push r9         ; 4th arg
    push r10        ; caller-saved
    push r11        ; dispatch cell pointer (save for later)

    ; Set up arguments for resolver
    ; RCX = this (already has it!)
    ; RDX = dispatch cell pointer (R11)
    mov rdx, r11

    ; Call resolver: void* RhpResolveInterfaceMethod(void* obj, InterfaceDispatchCell* pCell)
    ; Stack alignment: at stub entry RSP % 16 == 8 (call pushed the return
    ; address), and the 6 pushes above add 0 mod 16, so RSP % 16 == 8 here.
    ; The x64 ABI requires RSP % 16 == 0 at the call site, so reserve
    ; 32 bytes of shadow space plus 8 bytes of padding.
    sub rsp, 40             ; shadow space (32) + padding (8) for alignment
    call RhpResolveInterfaceMethod
    add rsp, 40

    ; RAX now contains the function pointer to call
    ; Save it temporarily
    mov r11, rax

    ; Restore all argument registers
    pop rax         ; discard saved r11
    pop rax         ; discard saved r10 (dispatch cell no longer needed)
    pop r9
    pop r8
    pop rdx
    pop rcx

    ; Tail-call to the resolved method
    jmp r11

;; ==================== SYSCALL/SYSRET Entry Point ====================
;; Fast system call entry for user-mode applications.
;;
;; On SYSCALL entry (x86-64 Linux convention):
;;   RAX = syscall number
;;   RDI = arg0
;;   RSI = arg1
;;   RDX = arg2
;;   R10 = arg3 (NOT RCX - RCX is clobbered by SYSCALL)
;;   R8  = arg4
;;   R9  = arg5
;;
;;   RCX = user RIP (saved by SYSCALL instruction)
;;   R11 = user RFLAGS (saved by SYSCALL instruction)
;;   RSP = user RSP (NOT changed by SYSCALL - must save manually!)
;;
;; Return value in RAX. SYSRET restores RIP from RCX, RFLAGS from R11.

section .data
align 16

;; Per-CPU syscall state (simple single-CPU version for now)
;; Later this should be accessed via GS segment for SMP support
global syscall_kernel_stack
syscall_kernel_stack:   dq 0    ; Kernel stack pointer for syscalls
syscall_user_stack:     dq 0    ; Saved user stack pointer

section .text

extern SyscallDispatch  ; C# syscall dispatcher

;; SYSCALL entry point - called by user-mode SYSCALL instruction
;; This function's address is written to IA32_LSTAR MSR
global syscall_entry
syscall_entry:
    ; SYSCALL has been executed:
    ; - RCX = user RIP (return address)
    ; - R11 = user RFLAGS
    ; - RSP = user RSP (unchanged!)
    ; - CS/SS loaded from STAR MSR (kernel segments)
    ; - IF cleared based on FMASK (interrupts disabled)

    ; Save user stack pointer to per-CPU area
    ; IMPORTANT: We can't use any memory operations that might page fault
    ; until we're on the kernel stack!
    mov [rel syscall_user_stack], rsp

    ; Switch to kernel stack
    mov rsp, [rel syscall_kernel_stack]

    ; If kernel stack is not set up yet, we have a problem
    test rsp, rsp
    jz .no_kernel_stack

    ; Now we're on kernel stack - safe to push
    ; Build a syscall frame on the stack:
    ;   User RIP (from RCX)
    ;   User RFLAGS (from R11)
    ;   User RSP
    ;   Syscall number (RAX)
    ;   All argument registers

    ; Save user context for SYSRET
    push rcx            ; User RIP
    push r11            ; User RFLAGS

    ; Save user RSP
    push qword [rel syscall_user_stack]

    ; Save syscall number
    push rax

    ; Save all argument registers (will be passed to C# dispatcher)
    push rdi            ; arg0
    push rsi            ; arg1
    push rdx            ; arg2
    push r10            ; arg3 (Linux uses R10 instead of RCX)
    push r8             ; arg4
    push r9             ; arg5

    ; Save callee-saved registers (C# function may use them)
    push rbx
    push rbp
    push r12
    push r13
    push r14
    push r15

    ; Save segment registers (in case kernel code needs them)
    mov ax, ds
    push rax
    mov ax, es
    push rax

    ; Ensure kernel data segment is loaded
    mov ax, 0x10        ; GdtSelectors.KernelData
    mov ds, ax
    mov es, ax

    ; Re-enable interrupts now that we're safely on kernel stack
    ; (FMASK cleared IF on syscall entry)
    sti

    ; Call C# syscall dispatcher
    ; Windows x64 ABI: args in RCX, RDX, R8, R9, then stack
    ; long SyscallDispatch(long number, long arg0, long arg1, long arg2,
    ;                      long arg3, long arg4, long arg5)
    ;
    ; Retrieve saved values from our stack frame:
    ;   [rsp+16] = es
    ;   [rsp+24] = ds
    ;   [rsp+32] = r15
    ;   [rsp+40] = r14
    ;   [rsp+48] = r13
    ;   [rsp+56] = r12
    ;   [rsp+64] = rbp
    ;   [rsp+72] = rbx
    ;   [rsp+80] = r9 (arg5)
    ;   [rsp+88] = r8 (arg4)
    ;   [rsp+96] = r10 (arg3)
    ;   [rsp+104] = rdx (arg2)
    ;   [rsp+112] = rsi (arg1)
    ;   [rsp+120] = rdi (arg0)
    ;   [rsp+128] = rax (syscall number)
    ;   [rsp+136] = user RSP
    ;   [rsp+144] = user RFLAGS
    ;   [rsp+152] = user RIP

    ; Set up arguments for C# dispatcher (Windows x64 ABI)
    ; 8 params: number, arg0-5, userRip
    mov rcx, [rsp + 128]    ; syscall number -> rcx
    mov rdx, [rsp + 120]    ; arg0 -> rdx
    mov r8,  [rsp + 112]    ; arg1 -> r8
    mov r9,  [rsp + 104]    ; arg2 -> r9

    ; Remaining args go on stack (after shadow space)
    sub rsp, 64             ; 32 shadow + 32 for 4 stack args (aligned to 16)
    mov rax, [rsp + 64 + 96]    ; arg3 (was r10)
    mov [rsp + 32], rax
    mov rax, [rsp + 64 + 88]    ; arg4 (was r8)
    mov [rsp + 40], rax
    mov rax, [rsp + 64 + 80]    ; arg5 (was r9)
    mov [rsp + 48], rax
    mov rax, [rsp + 64 + 152]   ; user RIP (8th param)
    mov [rsp + 56], rax

    call SyscallDispatch

    add rsp, 64             ; Remove shadow space and stack args

    ; RAX now contains syscall return value
    ; Save it temporarily
    mov [rsp + 128], rax    ; Store return value where syscall number was

    ; Disable interrupts before returning to user mode
    cli

    ; Restore segment registers
    pop rax
    mov es, ax
    pop rax
    mov ds, ax

    ; Restore callee-saved registers
    pop r15
    pop r14
    pop r13
    pop r12
    pop rbp
    pop rbx

    ; Skip saved args (r9, r8, r10, rdx, rsi, rdi)
    add rsp, 48

    ; Get return value
    pop rax                 ; syscall return value

    ; Get user RSP
    pop rsp                 ; Restore user stack pointer

    ; Skip user RFLAGS on stack (we'll use R11)
    ; Actually we need to load these for SYSRET
    ; Stack now has: user RFLAGS, user RIP
    ; But RSP was just restored to user stack, so we need kernel stack access

    ; Oops - we already restored RSP. Let's restructure this.
    ; Actually, let's use a different approach - save RCX and R11 values
    ; to registers before restoring RSP

    ; Backup - let me rewrite this section more carefully
    jmp .syscall_return_fixup

.no_kernel_stack:
    ; Kernel stack not initialized - return error
    ; Can't really do much here without a stack
    mov rax, -1             ; Return -ENOSYS or similar
    ; Try to return to user - hope RSP is still valid
    mov rcx, [rel syscall_user_stack]  ; This is wrong, but we're in trouble anyway
    mov r11, 0x202          ; Enable interrupts
    o64 sysret              ; REX.W prefix for 64-bit return

.syscall_return_fixup:
    ; We need to be more careful about the return sequence
    ; At this point:
    ;   RAX = return value (already set)
    ;   Stack (kernel): [user RFLAGS] [user RIP]
    ;   RSP was prematurely restored - need to fix

    ; Let's reload from the position we know
    ; Actually, let's go back and fix the logic above.
    ; For now, do a simpler approach:

    ; The problem is we need RCX=user RIP, R11=user RFLAGS, RSP=user RSP
    ; but we already popped RSP. Let's use the saved copy.

    mov rsp, [rel syscall_kernel_stack]
    ; Recalculate position - we pushed 160 bytes total
    ; Now we're back at kernel stack top, need to find our frame
    ; This is getting messy. Let me rewrite with a cleaner structure.

; Actually, let me rewrite the entire return sequence properly
; Starting fresh with a cleaner approach

global syscall_entry_v2
syscall_entry_v2:
    ; Same entry as before
    mov [rel syscall_user_stack], rsp
    mov rsp, [rel syscall_kernel_stack]
    test rsp, rsp
    jz .no_kernel_stack_v2

    ; Build frame - save everything we need for return
    ; Use a fixed layout that's easy to restore
    push rcx            ; [rsp+160] User RIP
    push r11            ; [rsp+152] User RFLAGS
    push qword [rel syscall_user_stack]  ; [rsp+144] User RSP

    ; Save syscall number and args
    push rax            ; [rsp+136] syscall number
    push rdi            ; [rsp+128] arg0
    push rsi            ; [rsp+120] arg1
    push rdx            ; [rsp+112] arg2
    push r10            ; [rsp+104] arg3
    push r8             ; [rsp+96]  arg4
    push r9             ; [rsp+88]  arg5

    ; Save callee-saved
    push rbx            ; [rsp+80]
    push rbp            ; [rsp+72]
    push r12            ; [rsp+64]
    push r13            ; [rsp+56]
    push r14            ; [rsp+48]
    push r15            ; [rsp+40]

    ; Save segments
    sub rsp, 32         ; [rsp+0..31] = shadow space + alignment
    mov ax, ds
    mov [rsp+0], ax
    mov ax, es
    mov [rsp+2], ax

    ; Load kernel segments
    mov ax, 0x10
    mov ds, ax
    mov es, ax

    ; Enable interrupts
    sti

    ; Call dispatcher - set up Windows x64 ABI args
    ; 8 params: number, arg0-5, userRip
    mov rcx, [rsp + 32 + 136]   ; syscall number
    mov rdx, [rsp + 32 + 128]   ; arg0
    mov r8,  [rsp + 32 + 120]   ; arg1
    mov r9,  [rsp + 32 + 112]   ; arg2

    ; Stack args at [rsp+32], [rsp+40], [rsp+48], [rsp+56]
    mov rax, [rsp + 32 + 104]   ; arg3
    mov [rsp + 32], rax
    mov rax, [rsp + 32 + 96]    ; arg4
    mov [rsp + 40], rax
    mov rax, [rsp + 32 + 88]    ; arg5
    mov [rsp + 48], rax
    mov rax, [rsp + 32 + 160]   ; user RIP (8th param)
    mov [rsp + 56], rax

    ; Extra shadow space already in our 32 bytes
    call SyscallDispatch

    ; Return value in RAX - save it
    mov r10, rax

    ; Disable interrupts
    cli

    ; Restore segments
    mov ax, [rsp+0]
    mov ds, ax
    mov ax, [rsp+2]
    mov es, ax

    add rsp, 32         ; Remove shadow/segment space

    ; Restore callee-saved
    pop r15
    pop r14
    pop r13
    pop r12
    pop rbp
    pop rbx

    ; Skip args (6 * 8 = 48 bytes)
    add rsp, 48

    ; Skip syscall number
    add rsp, 8

    ; Now stack has: [User RSP] [User RFLAGS] [User RIP]
    ; Load these into appropriate registers for SYSRET
    pop rsp             ; User RSP - but wait, this breaks our stack access!

    ; Hmm, this is still problematic. Let's use a different approach.
    ; Save the values to registers BEFORE restoring RSP.

.no_kernel_stack_v2:
    mov rax, -38        ; -ENOSYS
    o64 sysret          ; REX.W prefix for 64-bit return

; Third attempt - cleaner structure
global syscall_entry_final
syscall_entry_final:
    ; Save user RSP to memory (we'll retrieve it later)
    mov [rel syscall_user_stack], rsp

    ; Switch to kernel stack
    mov rsp, [rel syscall_kernel_stack]
    test rsp, rsp
    jz .emergency_return

    ; Push everything we need, in an order that makes restore easy
    ; We'll restore RCX (user RIP) and R11 (user RFLAGS) last from stack
    push qword [rel syscall_user_stack]  ; Save user RSP
    push r11                              ; Save user RFLAGS
    push rcx                              ; Save user RIP

    ; Save syscall args (we need these for the call)
    push rax            ; syscall number
    push rdi            ; arg0
    push rsi            ; arg1
    push rdx            ; arg2
    push r10            ; arg3
    push r8             ; arg4
    push r9             ; arg5

    ; Save callee-saved registers
    push rbx
    push rbp
    push r12
    push r13
    push r14
    push r15

    ; Load kernel data segment
    mov ax, 0x10
    mov ds, ax
    mov es, ax

    ; Enable interrupts
    sti

    ; Prepare call to C# dispatcher
    ; Stack layout at this point (offsets from RSP):
    ;   [rsp+0]   r15
    ;   [rsp+8]   r14
    ;   [rsp+16]  r13
    ;   [rsp+24]  r12
    ;   [rsp+32]  rbp
    ;   [rsp+40]  rbx
    ;   [rsp+48]  r9 (arg5)
    ;   [rsp+56]  r8 (arg4)
    ;   [rsp+64]  r10 (arg3)
    ;   [rsp+72]  rdx (arg2)
    ;   [rsp+80]  rsi (arg1)
    ;   [rsp+88]  rdi (arg0)
    ;   [rsp+96]  rax (syscall#)
    ;   [rsp+104] user RIP
    ;   [rsp+112] user RFLAGS
    ;   [rsp+120] user RSP

    ; Windows x64 ABI call
    ; 8 params: number, arg0-5, userRip
    ; 4 in registers (rcx, rdx, r8, r9), 4 on stack
    sub rsp, 64         ; Shadow space (32) + 4 stack args (32), 16-byte aligned

    mov rcx, [rsp + 64 + 96]    ; syscall number
    mov rdx, [rsp + 64 + 88]    ; arg0
    mov r8,  [rsp + 64 + 80]    ; arg1
    mov r9,  [rsp + 64 + 72]    ; arg2
    mov rax, [rsp + 64 + 64]    ; arg3
    mov [rsp + 32], rax
    mov rax, [rsp + 64 + 56]    ; arg4
    mov [rsp + 40], rax
    mov rax, [rsp + 64 + 48]    ; arg5
    mov [rsp + 48], rax
    mov rax, [rsp + 64 + 104]   ; user RIP (8th param)
    mov [rsp + 56], rax

    call SyscallDispatch

    add rsp, 64

    ; RAX = return value, keep it

    ; Disable interrupts before return
    cli

    ; Restore callee-saved registers
    pop r15
    pop r14
    pop r13
    pop r12
    pop rbp
    pop rbx

    ; Skip the saved arguments
    add rsp, 56         ; 7 values * 8 bytes (r9,r8,r10,rdx,rsi,rdi,syscall#)

    ; Now stack has: [user RIP] [user RFLAGS] [user RSP]
    ; We need: RCX = user RIP, R11 = user RFLAGS, RSP = user RSP, RAX = return

    pop rcx             ; User RIP -> RCX for SYSRET
    pop r11             ; User RFLAGS -> R11 for SYSRET
    pop rsp             ; User RSP

    ; RAX already has return value
    ; Use SYSRET to return to user mode (64-bit)
    ; SYSRET with REX.W (o64) will:
    ;   - Load RIP from RCX
    ;   - Load RFLAGS from R11 (lower 32 bits)
    ;   - Load CS from STAR[63:48] + 16 = 0x10 + 16 = 0x20 (UserCode), with RPL=3
    ;   - Load SS from STAR[63:48] + 8 = 0x10 + 8 = 0x18 (UserData), with RPL=3

    o64 sysret              ; REX.W prefix for 64-bit return to long mode

.emergency_return:
    ; Kernel stack not set up - can't do much
    mov rax, -38        ; -ENOSYS
    ; Restore user RSP and try to return
    mov rsp, [rel syscall_user_stack]
    ; Fake RCX and R11 - this is bad but better than crashing
    ; Actually we can't - RCX and R11 were clobbered. Halt.
    cli
    hlt

; Get syscall entry point address (for writing to IA32_LSTAR)
global get_syscall_entry
get_syscall_entry:
    lea rax, [rel syscall_entry_final]
    ret

; Set the kernel stack for syscalls (called during init)
global set_syscall_kernel_stack
set_syscall_kernel_stack:
    mov [rel syscall_kernel_stack], rcx
    ret

; Get current syscall kernel stack (for debugging)
global get_syscall_kernel_stack
get_syscall_kernel_stack:
    mov rax, [rel syscall_kernel_stack]
    ret

;; ==================== Ring 3 Test Infrastructure ====================
;; Functions to test user-mode execution and syscall handling.

section .data
align 16

;; Result storage for Ring 3 test
global ring3_test_result
ring3_test_result:      dq 0    ; Result from user-mode syscall

;; Magic values to verify execution path
RING3_TEST_MAGIC equ 0xDEADBEEF12345678

section .text

;; User-mode test code - this will be copied to a user-accessible page
;; and executed in Ring 3. It makes a syscall and returns.
;;
;; The code must be position-independent since it will be copied.
;; We use syscall number 39 (getpid) which is simple and safe.
;;
;; Entry: No arguments expected
;; Exit: Makes exit syscall with magic value as exit code

global user_mode_test_code_start
global user_mode_test_code_end

user_mode_test_code_start:
    ; We're now running in Ring 3!
    ; Make a getpid syscall to verify syscall mechanism works
    mov rax, 39             ; syscall number: getpid
    syscall                 ; RAX = pid (should be 0 for kernel process)

    ; Save the result in RBX (we'll pass it to exit)
    mov rbx, rax

    ; Make another syscall: write "U" to stdout to show we're in user mode
    ; ssize_t write(int fd, const void *buf, size_t count)
    ; Actually, we need a buffer - let's skip this for simplicity

    ; Exit with the PID as exit code (or a magic value)
    ; void exit(int status)
    mov rax, 60             ; syscall number: exit
    mov rdi, 42             ; exit code: 42 (magic number to verify)
    syscall                 ; This should not return

    ; If we get here, something went wrong
    ud2                     ; Trigger invalid opcode exception
user_mode_test_code_end:

;; Alternative simpler test - just exit immediately
global user_mode_simple_test_start
global user_mode_simple_test_end

user_mode_simple_test_start:
    ; Simplest possible test: just call exit(0x42)
    mov rax, 60             ; syscall: exit
    mov rdi, 0x42           ; exit code
    syscall
    ud2                     ; Should never reach here
user_mode_simple_test_end:

;; Get the size of user mode test code
global get_user_mode_test_size
get_user_mode_test_size:
    mov rax, user_mode_test_code_end - user_mode_test_code_start
    ret

;; Get the address of user mode test code (for copying)
global get_user_mode_test_addr
get_user_mode_test_addr:
    lea rax, [rel user_mode_test_code_start]
    ret

;; Get simple test size
global get_user_mode_simple_test_size
get_user_mode_simple_test_size:
    mov rax, user_mode_simple_test_end - user_mode_simple_test_start
    ret

;; Get simple test address
global get_user_mode_simple_test_addr
get_user_mode_simple_test_addr:
    lea rax, [rel user_mode_simple_test_start]
    ret

;; Jump to Ring 3 (user mode) using iretq
;; void jump_to_ring3(ulong userRip, ulong userRsp)
;; Windows x64 ABI: userRip in rcx, userRsp in rdx
;;
;; This function does NOT return - it transitions to Ring 3.
;; The user code should make a syscall (like exit) to return to kernel.
;;
;; For iretq we need to push (in order, bottom to top of stack):
;;   SS     (user data selector with RPL=3)
;;   RSP    (user stack pointer)
;;   RFLAGS (with IF=1 to enable interrupts)
;;   CS     (user code selector with RPL=3)
;;   RIP    (user instruction pointer)
;; Then execute iretq

global jump_to_ring3
jump_to_ring3:
    ; Disable interrupts during transition
    cli

    ; Save arguments
    mov rax, rcx            ; userRip
    mov rbx, rdx            ; userRsp

    ; Set up the iretq frame on current stack
    ; We're in Ring 0, so we can push directly

    ; SS: User data segment with RPL=3
    ; GDT selector 0x18 (UserData) | RPL 3 = 0x18 | 0x03 = 0x1B
    push qword 0x1B         ; SS

    ; RSP: User stack pointer
    push rbx                ; RSP

    ; RFLAGS: Enable interrupts (IF=1, bit 9), reserved bit 1 must be set
    ; 0x202 = IF | reserved
    push qword 0x202        ; RFLAGS

    ; CS: User code segment with RPL=3
    ; GDT selector 0x20 (UserCode) | RPL 3 = 0x20 | 0x03 = 0x23
    push qword 0x23         ; CS

    ; RIP: User instruction pointer
    push rax                ; RIP

    ; Clear all general purpose registers (security: don't leak kernel data)
    xor rax, rax
    xor rbx, rbx
    xor rcx, rcx
    xor rdx, rdx
    xor rsi, rsi
    xor rdi, rdi
    xor rbp, rbp
    xor r8, r8
    xor r9, r9
    xor r10, r10
    xor r11, r11
    xor r12, r12
    xor r13, r13
    xor r14, r14
    xor r15, r15

    ; Transition to Ring 3!
    iretq

    ; Should never reach here
    ud2

;; Jump to Ring 3 with a return value in RAX (for clone child)
;; void jump_to_ring3_with_retval(ulong userRip, ulong userRsp, ulong retval)
;; Windows x64: rcx=userRip, rdx=userRsp, r8=retval
global jump_to_ring3_with_retval
jump_to_ring3_with_retval:
    ; Disable interrupts during transition
    cli

    ; Save arguments
    mov rax, r8             ; retval -> will be in rax for user code
    mov rbx, rdx            ; userRsp

    ; Set up the iretq frame on current stack
    push qword 0x1B         ; SS (UserData | RPL 3)
    push rbx                ; RSP (user stack)
    push qword 0x202        ; RFLAGS (IF=1)
    push qword 0x23         ; CS (UserCode | RPL 3)
    push rcx                ; RIP (userRip)

    ; Clear most registers (security) but preserve rax (return value)
    xor rbx, rbx
    xor rcx, rcx
    xor rdx, rdx
    xor rsi, rsi
    xor rdi, rdi
    xor rbp, rbp
    xor r8, r8
    xor r9, r9
    xor r10, r10
    xor r11, r11
    xor r12, r12
    xor r13, r13
    xor r14, r14
    xor r15, r15

    ; Transition to Ring 3!
    iretq

    ; Should never reach here
    ud2

;; Test helper: Jump to Ring 3 and expect the code to syscall back
;; This version saves kernel state first so we can recover
;; void test_ring3_roundtrip(ulong userRip, ulong userRsp)
global test_ring3_roundtrip
test_ring3_roundtrip:
    ; The user code should call exit() syscall, which will terminate
    ; the "process" and return control. For testing, we'll just
    ; jump to Ring 3 - the syscall handler will handle the rest.
    jmp jump_to_ring3
