{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671808847608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671808847613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 16:20:47 2022 " "Processing started: Fri Dec 23 16:20:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671808847613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671808847613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671808847615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1671808848365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/timebase-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/timebase-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timebase-behav " "Found design unit 1: timebase-behav" {  } { { "../VHDL/timebase-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/timebase-behav.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808849653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808849653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/timebase.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/timebase.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 timebase " "Found entity 1: timebase" {  } { { "../VHDL/timebase.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/timebase.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808849688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808849688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftregister_9bit-behav " "Found design unit 1: shiftregister_9bit-behav" {  } { { "../VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808849718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808849718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister_9bit " "Found entity 1: shiftregister_9bit" {  } { { "../VHDL/shiftregister_9bit.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808849754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808849754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_11bit-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/shiftregister_11bit-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftregister_11bit-behav " "Found design unit 1: shiftregister_11bit-behav" {  } { { "../VHDL/shiftregister_11bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_11bit-behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808849785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808849785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/shfitregister_11bit.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/shfitregister_11bit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister_11bit " "Found entity 1: shiftregister_11bit" {  } { { "../VHDL/shfitregister_11bit.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shfitregister_11bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808849817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808849817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sendFSM-behav " "Found design unit 1: sendFSM-behav" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808849858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808849858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/sendFSM.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/sendFSM.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 sendFSM " "Found entity 1: sendFSM" {  } { { "../VHDL/sendFSM.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808849896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808849896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/mux-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/mux-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behav " "Found design unit 1: mux-behav" {  } { { "../VHDL/mux-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mux-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808849932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808849932 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../VHDL/mux.vhd " "Entity \"mux\" obtained from \"../VHDL/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "../VHDL/mux.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1671808849971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/mux.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/mux.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../VHDL/mux.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808849971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808849971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse-behav " "Found design unit 1: mouse-behav" {  } { { "../VHDL/mouse-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808850006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808850006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/mouse.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/mouse.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mouse " "Found entity 1: mouse" {  } { { "../VHDL/mouse.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808850042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808850042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_fsm-behav " "Found design unit 1: main_fsm-behav" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808850082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808850082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/main_fsm.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/main_fsm.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 main_fsm " "Found entity 1: main_fsm" {  } { { "../VHDL/main_fsm.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808850115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808850115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/flipflop.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/flipflop.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "../VHDL/flipflop.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/flipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808850149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808850149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/flipflop-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/flipflop-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behav " "Found design unit 1: flipflop-behav" {  } { { "../VHDL/flipflop-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/flipflop-behav.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808850187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808850187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/edge_detector-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/edge_detector-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-behav " "Found design unit 1: edge_detector-behav" {  } { { "../VHDL/edge_detector-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/edge_detector-behav.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808850221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808850221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/edge_detector.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/edge_detector.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../VHDL/edge_detector.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/edge_detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808850258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808850258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/counter25mhz.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/counter25mhz.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter25mhz " "Found entity 1: counter25mhz" {  } { { "../VHDL/counter25mhz.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/counter25mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808850289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808850289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/etuinstra/epo3/gwtf/VHDL/counter25mhz-behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/etuinstra/epo3/gwtf/VHDL/counter25mhz-behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter25mhz-behav " "Found design unit 1: counter25mhz-behav" {  } { { "../VHDL/counter25mhz-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/counter25mhz-behav.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808850321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808850321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/etuinstra/epo3/gwtf/quartus_DE1/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808850356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808850356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen25mhz-behaviour " "Found design unit 1: gen25mhz-behaviour" {  } { { "gen25mhz.vhd" "" { Text "/home/etuinstra/epo3/gwtf/quartus_DE1/gen25mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808850397 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen25mhz " "Found entity 1: gen25mhz" {  } { { "gen25mhz.vhd" "" { Text "/home/etuinstra/epo3/gwtf/quartus_DE1/gen25mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671808850397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671808850397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671808850975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse mouse:inst " "Elaborating entity \"mouse\" for hierarchy \"mouse:inst\"" {  } { { "top_de1.bdf" "inst" { Schematic "/home/etuinstra/epo3/gwtf/quartus_DE1/top_de1.bdf" { { 136 600 824 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851017 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit11_reg_rst mouse-behav.vhd(109) " "Verilog HDL or VHDL warning at mouse-behav.vhd(109): object \"bit11_reg_rst\" assigned a value but never read" {  } { { "../VHDL/mouse-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671808851070 "|top_de1|mouse:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset mouse-behav.vhd(122) " "VHDL Process Statement warning at mouse-behav.vhd(122): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/mouse-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851070 "|top_de1|mouse:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter25mhz mouse:inst\|counter25mhz:cnt " "Elaborating entity \"counter25mhz\" for hierarchy \"mouse:inst\|counter25mhz:cnt\"" {  } { { "../VHDL/mouse-behav.vhd" "cnt" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector mouse:inst\|edge_detector:ed " "Elaborating entity \"edge_detector\" for hierarchy \"mouse:inst\|edge_detector:ed\"" {  } { { "../VHDL/mouse-behav.vhd" "ed" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister_9bit mouse:inst\|shiftregister_9bit:sr " "Elaborating entity \"shiftregister_9bit\" for hierarchy \"mouse:inst\|shiftregister_9bit:sr\"" {  } { { "../VHDL/mouse-behav.vhd" "sr" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851126 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_new_data shiftregister_9bit-behav.vhd(17) " "VHDL Process Statement warning at shiftregister_9bit-behav.vhd(17): signal \"new_new_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851134 "|top_de1|mouse:inst2|shiftregister_9bit:sr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sendFSM mouse:inst\|sendFSM:sfsm " "Elaborating entity \"sendFSM\" for hierarchy \"mouse:inst\|sendFSM:sfsm\"" {  } { { "../VHDL/mouse-behav.vhd" "sfsm" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851148 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actBit sendFSM-behav.vhd(49) " "VHDL Process Statement warning at sendFSM-behav.vhd(49): signal \"actBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851157 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actBit sendFSM-behav.vhd(66) " "VHDL Process Statement warning at sendFSM-behav.vhd(66): signal \"actBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851157 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataToReg sendFSM-behav.vhd(28) " "VHDL Process Statement warning at sendFSM-behav.vhd(28): inferring latch(es) for signal or variable \"dataToReg\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1671808851157 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_state sendFSM-behav.vhd(28) " "VHDL Process Statement warning at sendFSM-behav.vhd(28): inferring latch(es) for signal or variable \"new_state\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1671808851157 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.waitforclockstate sendFSM-behav.vhd(28) " "Inferred latch for \"new_state.waitforclockstate\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671808851157 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.bothlowstate sendFSM-behav.vhd(28) " "Inferred latch for \"new_state.bothlowstate\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671808851158 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.clklowstate sendFSM-behav.vhd(28) " "Inferred latch for \"new_state.clklowstate\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671808851158 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_state.reset_state sendFSM-behav.vhd(28) " "Inferred latch for \"new_state.reset_state\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671808851158 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[0\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[0\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671808851158 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[1\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[1\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671808851158 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[2\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[2\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671808851158 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[3\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[3\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671808851158 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[4\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[4\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671808851158 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[5\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[5\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671808851159 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[6\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[6\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671808851159 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[7\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[7\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671808851159 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToReg\[8\] sendFSM-behav.vhd(28) " "Inferred latch for \"dataToReg\[8\]\" at sendFSM-behav.vhd(28)" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671808851159 "|top_de1|mouse:inst2|sendFSM:sfsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mouse:inst\|mux:mx " "Elaborating entity \"mux\" for hierarchy \"mouse:inst\|mux:mx\"" {  } { { "../VHDL/mouse-behav.vhd" "mx" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timebase mouse:inst\|timebase:tb " "Elaborating entity \"timebase\" for hierarchy \"mouse:inst\|timebase:tb\"" {  } { { "../VHDL/mouse-behav.vhd" "tb" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_fsm mouse:inst\|main_fsm:mfsm " "Elaborating entity \"main_fsm\" for hierarchy \"mouse:inst\|main_fsm:mfsm\"" {  } { { "../VHDL/mouse-behav.vhd" "mfsm" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851205 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(52) " "VHDL Process Statement warning at main_fsm-behav.vhd(52): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851211 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(83) " "VHDL Process Statement warning at main_fsm-behav.vhd(83): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851211 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(115) " "VHDL Process Statement warning at main_fsm-behav.vhd(115): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851211 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(148) " "VHDL Process Statement warning at main_fsm-behav.vhd(148): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851211 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(178) " "VHDL Process Statement warning at main_fsm-behav.vhd(178): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851211 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(208) " "VHDL Process Statement warning at main_fsm-behav.vhd(208): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851211 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(225) " "VHDL Process Statement warning at main_fsm-behav.vhd(225): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851211 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(226) " "VHDL Process Statement warning at main_fsm-behav.vhd(226): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851211 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(227) " "VHDL Process Statement warning at main_fsm-behav.vhd(227): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851211 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(228) " "VHDL Process Statement warning at main_fsm-behav.vhd(228): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(229) " "VHDL Process Statement warning at main_fsm-behav.vhd(229): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(244) " "VHDL Process Statement warning at main_fsm-behav.vhd(244): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(245) " "VHDL Process Statement warning at main_fsm-behav.vhd(245): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(246) " "VHDL Process Statement warning at main_fsm-behav.vhd(246): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(247) " "VHDL Process Statement warning at main_fsm-behav.vhd(247): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(248) " "VHDL Process Statement warning at main_fsm-behav.vhd(248): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(266) " "VHDL Process Statement warning at main_fsm-behav.vhd(266): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(286) " "VHDL Process Statement warning at main_fsm-behav.vhd(286): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(287) " "VHDL Process Statement warning at main_fsm-behav.vhd(287): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(288) " "VHDL Process Statement warning at main_fsm-behav.vhd(288): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(302) " "VHDL Process Statement warning at main_fsm-behav.vhd(302): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(303) " "VHDL Process Statement warning at main_fsm-behav.vhd(303): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(304) " "VHDL Process Statement warning at main_fsm-behav.vhd(304): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count15k_in main_fsm-behav.vhd(320) " "VHDL Process Statement warning at main_fsm-behav.vhd(320): signal \"count15k_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(340) " "VHDL Process Statement warning at main_fsm-behav.vhd(340): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(341) " "VHDL Process Statement warning at main_fsm-behav.vhd(341): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(342) " "VHDL Process Statement warning at main_fsm-behav.vhd(342): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(361) " "VHDL Process Statement warning at main_fsm-behav.vhd(361): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(362) " "VHDL Process Statement warning at main_fsm-behav.vhd(362): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in main_fsm-behav.vhd(363) " "VHDL Process Statement warning at main_fsm-behav.vhd(363): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851212 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "handshake_in main_fsm-behav.vhd(385) " "VHDL Process Statement warning at main_fsm-behav.vhd(385): signal \"handshake_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851213 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "handshake_in main_fsm-behav.vhd(408) " "VHDL Process Statement warning at main_fsm-behav.vhd(408): signal \"handshake_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/main_fsm-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/main_fsm-behav.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671808851213 "|top_de1|mouse:inst2|main_fsm:mfsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop mouse:inst\|flipflop:flipflop1 " "Elaborating entity \"flipflop\" for hierarchy \"mouse:inst\|flipflop:flipflop1\"" {  } { { "../VHDL/mouse-behav.vhd" "flipflop1" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister_11bit mouse:inst\|shiftregister_11bit:sr11 " "Elaborating entity \"shiftregister_11bit\" for hierarchy \"mouse:inst\|shiftregister_11bit:sr11\"" {  } { { "../VHDL/mouse-behav.vhd" "sr11" { Text "/home/etuinstra/epo3/gwtf/VHDL/mouse-behav.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen25mhz gen25mhz:inst1 " "Elaborating entity \"gen25mhz\" for hierarchy \"gen25mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "/home/etuinstra/epo3/gwtf/quartus_DE1/top_de1.bdf" { { -48 512 688 32 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851319 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mouse:inst\|sendFSM:sfsm\|dataToReg\[2\] mouse:inst\|sendFSM:sfsm\|dataToReg\[4\] " "Duplicate LATCH primitive \"mouse:inst\|sendFSM:sfsm\|dataToReg\[2\]\" merged with LATCH primitive \"mouse:inst\|sendFSM:sfsm\|dataToReg\[4\]\"" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mouse:inst\|sendFSM:sfsm\|dataToReg\[1\] mouse:inst\|sendFSM:sfsm\|dataToReg\[4\] " "Duplicate LATCH primitive \"mouse:inst\|sendFSM:sfsm\|dataToReg\[1\]\" merged with LATCH primitive \"mouse:inst\|sendFSM:sfsm\|dataToReg\[4\]\"" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mouse:inst\|sendFSM:sfsm\|dataToReg\[0\] mouse:inst\|sendFSM:sfsm\|dataToReg\[4\] " "Duplicate LATCH primitive \"mouse:inst\|sendFSM:sfsm\|dataToReg\[0\]\" merged with LATCH primitive \"mouse:inst\|sendFSM:sfsm\|dataToReg\[4\]\"" {  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671808851837 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1671808851837 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1671808851922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671808852412 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671808852412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671808852549 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671808852549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671808852549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671808852549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671808852603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 16:20:52 2022 " "Processing ended: Fri Dec 23 16:20:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671808852603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671808852603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671808852603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671808852603 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671808854389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671808854391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 16:20:53 2022 " "Processing started: Fri Dec 23 16:20:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671808854391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1671808854391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de1 -c top_de1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1671808854391 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1671808855443 ""}
{ "Info" "0" "" "Project  = de1" {  } {  } 0 0 "Project  = de1" 0 0 "Fitter" 0 0 1671808855446 ""}
{ "Info" "0" "" "Revision = top_de1" {  } {  } 0 0 "Revision = top_de1" 0 0 "Fitter" 0 0 1671808855446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1671808855633 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_de1 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top_de1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671808855659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671808855694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671808855694 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671808855886 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671808856147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671808856147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671808856147 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1671808856147 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671808856152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671808856152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671808856152 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1671808856152 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 13 " "No exact pin location assignment(s) for 2 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clkSwitch2 " "Pin clkSwitch2 not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clkSwitch2 } } } { "top_de1.bdf" "" { Schematic "/home/etuinstra/epo3/gwtf/quartus_DE1/top_de1.bdf" { { 256 880 1056 272 "clkSwitch2" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clkSwitch2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671808856183 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rst } } } { "top_de1.bdf" "" { Schematic "/home/etuinstra/epo3/gwtf/quartus_DE1/top_de1.bdf" { { 296 888 1064 312 "rst" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671808856183 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1671808856183 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1671808856272 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_de1.sdc " "Synopsys Design Constraints File file not found: 'top_de1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1671808856273 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1671808856273 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1671808856275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gen25mhz:inst1\|count\[0\]  " "Automatically promoted node gen25mhz:inst1\|count\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671808856285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen25mhz:inst1\|count\[0\]~0 " "Destination node gen25mhz:inst1\|count\[0\]~0" {  } { { "gen25mhz.vhd" "" { Text "/home/etuinstra/epo3/gwtf/quartus_DE1/gen25mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gen25mhz:inst1|count[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671808856285 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671808856285 ""}  } { { "gen25mhz.vhd" "" { Text "/home/etuinstra/epo3/gwtf/quartus_DE1/gen25mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gen25mhz:inst1|count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671808856285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mouse:inst\|sendFSM:sfsm\|state.waitforclockstate  " "Automatically promoted node mouse:inst\|sendFSM:sfsm\|state.waitforclockstate " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671808856285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:inst\|shiftregister_9bit:sr\|new_new_data\[0\] " "Destination node mouse:inst\|shiftregister_9bit:sr\|new_new_data\[0\]" {  } { { "../VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" 9 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mouse:inst|shiftregister_9bit:sr|new_new_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671808856285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:inst\|mux:mx\|dataSwitch~0 " "Destination node mouse:inst\|mux:mx\|dataSwitch~0" {  } { { "../VHDL/mux.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/mux.vhd" 8 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mouse:inst|mux:mx|dataSwitch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671808856285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:inst\|shiftregister_9bit:sr\|new_new_data~0 " "Destination node mouse:inst\|shiftregister_9bit:sr\|new_new_data~0" {  } { { "../VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" 5 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mouse:inst|shiftregister_9bit:sr|new_new_data~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671808856285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:inst\|shiftregister_9bit:sr\|new_new_data\[6\]~1 " "Destination node mouse:inst\|shiftregister_9bit:sr\|new_new_data\[6\]~1" {  } { { "../VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" 9 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mouse:inst|shiftregister_9bit:sr|new_new_data[6]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671808856285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:inst\|shiftregister_9bit:sr\|new_new_data~2 " "Destination node mouse:inst\|shiftregister_9bit:sr\|new_new_data~2" {  } { { "../VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" 5 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mouse:inst|shiftregister_9bit:sr|new_new_data~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671808856285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:inst\|shiftregister_9bit:sr\|new_new_data~3 " "Destination node mouse:inst\|shiftregister_9bit:sr\|new_new_data~3" {  } { { "../VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" 5 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mouse:inst|shiftregister_9bit:sr|new_new_data~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671808856285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:inst\|shiftregister_9bit:sr\|new_new_data~4 " "Destination node mouse:inst\|shiftregister_9bit:sr\|new_new_data~4" {  } { { "../VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" 5 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mouse:inst|shiftregister_9bit:sr|new_new_data~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671808856285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:inst\|shiftregister_9bit:sr\|new_new_data~5 " "Destination node mouse:inst\|shiftregister_9bit:sr\|new_new_data~5" {  } { { "../VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" 5 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mouse:inst|shiftregister_9bit:sr|new_new_data~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671808856285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:inst\|shiftregister_9bit:sr\|new_new_data~6 " "Destination node mouse:inst\|shiftregister_9bit:sr\|new_new_data~6" {  } { { "../VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" 5 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mouse:inst|shiftregister_9bit:sr|new_new_data~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671808856285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:inst\|shiftregister_9bit:sr\|new_new_data~7 " "Destination node mouse:inst\|shiftregister_9bit:sr\|new_new_data~7" {  } { { "../VHDL/shiftregister_9bit-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/shiftregister_9bit-behav.vhd" 5 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mouse:inst|shiftregister_9bit:sr|new_new_data~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671808856285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1671808856285 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671808856285 ""}  } { { "../VHDL/sendFSM-behav.vhd" "" { Text "/home/etuinstra/epo3/gwtf/VHDL/sendFSM-behav.vhd" 9 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mouse:inst|sendFSM:sfsm|state.waitforclockstate } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671808856285 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1671808856331 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671808856331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671808856331 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671808856332 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671808856333 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1671808856333 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1671808856333 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671808856333 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671808856344 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1671808856344 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671808856344 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1671808856346 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1671808856346 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1671808856346 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671808856347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671808856347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671808856347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 4 36 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671808856347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671808856347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 29 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671808856347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671808856347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671808856347 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1671808856347 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1671808856347 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk-switch " "Node \"clk-switch\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk-switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671808856351 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data-switch " "Node \"data-switch\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data-switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671808856351 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1671808856351 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671808856352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671808856685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671808856763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1671808856770 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1671808857116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671808857116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1671808857165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "/home/etuinstra/epo3/gwtf/quartus_DE1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1671808857645 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1671808857645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671808857829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1671808857831 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1671808857831 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1671808857839 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671808857841 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataSwitch 0 " "Pin \"dataSwitch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671808857845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkSwitch 0 " "Pin \"clkSwitch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671808857845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkSwitch2 0 " "Pin \"clkSwitch2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671808857845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rst 0 " "Pin \"rst\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671808857845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buttons\[4\] 0 " "Pin \"buttons\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671808857845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buttons\[3\] 0 " "Pin \"buttons\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671808857845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buttons\[2\] 0 " "Pin \"buttons\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671808857845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buttons\[1\] 0 " "Pin \"buttons\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671808857845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buttons\[0\] 0 " "Pin \"buttons\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671808857845 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1671808857845 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671808857918 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671808857928 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671808857993 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671808858210 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1671808858224 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1671808858225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/etuinstra/epo3/gwtf/quartus_DE1/top_de1.fit.smsg " "Generated suppressed messages file /home/etuinstra/epo3/gwtf/quartus_DE1/top_de1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1671808858312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671808858598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 16:20:58 2022 " "Processing ended: Fri Dec 23 16:20:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671808858598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671808858598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671808858598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671808858598 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1671808860102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671808860105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 16:20:59 2022 " "Processing started: Fri Dec 23 16:20:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671808860105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1671808860105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de1 -c top_de1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1671808860105 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1671808860954 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1671808860984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671808861295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 16:21:01 2022 " "Processing ended: Fri Dec 23 16:21:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671808861295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671808861295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671808861295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1671808861295 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1671808861401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1671808862836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671808862838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 16:21:02 2022 " "Processing started: Fri Dec 23 16:21:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671808862838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671808862838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de1 -c top_de1 " "Command: quartus_sta de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671808862838 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1671808863237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1671808863409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1671808863438 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1671808863438 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1671808863519 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_de1.sdc " "Synopsys Design Constraints File file not found: 'top_de1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1671808863566 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1671808863566 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gen25mhz:inst1\|count\[0\] gen25mhz:inst1\|count\[0\] " "create_clock -period 1.000 -name gen25mhz:inst1\|count\[0\] gen25mhz:inst1\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863568 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50mhz clock_50mhz " "create_clock -period 1.000 -name clock_50mhz clock_50mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863568 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mouse:inst\|sendFSM:sfsm\|state.waitforclockstate mouse:inst\|sendFSM:sfsm\|state.waitforclockstate " "create_clock -period 1.000 -name mouse:inst\|sendFSM:sfsm\|state.waitforclockstate mouse:inst\|sendFSM:sfsm\|state.waitforclockstate" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863568 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863568 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1671808863572 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1671808863604 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1671808863617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.459 " "Worst-case setup slack is -2.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.459       -10.651 mouse:inst\|sendFSM:sfsm\|state.waitforclockstate  " "   -2.459       -10.651 mouse:inst\|sendFSM:sfsm\|state.waitforclockstate " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.178       -78.634 gen25mhz:inst1\|count\[0\]  " "   -2.178       -78.634 gen25mhz:inst1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.116         0.000 clock_50mhz  " "    2.116         0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671808863624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.864 " "Worst-case hold slack is -1.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.864        -1.864 clock_50mhz  " "   -1.864        -1.864 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.142        -9.354 gen25mhz:inst1\|count\[0\]  " "   -1.142        -9.354 gen25mhz:inst1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426         0.000 mouse:inst\|sendFSM:sfsm\|state.waitforclockstate  " "    0.426         0.000 mouse:inst\|sendFSM:sfsm\|state.waitforclockstate " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671808863634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671808863643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671808863652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -2.853 clock_50mhz  " "   -1.631        -2.853 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -78.208 gen25mhz:inst1\|count\[0\]  " "   -0.611       -78.208 gen25mhz:inst1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 mouse:inst\|sendFSM:sfsm\|state.waitforclockstate  " "    0.500         0.000 mouse:inst\|sendFSM:sfsm\|state.waitforclockstate " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671808863660 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1671808863806 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1671808863807 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1671808863822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.321 " "Worst-case setup slack is -0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321        -1.166 mouse:inst\|sendFSM:sfsm\|state.waitforclockstate  " "   -0.321        -1.166 mouse:inst\|sendFSM:sfsm\|state.waitforclockstate " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314        -2.211 gen25mhz:inst1\|count\[0\]  " "   -0.314        -2.211 gen25mhz:inst1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.343         0.000 clock_50mhz  " "    1.343         0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671808863829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.043 " "Worst-case hold slack is -1.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.043        -9.077 gen25mhz:inst1\|count\[0\]  " "   -1.043        -9.077 gen25mhz:inst1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963        -0.963 clock_50mhz  " "   -0.963        -0.963 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272         0.000 mouse:inst\|sendFSM:sfsm\|state.waitforclockstate  " "    0.272         0.000 mouse:inst\|sendFSM:sfsm\|state.waitforclockstate " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671808863837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671808863845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1671808863854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -2.380 clock_50mhz  " "   -1.380        -2.380 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -64.000 gen25mhz:inst1\|count\[0\]  " "   -0.500       -64.000 gen25mhz:inst1\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 mouse:inst\|sendFSM:sfsm\|state.waitforclockstate  " "    0.500         0.000 mouse:inst\|sendFSM:sfsm\|state.waitforclockstate " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671808863867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671808863867 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1671808864009 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1671808864041 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1671808864042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671808864152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 16:21:04 2022 " "Processing ended: Fri Dec 23 16:21:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671808864152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671808864152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671808864152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671808864152 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671808864389 ""}
