/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  reg [6:0] celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_3z[0] ? celloutsig_1_2z : in_data[107];
  assign celloutsig_1_9z = ~celloutsig_1_6z;
  assign celloutsig_0_20z = ~celloutsig_0_8z;
  assign celloutsig_1_6z = in_data[105] | ~(celloutsig_1_0z);
  assign celloutsig_0_4z = celloutsig_0_1z | celloutsig_0_3z[1];
  assign celloutsig_1_13z = celloutsig_1_1z[6:4] & { celloutsig_1_12z[2:1], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_0z[6], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } & celloutsig_0_0z[5:1];
  assign celloutsig_1_0z = in_data[155:149] == in_data[159:153];
  assign celloutsig_1_18z = { celloutsig_1_16z[4:3], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_14z } > { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_1z = { in_data[7:3], celloutsig_0_0z } > { celloutsig_0_0z[5:1], celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_0z[2:0] > in_data[72:70];
  assign celloutsig_0_30z = celloutsig_0_27z[5:2] > celloutsig_0_9z[4:1];
  assign celloutsig_1_14z = { celloutsig_1_7z[4:2], celloutsig_1_5z } <= { celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_1_3z = { celloutsig_1_1z[1], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[8:7] };
  assign celloutsig_0_13z = { celloutsig_0_9z[3:0], celloutsig_0_4z } % { 1'h1, celloutsig_0_5z[3:0] };
  assign celloutsig_1_15z = { in_data[184:183], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_11z } % { 1'h1, celloutsig_1_1z[9:4], celloutsig_1_9z };
  assign celloutsig_0_31z = celloutsig_0_27z[5:3] * celloutsig_0_13z[2:0];
  assign celloutsig_1_2z = { in_data[146:144], celloutsig_1_0z } != in_data[118:115];
  assign celloutsig_1_1z = ~ in_data[164:145];
  assign celloutsig_0_8z = | { in_data[13:9], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_8z = celloutsig_1_6z & celloutsig_1_5z[2];
  assign celloutsig_1_10z = celloutsig_1_7z[4] & celloutsig_1_4z;
  assign celloutsig_1_11z = celloutsig_1_4z & celloutsig_1_5z[2];
  assign celloutsig_0_6z = celloutsig_0_0z[1] & celloutsig_0_1z;
  assign celloutsig_1_5z = { in_data[184:182], celloutsig_1_3z } >> { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_9z = { in_data[14:10], celloutsig_0_6z } >> { celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z } << { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_13z[0], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_2z } << celloutsig_1_15z[7:3];
  assign celloutsig_0_27z = in_data[29:22] >> { celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_1_7z = { celloutsig_1_1z[11:7], celloutsig_1_0z, celloutsig_1_6z } <<< { celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_5z = { in_data[66:62], celloutsig_0_2z } ~^ { celloutsig_0_0z[5:2], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_3z = celloutsig_0_0z[5:1] ^ { celloutsig_0_0z[4:1], celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[13:7];
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_19z = celloutsig_1_15z[7:1];
  assign { out_data[128], out_data[102:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
