EN led NULL /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/led.vhd sub00/vhpl00 1494767233
EN clk NULL /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/clk.vhd sub00/vhpl05 1494767231
EN cpu_top NULL /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.vhd sub00/vhpl04 1494767235
AR cpu_top behavioral /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.vhd sub00/vhpl07 1494767236
AR clk behavioral /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/clk.vhd sub00/vhpl06 1494767232
AR mcmgmt behavioral /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/mcmgmt.vhd sub00/vhpl03 1494767203
AR led behavioral /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/led.vhd sub00/vhpl01 1494767234
EN mcmgmt NULL /home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/mcmgmt.vhd sub00/vhpl02 1494767202
