Basic Testbench to verify AXI stream spec design.
Added a wishbone BFM to mimic Wishbone design. This code is incomplete , but functional.

#TOOK RTL files from : https://github.com/alexforencich/verilog-wishbone.git 
Only using axi_wb_master as of now.
#AXI STREAM spec : https://developer.arm.com/documentation/ihi0051/b 

