diff --git a/build/parts/drv/renesas_isr/renesas_pdev_iccom_isr_handler.c b/build/parts/drv/renesas_isr/renesas_pdev_iccom_isr_handler.c
new file mode 100644
index 0000000..5116060
--- /dev/null
+++ b/build/parts/drv/renesas_isr/renesas_pdev_iccom_isr_handler.c
@@ -0,0 +1,107 @@
+/***********************************************************************************************************************
+* Copyright [2022] Renesas Electronics Corporation and/or its licensors. All Rights Reserved.
+*
+* The contents of this file (the "contents") are proprietary and confidential to Renesas Electronics Corporation
+* and/or its licensors ("Renesas") and subject to statutory and contractual protections.
+*
+* Unless otherwise expressly agreed in writing between Renesas and you: 1) you may not use, copy, modify, distribute,
+* display, or perform the contents; 2) you may not use any name or mark of Renesas for advertising or publicity
+* purposes or in connection with your use of the contents; 3) RENESAS MAKES NO WARRANTY OR REPRESENTATIONS ABOUT THE
+* SUITABILITY OF THE CONTENTS FOR ANY PURPOSE; THE CONTENTS ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
+* WARRANTY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND
+* NON-INFRINGEMENT; AND 4) RENESAS SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES,
+* INCLUDING DAMAGES RESULTING FROM LOSS OF USE, DATA, OR PROJECTS, WHETHER IN AN ACTION OF CONTRACT OR TORT, ARISING
+* OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THE CONTENTS. Third-party contents included in this file may
+* be subject to different terms.
+***********************************************************************************************************************/
+/****************************************************************************
+ISR handler function for GIC problem workaround
+****************************************************************************/
+#include "renesas_isr_common.h"
+
+void rcar_pdev_iccom_isr_handler(uint16_t iid, uintptr_t param)
+{
+    int32_t ret = MCOS_EOK;
+    uint32_t* address;
+    uint32_t readbit;
+    
+    switch(iid)
+    {
+        case (123U + 32U): 
+            address = (uint32_t*)(0xffffffff00000000 + 0xe6260000 + 0x9404);
+            break;
+        case (125U + 32U): 
+            address = (uint32_t*)(0xffffffff00000000 + 0xe6260000 + 0x940C);
+            break;
+        case (127U + 32U): 
+            address = (uint32_t*)(0xffffffff00000000 + 0xe6260000 + 0x9414);
+            break;
+        case (129U + 32U): 
+            address = (uint32_t*)(0xffffffff00000000 + 0xe6260000 + 0x941C);
+            break;
+        case (131U + 32U): 
+            address = (uint32_t*)(0xffffffff00000000 + 0xe6260000 + 0xA424);
+            break;
+        case (133U + 32U): 
+            address = (uint32_t*)(0xffffffff00000000 + 0xe6260000 + 0xA42C);
+            break;
+        case (135U + 32U): 
+            address = (uint32_t*)(0xffffffff00000000 + 0xe6260000 + 0xA434);
+            break;
+        case (137U + 32U): 
+            address = (uint32_t*)(0xffffffff00000000 + 0xe6260000 + 0xA43C);
+            break;
+        case (916U + 32U): 
+            address = (uint32_t*)(0xffffffff00000000 + 0xe6260000 + 0xB504);
+            break;
+        case (918U + 32U): 
+            address = (uint32_t*)(0xffffffff00000000 + 0xe6260000 + 0xB50C);
+            break;
+        case (920U + 32U): 
+            address = (uint32_t*)(0xffffffff00000000 + 0xe6260000 + 0xB514);
+            break;
+        case (922U + 32U): 
+            address = (uint32_t*)(0xffffffff00000000 + 0xe6260000 + 0xB51C);
+            break;
+        default:
+            ret = MCOS_ENOEXS; /* refer to include/mcos/mcos.h for error code */
+        break;
+    }
+
+    if (ret != MCOS_EOK)
+    {
+        mcos_debug_printf(
+                "interrupt %d: mcos_interrupt_disable error (%d) in %s/n",
+                iid, ret, __func__);
+    }
+    else
+    {
+        /*Clear MFISAREICR.EIR bit*/
+        readbit = *(volatile uint32_t*)address;
+        readbit &= ~0x00000001;
+        *(volatile uint32_t*)address = readbit;
+        readbit = *(volatile uint32_t*)address; /* Dummy read */
+        
+        pdev_intentry_t *intentry = (pdev_intentry_t *) param;
+        struct lfs_devgetdone req;
+
+        req.code = DEV_DEVGETDONE;
+        req.type = GETDONE_NONBLOCK | (intentry->intno << 8);
+        req.ptr = (lfs_t**) intentry->itr_config.param;
+        if (intentry->itr_config.uring != NULL)
+        {
+            ret = uring_interrupt_notify_internal(intentry->itr_config.uring, &req, sizeof(struct lfs_devgetdone), true);
+        }
+        else
+        {
+            ret = mcos_rrmessage_send(intentry->itr_config.tid, DEV_DEVGETDONE, &req, sizeof(req), NULL, NULL, 0);
+        }
+
+        if (ret != MCOS_EOK)
+        {
+            mcos_debug_printf(
+                            "interrupt %d: mcos_rrmessage_send error in %s/n",
+                            iid, __func__);
+        }
+    }
+}
