$date
	Fri Feb 28 20:02:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dff $end
$var wire 1 ! Q $end
$var reg 1 " Clk $end
$var reg 1 # D $end
$var reg 1 $ rst $end
$scope module dff1 $end
$var wire 1 " Clk $end
$var wire 1 # D $end
$var wire 1 $ rst $end
$var reg 1 ! Q $end
$upscope $end
$scope task fail $end
$upscope $end
$scope task pass $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
0"
x!
$end
#1
1#
#3
0#
#5
0!
1"
#10
0"
#11
0$
#15
1"
#16
1#
#17
0#
#19
1#
#20
0"
#25
1"
#30
0"
#32
0#
#33
1#
#35
0#
1"
#40
0"
#45
1"
#48
1#
#49
0#
#50
0"
#51
1#
#55
1"
#60
0"
#64
0#
#65
1#
1"
#67
0#
#70
0"
#75
1"
#80
0"
1#
#81
0#
#83
1#
#85
1"
#90
0"
#95
1"
#96
0#
#97
1#
#99
0#
#100
0"
#105
1"
#110
0"
#112
1#
#113
0#
#115
1#
1"
#120
0"
#125
1"
#128
0#
#129
1#
#130
0"
#131
0#
#135
1"
#140
0"
#144
1#
#145
0#
1"
#147
1#
#150
0"
#155
1"
#160
0"
0#
#165
1"
