{
  "id": "cadence_eda",
  "name": "Cadence EDA Suite",
  "category": "hardware_verification",
  "subcategory": "simulation",
  "description": "Cadence digital design simulation and verification tools",
  "long_description": "Cadence EDA Suite covers simulation (Xcelium), linting, coverage, and mixed-signal verification flows. It integrates with UVM, supports SystemVerilog/VHDL, and ties into formal apps like JasperGold for unified regression automation.",
  "capabilities": [
    "rtl_simulation",
    "uvm_testbenches",
    "coverage_analysis",
    "mixed_signal_verification",
    "assertion_support",
    "waveform_debug"
  ],
  "property_types": [
    "simulation",
    "assertion",
    "coverage"
  ],
  "input_languages": [
    "systemverilog",
    "verilog",
    "vhdl",
    "sv_assertions"
  ],
  "output_formats": [
    "waveform",
    "coverage_report",
    "log"
  ],
  "installation": {
    "methods": [
      {
        "type": "commercial",
        "command": "Install via Cadence setup media"
      }
    ],
    "dependencies": [
      "license_server"
    ],
    "platforms": [
      "linux"
    ]
  },
  "documentation": {
    "official": "https://www.cadence.com/en_US/home/tools/system-design-and-verification/simulation-and-testbench.html",
    "tutorial": "https://resources.cadence.com/",
    "api_reference": "https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/formal-and-static-verification/jaspergold-formal-verification-platform.html",
    "examples": "https://community.cadence.com/"
  },
  "tactics": [
    {
      "name": "xrun",
      "description": "Unified compiler/simulator command",
      "syntax": "xrun -uvm testbench.sv",
      "when_to_use": "Running RTL/UVM regressions",
      "examples": [
        "xrun -f filelist.f -access +rwc"
      ]
    },
    {
      "name": "coverage_merge",
      "description": "Accumulate coverage across runs",
      "syntax": "imc -load cov1.ucd -load cov2.ucd -merge",
      "when_to_use": "Building coverage databases",
      "examples": [
        "imc -load regression.ucd -report"
      ]
    },
    {
      "name": "assertion_monitoring",
      "description": "Enable SVA/PSL checking during sim",
      "syntax": "xrun -assert svaext",
      "when_to_use": "Checking temporal assertions in simulation",
      "examples": [
        "xrun -assert svaext design.sv"
      ]
    }
  ],
  "error_patterns": [
    {
      "pattern": "License checkout failed",
      "meaning": "Unable to obtain tool license",
      "common_causes": [
        "License server unreachable",
        "Expired license"
      ],
      "fixes": [
        "Check LM_LICENSE_FILE",
        "Renew license",
        "Contact EDA admin"
      ]
    },
    {
      "pattern": "Elaboration errors",
      "meaning": "Compilation failed",
      "common_causes": [
        "Unsupported construct",
        "Missing include"
      ],
      "fixes": [
        "Check tool version",
        "Add vendor libraries"
      ]
    }
  ],
  "integration": {
    "dashprove_backend": true,
    "usl_property_types": [
      "simulation"
    ],
    "cli_command": "dashprove verify --backend cadence_eda"
  },
  "performance": {
    "typical_runtime": "Fast for block-level; scales with testbench size",
    "scalability": "Parallel simulation and farm integrations",
    "memory_usage": "High for large UVM environments"
  },
  "comparisons": {
    "similar_tools": [
      "vcs",
      "questa"
    ],
    "advantages": [
      "Integrated flow with Jasper",
      "Robust UVM support"
    ],
    "disadvantages": [
      "Commercial cost",
      "Linux only"
    ]
  },
  "metadata": {
    "version": "2025.06",
    "last_updated": "2025-12-22",
    "maintainer": "Cadence",
    "license": "Proprietary"
  }
}
