{"Eun Sei Park": [0.5749551877379417, ["An Optimization-Based Error Calculation for Statistical Power Estimation of CMOS Logic Circuits", ["Byunggyu Kwak", "Eun Sei Park"], "https://doi.org/10.1145/277044.277218", 4, "dac", 1998]], "Sung-Mo Kang": [0.8804953843355179, ["Layout Extraction and Verification Methodology CMOS I/O Circuits", ["Tong Li", "Sung-Mo Kang"], "https://doi.org/10.1145/277044.277129", 6, "dac", 1998]], "Chong-Min Kyung": [0.5, ["Virtual Chip: Making Functional Models Work on Real Target Systems", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", 4, "dac", 1998], ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4, "dac", 1998]], "Soonhoi Ha": [1, ["Rate Optimal VLSI Design from Data Flow Graph", ["Moonwook Oh", "Soonhoi Ha"], "", 4, "dac", 1998]]}