{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442316844129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442316844134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 15 07:34:03 2015 " "Processing started: Tue Sep 15 07:34:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442316844134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442316844134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ImportModulesExample -c ImportModulesExample " "Command: quartus_map --read_settings_files=on --write_settings_files=off ImportModulesExample -c ImportModulesExample" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442316844134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1442316844523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "child.v 1 1 " "Found 1 design units, including 1 entities, in source file child.v" { { "Info" "ISGN_ENTITY_NAME" "1 child " "Found entity 1: child" {  } { { "child.v" "" { Text "C:/CODE/Embedded Systems/ImportModulesExample/child.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442316857978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442316857978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parent.v 0 0 " "Found 0 design units, including 0 entities, in source file parent.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442316857980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parent.sv 1 1 " "Found 1 design units, including 1 entities, in source file parent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parent " "Found entity 1: parent" {  } { { "parent.sv" "" { Text "C:/CODE/Embedded Systems/ImportModulesExample/parent.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442316857981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442316857981 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "child.v(2) " "Verilog HDL error at child.v(2): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "child.v" "" { Text "C:/CODE/Embedded Systems/ImportModulesExample/child.v" 2 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Quartus II" 0 -1 1442316857982 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "child.v(3) " "Verilog HDL error at child.v(3): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "child.v" "" { Text "C:/CODE/Embedded Systems/ImportModulesExample/child.v" 3 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Quartus II" 0 -1 1442316857982 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442316858054 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 15 07:34:18 2015 " "Processing ended: Tue Sep 15 07:34:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442316858054 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442316858054 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442316858054 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442316858054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442316844129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442316844134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 15 07:34:03 2015 " "Processing started: Tue Sep 15 07:34:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442316844134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442316844134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ImportModulesExample -c ImportModulesExample " "Command: quartus_map --read_settings_files=on --write_settings_files=off ImportModulesExample -c ImportModulesExample" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442316844134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1442316844523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "child.v 1 1 " "Found 1 design units, including 1 entities, in source file child.v" { { "Info" "ISGN_ENTITY_NAME" "1 child " "Found entity 1: child" {  } { { "child.v" "" { Text "C:/CODE/Embedded Systems/ImportModulesExample/child.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442316857978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442316857978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parent.v 0 0 " "Found 0 design units, including 0 entities, in source file parent.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442316857980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parent.sv 1 1 " "Found 1 design units, including 1 entities, in source file parent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parent " "Found entity 1: parent" {  } { { "parent.sv" "" { Text "C:/CODE/Embedded Systems/ImportModulesExample/parent.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442316857981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442316857981 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "child.v(2) " "Verilog HDL error at child.v(2): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "child.v" "" { Text "C:/CODE/Embedded Systems/ImportModulesExample/child.v" 2 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Quartus II" 0 -1 1442316857982 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "child.v(3) " "Verilog HDL error at child.v(3): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "child.v" "" { Text "C:/CODE/Embedded Systems/ImportModulesExample/child.v" 3 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Quartus II" 0 -1 1442316857982 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442316858054 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 15 07:34:18 2015 " "Processing ended: Tue Sep 15 07:34:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442316858054 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442316858054 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442316858054 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442316858054 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442316858695 ""}
