

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_99_18'
================================================================
* Date:           Thu Dec 29 14:47:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.053 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_1  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_13 = alloca i32 1"   --->   Operation 5 'alloca' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%this_pMem_load_7_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_pMem_load_7"   --->   Operation 7 'read' 'this_pMem_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_pMem_load_7_read, i8192 %empty"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %i_13"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i46"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i9 %i_13" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.73ns)   --->   "%icmp_ln99 = icmp_eq  i9 %i, i9 256" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 13 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.90ns)   --->   "%add_ln99 = add i9 %i, i9 1" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 15 'add' 'add_ln99' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.inc.i46.split, void %_ZN3DPU9write_MemEPih.exit48.exitStub" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 16 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_13_cast27 = zext i9 %i" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 17 'zext' 'i_13_cast27' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp2_addr = getelementptr i4 %tmp2, i64 0, i64 %i_13_cast27" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 18 'getelementptr' 'tmp2_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.29ns)   --->   "%empty_121 = load i8 %tmp2_addr" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 19 'load' 'empty_121' <Predicate = (!icmp_ln99)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i9 %i" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 20 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln99 = store i9 %add_ln99, i9 %i_13" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 21 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.46>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_load2 = load i8192 %empty"   --->   Operation 36 'load' 'p_load2' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %p_out, i8192 %p_load2"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.05>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_load = load i8192 %empty" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 22 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 23 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.29ns)   --->   "%empty_121 = load i8 %tmp2_addr" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 24 'load' 'empty_121' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%sext_ln99 = sext i4 %empty_121" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 25 'sext' 'sext_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln99_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln99, i5 0" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 26 'bitconcatenate' 'shl_ln99_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i13 %shl_ln99_2" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 27 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%shl_ln99 = shl i8192 4294967295, i8192 %zext_ln99" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 28 'shl' 'shl_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%xor_ln99 = xor i8192 %shl_ln99, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 29 'xor' 'xor_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%and_ln99 = and i8192 %p_load, i8192 %xor_ln99" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 30 'and' 'and_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%zext_ln99_2 = zext i32 %sext_ln99" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 31 'zext' 'zext_ln99_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%shl_ln99_3 = shl i8192 %zext_ln99_2, i8192 %zext_ln99" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 32 'shl' 'shl_ln99_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.29ns) (out node of the LUT)   --->   "%or_ln99 = or i8192 %and_ln99, i8192 %shl_ln99_3" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 33 'or' 'or_ln99' <Predicate = true> <Delay = 1.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln99 = store i8192 %or_ln99, i8192 %empty" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 34 'store' 'store_ln99' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc.i46" [HLS_Final_vitis_src/dpu.cpp:99]   --->   Operation 35 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_pMem_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_13                  (alloca           ) [ 010]
empty                 (alloca           ) [ 011]
this_pMem_load_7_read (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i                     (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln99             (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln99              (add              ) [ 000]
br_ln99               (br               ) [ 000]
i_13_cast27           (zext             ) [ 000]
tmp2_addr             (getelementptr    ) [ 011]
trunc_ln99            (trunc            ) [ 011]
store_ln99            (store            ) [ 000]
p_load                (load             ) [ 000]
specloopname_ln99     (specloopname     ) [ 000]
empty_121             (load             ) [ 000]
sext_ln99             (sext             ) [ 000]
shl_ln99_2            (bitconcatenate   ) [ 000]
zext_ln99             (zext             ) [ 000]
shl_ln99              (shl              ) [ 000]
xor_ln99              (xor              ) [ 000]
and_ln99              (and              ) [ 000]
zext_ln99_2           (zext             ) [ 000]
shl_ln99_3            (shl              ) [ 000]
or_ln99               (or               ) [ 000]
store_ln99            (store            ) [ 000]
br_ln99               (br               ) [ 000]
p_load2               (load             ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_pMem_load_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem_load_7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_13_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_13/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="empty_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="this_pMem_load_7_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8192" slack="0"/>
<pin id="54" dir="0" index="1" bw="8192" slack="0"/>
<pin id="55" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_pMem_load_7_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln0_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="8192" slack="0"/>
<pin id="61" dir="0" index="2" bw="8192" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="tmp2_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="9" slack="0"/>
<pin id="69" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp2_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_121/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8192" slack="0"/>
<pin id="80" dir="0" index="1" bw="8192" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="9" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln99_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="0"/>
<pin id="93" dir="0" index="1" bw="9" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln99_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_13_cast27_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_13_cast27/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln99_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln99_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="0"/>
<pin id="114" dir="0" index="1" bw="9" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8192" slack="1"/>
<pin id="119" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln99_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln99/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="shl_ln99_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="1"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln99_2/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln99_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="13" slack="0"/>
<pin id="133" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="shl_ln99_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="33" slack="0"/>
<pin id="137" dir="0" index="1" bw="13" slack="0"/>
<pin id="138" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln99/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="xor_ln99_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8192" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln99/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="and_ln99_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8192" slack="0"/>
<pin id="149" dir="0" index="1" bw="8192" slack="0"/>
<pin id="150" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln99/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln99_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_2/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="shl_ln99_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="13" slack="0"/>
<pin id="160" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln99_3/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="or_ln99_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8192" slack="0"/>
<pin id="165" dir="0" index="1" bw="8192" slack="0"/>
<pin id="166" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln99/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln99_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8192" slack="0"/>
<pin id="171" dir="0" index="1" bw="8192" slack="1"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_load2_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8192" slack="0"/>
<pin id="176" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load2/1 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_13_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="185" class="1005" name="empty_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8192" slack="0"/>
<pin id="187" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp2_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="trunc_ln99_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="1"/>
<pin id="203" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln99 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="42" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="52" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="88" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="88" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="111"><net_src comp="88" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="97" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="72" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="134"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="131" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="117" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="141" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="120" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="131" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="147" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="157" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="174" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="181"><net_src comp="44" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="188"><net_src comp="48" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="199"><net_src comp="65" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="204"><net_src comp="108" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="124" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {1 }
 - Input state : 
	Port: dpu_keygen_Pipeline_VITIS_LOOP_99_18 : this_pMem_load_7 | {1 }
	Port: dpu_keygen_Pipeline_VITIS_LOOP_99_18 : tmp2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln99 : 2
		add_ln99 : 2
		br_ln99 : 3
		i_13_cast27 : 2
		tmp2_addr : 3
		empty_121 : 4
		trunc_ln99 : 2
		store_ln99 : 3
		p_load2 : 1
		write_ln0 : 2
	State 2
		sext_ln99 : 1
		zext_ln99 : 1
		shl_ln99 : 2
		xor_ln99 : 3
		and_ln99 : 3
		zext_ln99_2 : 2
		shl_ln99_3 : 3
		or_ln99 : 3
		store_ln99 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    xor   |          xor_ln99_fu_141         |    0    |   4096  |
|----------|----------------------------------|---------|---------|
|    and   |          and_ln99_fu_147         |    0    |   4096  |
|----------|----------------------------------|---------|---------|
|    or    |          or_ln99_fu_163          |    0    |   4096  |
|----------|----------------------------------|---------|---------|
|    shl   |          shl_ln99_fu_135         |    0    |   104   |
|          |         shl_ln99_3_fu_157        |    0    |   100   |
|----------|----------------------------------|---------|---------|
|    add   |          add_ln99_fu_97          |    0    |    16   |
|----------|----------------------------------|---------|---------|
|   icmp   |          icmp_ln99_fu_91         |    0    |    11   |
|----------|----------------------------------|---------|---------|
|   read   | this_pMem_load_7_read_read_fu_52 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |       write_ln0_write_fu_58      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        i_13_cast27_fu_103        |    0    |    0    |
|   zext   |         zext_ln99_fu_131         |    0    |    0    |
|          |        zext_ln99_2_fu_153        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |         trunc_ln99_fu_108        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |         sext_ln99_fu_120         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|         shl_ln99_2_fu_124        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |  12519  |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   empty_reg_185  |  8192  |
|   i_13_reg_178   |    9   |
| tmp2_addr_reg_196|    8   |
|trunc_ln99_reg_201|    8   |
+------------------+--------+
|       Total      |  8217  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  12519 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  8217  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  8217  |  12528 |
+-----------+--------+--------+--------+
