# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../fpu_vivado.srcs/sources_1/imports/ALU/ALU.v" \
"../../../../fpu_vivado.srcs/sources_1/imports/ALU/Addition-Subtraction.v" \
"../../../../fpu_vivado.srcs/sources_1/imports/ALU/Converter.v" \
"../../../../fpu_vivado.srcs/sources_1/imports/ALU/Division.v" \
"../../../../fpu_vivado.srcs/sources_1/imports/ALU/Iteration.v" \
"../../../../fpu_vivado.srcs/sources_1/imports/ALU/Multiplication.v" \
"../../../../fpu_vivado.srcs/sources_1/imports/ALU/Priority Encoder.v" \

sv xil_defaultlib  \
"../../../../fpu_vivado.srcs/sim_1/imports/ALU/ALU_Tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
