
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kmod_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402098 <.init>:
  402098:	stp	x29, x30, [sp, #-16]!
  40209c:	mov	x29, sp
  4020a0:	bl	4027c0 <ferror@plt+0x60>
  4020a4:	ldp	x29, x30, [sp], #16
  4020a8:	ret

Disassembly of section .plt:

00000000004020b0 <memcpy@plt-0x20>:
  4020b0:	stp	x16, x30, [sp, #-16]!
  4020b4:	adrp	x16, 439000 <ferror@plt+0x368a0>
  4020b8:	ldr	x17, [x16, #4088]
  4020bc:	add	x16, x16, #0xff8
  4020c0:	br	x17
  4020c4:	nop
  4020c8:	nop
  4020cc:	nop

00000000004020d0 <memcpy@plt>:
  4020d0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4020d4:	ldr	x17, [x16]
  4020d8:	add	x16, x16, #0x0
  4020dc:	br	x17

00000000004020e0 <memmove@plt>:
  4020e0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4020e4:	ldr	x17, [x16, #8]
  4020e8:	add	x16, x16, #0x8
  4020ec:	br	x17

00000000004020f0 <gzclose@plt>:
  4020f0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4020f4:	ldr	x17, [x16, #16]
  4020f8:	add	x16, x16, #0x10
  4020fc:	br	x17

0000000000402100 <strtok@plt>:
  402100:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402104:	ldr	x17, [x16, #24]
  402108:	add	x16, x16, #0x18
  40210c:	br	x17

0000000000402110 <strlen@plt>:
  402110:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402114:	ldr	x17, [x16, #32]
  402118:	add	x16, x16, #0x20
  40211c:	br	x17

0000000000402120 <fputs@plt>:
  402120:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402124:	ldr	x17, [x16, #40]
  402128:	add	x16, x16, #0x28
  40212c:	br	x17

0000000000402130 <syslog@plt>:
  402130:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402134:	ldr	x17, [x16, #48]
  402138:	add	x16, x16, #0x30
  40213c:	br	x17

0000000000402140 <exit@plt>:
  402140:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402144:	ldr	x17, [x16, #56]
  402148:	add	x16, x16, #0x38
  40214c:	br	x17

0000000000402150 <htonl@plt>:
  402150:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402154:	ldr	x17, [x16, #64]
  402158:	add	x16, x16, #0x40
  40215c:	br	x17

0000000000402160 <lzma_code@plt>:
  402160:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402164:	ldr	x17, [x16, #72]
  402168:	add	x16, x16, #0x48
  40216c:	br	x17

0000000000402170 <strnlen@plt>:
  402170:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402174:	ldr	x17, [x16, #80]
  402178:	add	x16, x16, #0x50
  40217c:	br	x17

0000000000402180 <secure_getenv@plt>:
  402180:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402184:	ldr	x17, [x16, #88]
  402188:	add	x16, x16, #0x58
  40218c:	br	x17

0000000000402190 <ntohl@plt>:
  402190:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402194:	ldr	x17, [x16, #96]
  402198:	add	x16, x16, #0x60
  40219c:	br	x17

00000000004021a0 <setenv@plt>:
  4021a0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4021a4:	ldr	x17, [x16, #104]
  4021a8:	add	x16, x16, #0x68
  4021ac:	br	x17

00000000004021b0 <ftell@plt>:
  4021b0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4021b4:	ldr	x17, [x16, #112]
  4021b8:	add	x16, x16, #0x70
  4021bc:	br	x17

00000000004021c0 <sprintf@plt>:
  4021c0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4021c4:	ldr	x17, [x16, #120]
  4021c8:	add	x16, x16, #0x78
  4021cc:	br	x17

00000000004021d0 <putc@plt>:
  4021d0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4021d4:	ldr	x17, [x16, #128]
  4021d8:	add	x16, x16, #0x80
  4021dc:	br	x17

00000000004021e0 <opendir@plt>:
  4021e0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4021e4:	ldr	x17, [x16, #136]
  4021e8:	add	x16, x16, #0x88
  4021ec:	br	x17

00000000004021f0 <closelog@plt>:
  4021f0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4021f4:	ldr	x17, [x16, #144]
  4021f8:	add	x16, x16, #0x90
  4021fc:	br	x17

0000000000402200 <unlinkat@plt>:
  402200:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402204:	ldr	x17, [x16, #152]
  402208:	add	x16, x16, #0x98
  40220c:	br	x17

0000000000402210 <fputc@plt>:
  402210:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402214:	ldr	x17, [x16, #160]
  402218:	add	x16, x16, #0xa0
  40221c:	br	x17

0000000000402220 <qsort@plt>:
  402220:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402224:	ldr	x17, [x16, #168]
  402228:	add	x16, x16, #0xa8
  40222c:	br	x17

0000000000402230 <asprintf@plt>:
  402230:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402234:	ldr	x17, [x16, #176]
  402238:	add	x16, x16, #0xb0
  40223c:	br	x17

0000000000402240 <gzdopen@plt>:
  402240:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402244:	ldr	x17, [x16, #184]
  402248:	add	x16, x16, #0xb8
  40224c:	br	x17

0000000000402250 <lseek@plt>:
  402250:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402254:	ldr	x17, [x16, #192]
  402258:	add	x16, x16, #0xc0
  40225c:	br	x17

0000000000402260 <snprintf@plt>:
  402260:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402264:	ldr	x17, [x16, #200]
  402268:	add	x16, x16, #0xc8
  40226c:	br	x17

0000000000402270 <fclose@plt>:
  402270:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402274:	ldr	x17, [x16, #208]
  402278:	add	x16, x16, #0xd0
  40227c:	br	x17

0000000000402280 <getpid@plt>:
  402280:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402284:	ldr	x17, [x16, #216]
  402288:	add	x16, x16, #0xd8
  40228c:	br	x17

0000000000402290 <strtok_r@plt>:
  402290:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402294:	ldr	x17, [x16, #224]
  402298:	add	x16, x16, #0xe0
  40229c:	br	x17

00000000004022a0 <fopen@plt>:
  4022a0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4022a4:	ldr	x17, [x16, #232]
  4022a8:	add	x16, x16, #0xe8
  4022ac:	br	x17

00000000004022b0 <malloc@plt>:
  4022b0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4022b4:	ldr	x17, [x16, #240]
  4022b8:	add	x16, x16, #0xf0
  4022bc:	br	x17

00000000004022c0 <open@plt>:
  4022c0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4022c4:	ldr	x17, [x16, #248]
  4022c8:	add	x16, x16, #0xf8
  4022cc:	br	x17

00000000004022d0 <strncmp@plt>:
  4022d0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4022d4:	ldr	x17, [x16, #256]
  4022d8:	add	x16, x16, #0x100
  4022dc:	br	x17

00000000004022e0 <__libc_start_main@plt>:
  4022e0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4022e4:	ldr	x17, [x16, #264]
  4022e8:	add	x16, x16, #0x108
  4022ec:	br	x17

00000000004022f0 <memset@plt>:
  4022f0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4022f4:	ldr	x17, [x16, #272]
  4022f8:	add	x16, x16, #0x110
  4022fc:	br	x17

0000000000402300 <fdopen@plt>:
  402300:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402304:	ldr	x17, [x16, #280]
  402308:	add	x16, x16, #0x118
  40230c:	br	x17

0000000000402310 <gettimeofday@plt>:
  402310:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402314:	ldr	x17, [x16, #288]
  402318:	add	x16, x16, #0x120
  40231c:	br	x17

0000000000402320 <calloc@plt>:
  402320:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402324:	ldr	x17, [x16, #296]
  402328:	add	x16, x16, #0x128
  40232c:	br	x17

0000000000402330 <bsearch@plt>:
  402330:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402334:	ldr	x17, [x16, #304]
  402338:	add	x16, x16, #0x130
  40233c:	br	x17

0000000000402340 <readdir@plt>:
  402340:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402344:	ldr	x17, [x16, #312]
  402348:	add	x16, x16, #0x138
  40234c:	br	x17

0000000000402350 <realloc@plt>:
  402350:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402354:	ldr	x17, [x16, #320]
  402358:	add	x16, x16, #0x140
  40235c:	br	x17

0000000000402360 <system@plt>:
  402360:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402364:	ldr	x17, [x16, #328]
  402368:	add	x16, x16, #0x148
  40236c:	br	x17

0000000000402370 <strdup@plt>:
  402370:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402374:	ldr	x17, [x16, #336]
  402378:	add	x16, x16, #0x150
  40237c:	br	x17

0000000000402380 <closedir@plt>:
  402380:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402384:	ldr	x17, [x16, #344]
  402388:	add	x16, x16, #0x158
  40238c:	br	x17

0000000000402390 <getc_unlocked@plt>:
  402390:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402394:	ldr	x17, [x16, #352]
  402398:	add	x16, x16, #0x160
  40239c:	br	x17

00000000004023a0 <strerror@plt>:
  4023a0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4023a4:	ldr	x17, [x16, #360]
  4023a8:	add	x16, x16, #0x168
  4023ac:	br	x17

00000000004023b0 <close@plt>:
  4023b0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4023b4:	ldr	x17, [x16, #368]
  4023b8:	add	x16, x16, #0x170
  4023bc:	br	x17

00000000004023c0 <gzread@plt>:
  4023c0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4023c4:	ldr	x17, [x16, #376]
  4023c8:	add	x16, x16, #0x178
  4023cc:	br	x17

00000000004023d0 <strrchr@plt>:
  4023d0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4023d4:	ldr	x17, [x16, #384]
  4023d8:	add	x16, x16, #0x180
  4023dc:	br	x17

00000000004023e0 <__gmon_start__@plt>:
  4023e0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4023e4:	ldr	x17, [x16, #392]
  4023e8:	add	x16, x16, #0x188
  4023ec:	br	x17

00000000004023f0 <fdopendir@plt>:
  4023f0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4023f4:	ldr	x17, [x16, #400]
  4023f8:	add	x16, x16, #0x190
  4023fc:	br	x17

0000000000402400 <write@plt>:
  402400:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402404:	ldr	x17, [x16, #408]
  402408:	add	x16, x16, #0x198
  40240c:	br	x17

0000000000402410 <fseek@plt>:
  402410:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402414:	ldr	x17, [x16, #416]
  402418:	add	x16, x16, #0x1a0
  40241c:	br	x17

0000000000402420 <abort@plt>:
  402420:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402424:	ldr	x17, [x16, #424]
  402428:	add	x16, x16, #0x1a8
  40242c:	br	x17

0000000000402430 <openlog@plt>:
  402430:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402434:	ldr	x17, [x16, #432]
  402438:	add	x16, x16, #0x1b0
  40243c:	br	x17

0000000000402440 <puts@plt>:
  402440:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402444:	ldr	x17, [x16, #440]
  402448:	add	x16, x16, #0x1b8
  40244c:	br	x17

0000000000402450 <lzma_stream_decoder@plt>:
  402450:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402454:	ldr	x17, [x16, #448]
  402458:	add	x16, x16, #0x1c0
  40245c:	br	x17

0000000000402460 <memcmp@plt>:
  402460:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402464:	ldr	x17, [x16, #456]
  402468:	add	x16, x16, #0x1c8
  40246c:	br	x17

0000000000402470 <strsep@plt>:
  402470:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402474:	ldr	x17, [x16, #464]
  402478:	add	x16, x16, #0x1d0
  40247c:	br	x17

0000000000402480 <getopt_long@plt>:
  402480:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402484:	ldr	x17, [x16, #472]
  402488:	add	x16, x16, #0x1d8
  40248c:	br	x17

0000000000402490 <lzma_end@plt>:
  402490:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402494:	ldr	x17, [x16, #480]
  402498:	add	x16, x16, #0x1e0
  40249c:	br	x17

00000000004024a0 <strcmp@plt>:
  4024a0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4024a4:	ldr	x17, [x16, #488]
  4024a8:	add	x16, x16, #0x1e8
  4024ac:	br	x17

00000000004024b0 <basename@plt>:
  4024b0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4024b4:	ldr	x17, [x16, #496]
  4024b8:	add	x16, x16, #0x1f0
  4024bc:	br	x17

00000000004024c0 <__ctype_b_loc@plt>:
  4024c0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4024c4:	ldr	x17, [x16, #504]
  4024c8:	add	x16, x16, #0x1f8
  4024cc:	br	x17

00000000004024d0 <mmap@plt>:
  4024d0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4024d4:	ldr	x17, [x16, #512]
  4024d8:	add	x16, x16, #0x200
  4024dc:	br	x17

00000000004024e0 <strtol@plt>:
  4024e0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4024e4:	ldr	x17, [x16, #520]
  4024e8:	add	x16, x16, #0x208
  4024ec:	br	x17

00000000004024f0 <fread@plt>:
  4024f0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4024f4:	ldr	x17, [x16, #528]
  4024f8:	add	x16, x16, #0x210
  4024fc:	br	x17

0000000000402500 <gzerror@plt>:
  402500:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402504:	ldr	x17, [x16, #536]
  402508:	add	x16, x16, #0x218
  40250c:	br	x17

0000000000402510 <free@plt>:
  402510:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402514:	ldr	x17, [x16, #544]
  402518:	add	x16, x16, #0x220
  40251c:	br	x17

0000000000402520 <renameat@plt>:
  402520:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402524:	ldr	x17, [x16, #552]
  402528:	add	x16, x16, #0x228
  40252c:	br	x17

0000000000402530 <vasprintf@plt>:
  402530:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402534:	ldr	x17, [x16, #560]
  402538:	add	x16, x16, #0x230
  40253c:	br	x17

0000000000402540 <strchr@plt>:
  402540:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402544:	ldr	x17, [x16, #568]
  402548:	add	x16, x16, #0x238
  40254c:	br	x17

0000000000402550 <strtoull@plt>:
  402550:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402554:	ldr	x17, [x16, #576]
  402558:	add	x16, x16, #0x240
  40255c:	br	x17

0000000000402560 <init_module@plt>:
  402560:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402564:	ldr	x17, [x16, #584]
  402568:	add	x16, x16, #0x248
  40256c:	br	x17

0000000000402570 <fwrite@plt>:
  402570:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402574:	ldr	x17, [x16, #592]
  402578:	add	x16, x16, #0x250
  40257c:	br	x17

0000000000402580 <fnmatch@plt>:
  402580:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402584:	ldr	x17, [x16, #600]
  402588:	add	x16, x16, #0x258
  40258c:	br	x17

0000000000402590 <munmap@plt>:
  402590:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402594:	ldr	x17, [x16, #608]
  402598:	add	x16, x16, #0x260
  40259c:	br	x17

00000000004025a0 <fflush@plt>:
  4025a0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4025a4:	ldr	x17, [x16, #616]
  4025a8:	add	x16, x16, #0x268
  4025ac:	br	x17

00000000004025b0 <strcpy@plt>:
  4025b0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4025b4:	ldr	x17, [x16, #624]
  4025b8:	add	x16, x16, #0x270
  4025bc:	br	x17

00000000004025c0 <dirfd@plt>:
  4025c0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4025c4:	ldr	x17, [x16, #632]
  4025c8:	add	x16, x16, #0x278
  4025cc:	br	x17

00000000004025d0 <unsetenv@plt>:
  4025d0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4025d4:	ldr	x17, [x16, #640]
  4025d8:	add	x16, x16, #0x280
  4025dc:	br	x17

00000000004025e0 <get_current_dir_name@plt>:
  4025e0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4025e4:	ldr	x17, [x16, #648]
  4025e8:	add	x16, x16, #0x288
  4025ec:	br	x17

00000000004025f0 <read@plt>:
  4025f0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4025f4:	ldr	x17, [x16, #656]
  4025f8:	add	x16, x16, #0x290
  4025fc:	br	x17

0000000000402600 <__fxstat@plt>:
  402600:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402604:	ldr	x17, [x16, #664]
  402608:	add	x16, x16, #0x298
  40260c:	br	x17

0000000000402610 <strstr@plt>:
  402610:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402614:	ldr	x17, [x16, #672]
  402618:	add	x16, x16, #0x2a0
  40261c:	br	x17

0000000000402620 <__isoc99_sscanf@plt>:
  402620:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402624:	ldr	x17, [x16, #680]
  402628:	add	x16, x16, #0x2a8
  40262c:	br	x17

0000000000402630 <regexec@plt>:
  402630:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402634:	ldr	x17, [x16, #688]
  402638:	add	x16, x16, #0x2b0
  40263c:	br	x17

0000000000402640 <regfree@plt>:
  402640:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402644:	ldr	x17, [x16, #696]
  402648:	add	x16, x16, #0x2b8
  40264c:	br	x17

0000000000402650 <regcomp@plt>:
  402650:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402654:	ldr	x17, [x16, #704]
  402658:	add	x16, x16, #0x2c0
  40265c:	br	x17

0000000000402660 <strcspn@plt>:
  402660:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402664:	ldr	x17, [x16, #712]
  402668:	add	x16, x16, #0x2c8
  40266c:	br	x17

0000000000402670 <vfprintf@plt>:
  402670:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402674:	ldr	x17, [x16, #720]
  402678:	add	x16, x16, #0x2d0
  40267c:	br	x17

0000000000402680 <openat@plt>:
  402680:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402684:	ldr	x17, [x16, #728]
  402688:	add	x16, x16, #0x2d8
  40268c:	br	x17

0000000000402690 <printf@plt>:
  402690:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402694:	ldr	x17, [x16, #736]
  402698:	add	x16, x16, #0x2e0
  40269c:	br	x17

00000000004026a0 <__assert_fail@plt>:
  4026a0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4026a4:	ldr	x17, [x16, #744]
  4026a8:	add	x16, x16, #0x2e8
  4026ac:	br	x17

00000000004026b0 <__errno_location@plt>:
  4026b0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4026b4:	ldr	x17, [x16, #752]
  4026b8:	add	x16, x16, #0x2f0
  4026bc:	br	x17

00000000004026c0 <uname@plt>:
  4026c0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4026c4:	ldr	x17, [x16, #760]
  4026c8:	add	x16, x16, #0x2f8
  4026cc:	br	x17

00000000004026d0 <getenv@plt>:
  4026d0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4026d4:	ldr	x17, [x16, #768]
  4026d8:	add	x16, x16, #0x300
  4026dc:	br	x17

00000000004026e0 <putchar@plt>:
  4026e0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4026e4:	ldr	x17, [x16, #776]
  4026e8:	add	x16, x16, #0x308
  4026ec:	br	x17

00000000004026f0 <__xstat@plt>:
  4026f0:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  4026f4:	ldr	x17, [x16, #784]
  4026f8:	add	x16, x16, #0x310
  4026fc:	br	x17

0000000000402700 <syscall@plt>:
  402700:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402704:	ldr	x17, [x16, #792]
  402708:	add	x16, x16, #0x318
  40270c:	br	x17

0000000000402710 <mkdir@plt>:
  402710:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402714:	ldr	x17, [x16, #800]
  402718:	add	x16, x16, #0x320
  40271c:	br	x17

0000000000402720 <fprintf@plt>:
  402720:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402724:	ldr	x17, [x16, #808]
  402728:	add	x16, x16, #0x328
  40272c:	br	x17

0000000000402730 <fgets@plt>:
  402730:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402734:	ldr	x17, [x16, #816]
  402738:	add	x16, x16, #0x330
  40273c:	br	x17

0000000000402740 <delete_module@plt>:
  402740:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402744:	ldr	x17, [x16, #824]
  402748:	add	x16, x16, #0x338
  40274c:	br	x17

0000000000402750 <__fxstatat@plt>:
  402750:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402754:	ldr	x17, [x16, #832]
  402758:	add	x16, x16, #0x340
  40275c:	br	x17

0000000000402760 <ferror@plt>:
  402760:	adrp	x16, 43a000 <ferror@plt+0x378a0>
  402764:	ldr	x17, [x16, #840]
  402768:	add	x16, x16, #0x348
  40276c:	br	x17

Disassembly of section .text:

0000000000402770 <.text>:
  402770:	mov	x29, #0x0                   	// #0
  402774:	mov	x30, #0x0                   	// #0
  402778:	mov	x5, x0
  40277c:	ldr	x1, [sp]
  402780:	add	x2, sp, #0x8
  402784:	mov	x6, sp
  402788:	movz	x0, #0x0, lsl #48
  40278c:	movk	x0, #0x0, lsl #32
  402790:	movk	x0, #0x40, lsl #16
  402794:	movk	x0, #0x2d20
  402798:	movz	x3, #0x0, lsl #48
  40279c:	movk	x3, #0x0, lsl #32
  4027a0:	movk	x3, #0x41, lsl #16
  4027a4:	movk	x3, #0xf438
  4027a8:	movz	x4, #0x0, lsl #48
  4027ac:	movk	x4, #0x0, lsl #32
  4027b0:	movk	x4, #0x41, lsl #16
  4027b4:	movk	x4, #0xf4b8
  4027b8:	bl	4022e0 <__libc_start_main@plt>
  4027bc:	bl	402420 <abort@plt>
  4027c0:	adrp	x0, 439000 <ferror@plt+0x368a0>
  4027c4:	ldr	x0, [x0, #4064]
  4027c8:	cbz	x0, 4027d0 <ferror@plt+0x70>
  4027cc:	b	4023e0 <__gmon_start__@plt>
  4027d0:	ret
  4027d4:	stp	x29, x30, [sp, #-32]!
  4027d8:	mov	x29, sp
  4027dc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4027e0:	add	x0, x0, #0x458
  4027e4:	str	x0, [sp, #24]
  4027e8:	ldr	x0, [sp, #24]
  4027ec:	str	x0, [sp, #24]
  4027f0:	ldr	x1, [sp, #24]
  4027f4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4027f8:	add	x0, x0, #0x458
  4027fc:	cmp	x1, x0
  402800:	b.eq	40283c <ferror@plt+0xdc>  // b.none
  402804:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402808:	add	x0, x0, #0x510
  40280c:	ldr	x0, [x0]
  402810:	str	x0, [sp, #16]
  402814:	ldr	x0, [sp, #16]
  402818:	str	x0, [sp, #16]
  40281c:	ldr	x0, [sp, #16]
  402820:	cmp	x0, #0x0
  402824:	b.eq	402840 <ferror@plt+0xe0>  // b.none
  402828:	ldr	x1, [sp, #16]
  40282c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402830:	add	x0, x0, #0x458
  402834:	blr	x1
  402838:	b	402840 <ferror@plt+0xe0>
  40283c:	nop
  402840:	ldp	x29, x30, [sp], #32
  402844:	ret
  402848:	stp	x29, x30, [sp, #-48]!
  40284c:	mov	x29, sp
  402850:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402854:	add	x0, x0, #0x458
  402858:	str	x0, [sp, #40]
  40285c:	ldr	x0, [sp, #40]
  402860:	str	x0, [sp, #40]
  402864:	ldr	x1, [sp, #40]
  402868:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40286c:	add	x0, x0, #0x458
  402870:	sub	x0, x1, x0
  402874:	asr	x0, x0, #3
  402878:	lsr	x1, x0, #63
  40287c:	add	x0, x1, x0
  402880:	asr	x0, x0, #1
  402884:	str	x0, [sp, #32]
  402888:	ldr	x0, [sp, #32]
  40288c:	cmp	x0, #0x0
  402890:	b.eq	4028d0 <ferror@plt+0x170>  // b.none
  402894:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402898:	add	x0, x0, #0x518
  40289c:	ldr	x0, [x0]
  4028a0:	str	x0, [sp, #24]
  4028a4:	ldr	x0, [sp, #24]
  4028a8:	str	x0, [sp, #24]
  4028ac:	ldr	x0, [sp, #24]
  4028b0:	cmp	x0, #0x0
  4028b4:	b.eq	4028d4 <ferror@plt+0x174>  // b.none
  4028b8:	ldr	x2, [sp, #24]
  4028bc:	ldr	x1, [sp, #32]
  4028c0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4028c4:	add	x0, x0, #0x458
  4028c8:	blr	x2
  4028cc:	b	4028d4 <ferror@plt+0x174>
  4028d0:	nop
  4028d4:	ldp	x29, x30, [sp], #48
  4028d8:	ret
  4028dc:	stp	x29, x30, [sp, #-16]!
  4028e0:	mov	x29, sp
  4028e4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4028e8:	add	x0, x0, #0x480
  4028ec:	ldrb	w0, [x0]
  4028f0:	and	x0, x0, #0xff
  4028f4:	cmp	x0, #0x0
  4028f8:	b.ne	402914 <ferror@plt+0x1b4>  // b.any
  4028fc:	bl	4027d4 <ferror@plt+0x74>
  402900:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402904:	add	x0, x0, #0x480
  402908:	mov	w1, #0x1                   	// #1
  40290c:	strb	w1, [x0]
  402910:	b	402918 <ferror@plt+0x1b8>
  402914:	nop
  402918:	ldp	x29, x30, [sp], #16
  40291c:	ret
  402920:	stp	x29, x30, [sp, #-16]!
  402924:	mov	x29, sp
  402928:	bl	402848 <ferror@plt+0xe8>
  40292c:	nop
  402930:	ldp	x29, x30, [sp], #16
  402934:	ret
  402938:	stp	x29, x30, [sp, #-48]!
  40293c:	mov	x29, sp
  402940:	str	w0, [sp, #28]
  402944:	str	x1, [sp, #16]
  402948:	ldr	x0, [sp, #16]
  40294c:	ldr	x0, [x0]
  402950:	bl	4024b0 <basename@plt>
  402954:	mov	x1, x0
  402958:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  40295c:	add	x0, x0, #0x550
  402960:	bl	402690 <printf@plt>
  402964:	str	xzr, [sp, #40]
  402968:	b	4029d0 <ferror@plt+0x270>
  40296c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402970:	add	x0, x0, #0x350
  402974:	ldr	x1, [sp, #40]
  402978:	ldr	x0, [x0, x1, lsl #3]
  40297c:	ldr	x0, [x0, #16]
  402980:	cmp	x0, #0x0
  402984:	b.eq	4029c4 <ferror@plt+0x264>  // b.none
  402988:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40298c:	add	x0, x0, #0x350
  402990:	ldr	x1, [sp, #40]
  402994:	ldr	x0, [x0, x1, lsl #3]
  402998:	ldr	x3, [x0]
  40299c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4029a0:	add	x0, x0, #0x350
  4029a4:	ldr	x1, [sp, #40]
  4029a8:	ldr	x0, [x0, x1, lsl #3]
  4029ac:	ldr	x0, [x0, #16]
  4029b0:	mov	x2, x0
  4029b4:	mov	x1, x3
  4029b8:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4029bc:	add	x0, x0, #0x610
  4029c0:	bl	402690 <printf@plt>
  4029c4:	ldr	x0, [sp, #40]
  4029c8:	add	x0, x0, #0x1
  4029cc:	str	x0, [sp, #40]
  4029d0:	ldr	x0, [sp, #40]
  4029d4:	cmp	x0, #0x2
  4029d8:	b.ls	40296c <ferror@plt+0x20c>  // b.plast
  4029dc:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4029e0:	add	x0, x0, #0x620
  4029e4:	bl	402440 <puts@plt>
  4029e8:	str	xzr, [sp, #40]
  4029ec:	b	402a54 <ferror@plt+0x2f4>
  4029f0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4029f4:	add	x0, x0, #0x368
  4029f8:	ldr	x1, [sp, #40]
  4029fc:	ldr	x0, [x0, x1, lsl #3]
  402a00:	ldr	x0, [x0, #16]
  402a04:	cmp	x0, #0x0
  402a08:	b.eq	402a48 <ferror@plt+0x2e8>  // b.none
  402a0c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402a10:	add	x0, x0, #0x368
  402a14:	ldr	x1, [sp, #40]
  402a18:	ldr	x0, [x0, x1, lsl #3]
  402a1c:	ldr	x3, [x0]
  402a20:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402a24:	add	x0, x0, #0x368
  402a28:	ldr	x1, [sp, #40]
  402a2c:	ldr	x0, [x0, x1, lsl #3]
  402a30:	ldr	x0, [x0, #16]
  402a34:	mov	x2, x0
  402a38:	mov	x1, x3
  402a3c:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402a40:	add	x0, x0, #0x610
  402a44:	bl	402690 <printf@plt>
  402a48:	ldr	x0, [sp, #40]
  402a4c:	add	x0, x0, #0x1
  402a50:	str	x0, [sp, #40]
  402a54:	ldr	x0, [sp, #40]
  402a58:	cmp	x0, #0x5
  402a5c:	b.ls	4029f0 <ferror@plt+0x290>  // b.plast
  402a60:	mov	w0, #0x0                   	// #0
  402a64:	ldp	x29, x30, [sp], #48
  402a68:	ret
  402a6c:	stp	x29, x30, [sp, #-64]!
  402a70:	mov	x29, sp
  402a74:	str	w0, [sp, #28]
  402a78:	str	x1, [sp, #16]
  402a7c:	str	wzr, [sp, #60]
  402a80:	mov	x4, #0x0                   	// #0
  402a84:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402a88:	add	x3, x0, #0x708
  402a8c:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402a90:	add	x2, x0, #0x520
  402a94:	ldr	x1, [sp, #16]
  402a98:	ldr	w0, [sp, #28]
  402a9c:	bl	402480 <getopt_long@plt>
  402aa0:	str	w0, [sp, #44]
  402aa4:	ldr	w0, [sp, #44]
  402aa8:	cmn	w0, #0x1
  402aac:	b.eq	402b48 <ferror@plt+0x3e8>  // b.none
  402ab0:	ldr	w0, [sp, #44]
  402ab4:	cmp	w0, #0x68
  402ab8:	b.eq	402ae4 <ferror@plt+0x384>  // b.none
  402abc:	ldr	w0, [sp, #44]
  402ac0:	cmp	w0, #0x68
  402ac4:	b.gt	402b20 <ferror@plt+0x3c0>
  402ac8:	ldr	w0, [sp, #44]
  402acc:	cmp	w0, #0x3f
  402ad0:	b.eq	402b18 <ferror@plt+0x3b8>  // b.none
  402ad4:	ldr	w0, [sp, #44]
  402ad8:	cmp	w0, #0x56
  402adc:	b.eq	402af8 <ferror@plt+0x398>  // b.none
  402ae0:	b	402b20 <ferror@plt+0x3c0>
  402ae4:	ldr	x1, [sp, #16]
  402ae8:	ldr	w0, [sp, #28]
  402aec:	bl	402938 <ferror@plt+0x1d8>
  402af0:	mov	w0, #0x0                   	// #0
  402af4:	b	402c84 <ferror@plt+0x524>
  402af8:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402afc:	add	x0, x0, #0x668
  402b00:	bl	402440 <puts@plt>
  402b04:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402b08:	add	x0, x0, #0x678
  402b0c:	bl	402440 <puts@plt>
  402b10:	mov	w0, #0x0                   	// #0
  402b14:	b	402c84 <ferror@plt+0x524>
  402b18:	mov	w0, #0x1                   	// #1
  402b1c:	b	402c84 <ferror@plt+0x524>
  402b20:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402b24:	add	x0, x0, #0x458
  402b28:	ldr	x3, [x0]
  402b2c:	ldr	w2, [sp, #44]
  402b30:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402b34:	add	x1, x0, #0x6a0
  402b38:	mov	x0, x3
  402b3c:	bl	402720 <fprintf@plt>
  402b40:	mov	w0, #0x1                   	// #1
  402b44:	b	402c84 <ferror@plt+0x524>
  402b48:	nop
  402b4c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402b50:	add	x0, x0, #0x468
  402b54:	ldr	w0, [x0]
  402b58:	ldr	w1, [sp, #28]
  402b5c:	cmp	w1, w0
  402b60:	b.gt	402b8c <ferror@plt+0x42c>
  402b64:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402b68:	add	x0, x0, #0x458
  402b6c:	ldr	x0, [x0]
  402b70:	mov	x3, x0
  402b74:	mov	x2, #0x10                  	// #16
  402b78:	mov	x1, #0x1                   	// #1
  402b7c:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402b80:	add	x0, x0, #0x6d0
  402b84:	bl	402570 <fwrite@plt>
  402b88:	b	402c74 <ferror@plt+0x514>
  402b8c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402b90:	add	x0, x0, #0x468
  402b94:	ldr	w0, [x0]
  402b98:	sxtw	x0, w0
  402b9c:	lsl	x0, x0, #3
  402ba0:	ldr	x1, [sp, #16]
  402ba4:	add	x0, x1, x0
  402ba8:	ldr	x0, [x0]
  402bac:	str	x0, [sp, #32]
  402bb0:	str	xzr, [sp, #48]
  402bb4:	mov	w0, #0xffffffea            	// #-22
  402bb8:	str	w0, [sp, #60]
  402bbc:	b	402c30 <ferror@plt+0x4d0>
  402bc0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402bc4:	add	x0, x0, #0x350
  402bc8:	ldr	x1, [sp, #48]
  402bcc:	ldr	x0, [x0, x1, lsl #3]
  402bd0:	ldr	x0, [x0]
  402bd4:	ldr	x1, [sp, #32]
  402bd8:	bl	4024a0 <strcmp@plt>
  402bdc:	cmp	w0, #0x0
  402be0:	b.ne	402c24 <ferror@plt+0x4c4>  // b.any
  402be4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402be8:	add	x0, x0, #0x350
  402bec:	ldr	x1, [sp, #48]
  402bf0:	ldr	x0, [x0, x1, lsl #3]
  402bf4:	ldr	x2, [x0, #8]
  402bf8:	ldr	w0, [sp, #28]
  402bfc:	sub	w0, w0, #0x1
  402c00:	str	w0, [sp, #28]
  402c04:	ldr	x0, [sp, #16]
  402c08:	add	x0, x0, #0x8
  402c0c:	str	x0, [sp, #16]
  402c10:	ldr	x1, [sp, #16]
  402c14:	ldr	w0, [sp, #28]
  402c18:	blr	x2
  402c1c:	str	w0, [sp, #60]
  402c20:	b	402c3c <ferror@plt+0x4dc>
  402c24:	ldr	x0, [sp, #48]
  402c28:	add	x0, x0, #0x1
  402c2c:	str	x0, [sp, #48]
  402c30:	ldr	x0, [sp, #48]
  402c34:	cmp	x0, #0x2
  402c38:	b.ls	402bc0 <ferror@plt+0x460>  // b.plast
  402c3c:	ldr	w0, [sp, #60]
  402c40:	cmp	w0, #0x0
  402c44:	b.ge	402c6c <ferror@plt+0x50c>  // b.tcont
  402c48:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402c4c:	add	x0, x0, #0x458
  402c50:	ldr	x3, [x0]
  402c54:	ldr	x2, [sp, #32]
  402c58:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402c5c:	add	x1, x0, #0x6e8
  402c60:	mov	x0, x3
  402c64:	bl	402720 <fprintf@plt>
  402c68:	b	402c74 <ferror@plt+0x514>
  402c6c:	ldr	w0, [sp, #60]
  402c70:	b	402c84 <ferror@plt+0x524>
  402c74:	ldr	x1, [sp, #16]
  402c78:	ldr	w0, [sp, #28]
  402c7c:	bl	402938 <ferror@plt+0x1d8>
  402c80:	mov	w0, #0x1                   	// #1
  402c84:	ldp	x29, x30, [sp], #64
  402c88:	ret
  402c8c:	stp	x29, x30, [sp, #-48]!
  402c90:	mov	x29, sp
  402c94:	str	w0, [sp, #28]
  402c98:	str	x1, [sp, #16]
  402c9c:	ldr	x0, [sp, #16]
  402ca0:	ldr	x0, [x0]
  402ca4:	bl	4024b0 <basename@plt>
  402ca8:	str	x0, [sp, #32]
  402cac:	str	xzr, [sp, #40]
  402cb0:	b	402d08 <ferror@plt+0x5a8>
  402cb4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402cb8:	add	x0, x0, #0x368
  402cbc:	ldr	x1, [sp, #40]
  402cc0:	ldr	x0, [x0, x1, lsl #3]
  402cc4:	ldr	x0, [x0]
  402cc8:	ldr	x1, [sp, #32]
  402ccc:	bl	4024a0 <strcmp@plt>
  402cd0:	cmp	w0, #0x0
  402cd4:	b.ne	402cfc <ferror@plt+0x59c>  // b.any
  402cd8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402cdc:	add	x0, x0, #0x368
  402ce0:	ldr	x1, [sp, #40]
  402ce4:	ldr	x0, [x0, x1, lsl #3]
  402ce8:	ldr	x2, [x0, #8]
  402cec:	ldr	x1, [sp, #16]
  402cf0:	ldr	w0, [sp, #28]
  402cf4:	blr	x2
  402cf8:	b	402d18 <ferror@plt+0x5b8>
  402cfc:	ldr	x0, [sp, #40]
  402d00:	add	x0, x0, #0x1
  402d04:	str	x0, [sp, #40]
  402d08:	ldr	x0, [sp, #40]
  402d0c:	cmp	x0, #0x5
  402d10:	b.ls	402cb4 <ferror@plt+0x554>  // b.plast
  402d14:	mov	w0, #0xfffffffe            	// #-2
  402d18:	ldp	x29, x30, [sp], #48
  402d1c:	ret
  402d20:	stp	x29, x30, [sp, #-48]!
  402d24:	mov	x29, sp
  402d28:	str	w0, [sp, #28]
  402d2c:	str	x1, [sp, #16]
  402d30:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402d34:	add	x0, x0, #0x478
  402d38:	ldr	x2, [x0]
  402d3c:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402d40:	add	x1, x0, #0x700
  402d44:	mov	x0, x2
  402d48:	bl	4024a0 <strcmp@plt>
  402d4c:	cmp	w0, #0x0
  402d50:	b.ne	402d68 <ferror@plt+0x608>  // b.any
  402d54:	ldr	x1, [sp, #16]
  402d58:	ldr	w0, [sp, #28]
  402d5c:	bl	402a6c <ferror@plt+0x30c>
  402d60:	str	w0, [sp, #44]
  402d64:	b	402d78 <ferror@plt+0x618>
  402d68:	ldr	x1, [sp, #16]
  402d6c:	ldr	w0, [sp, #28]
  402d70:	bl	402c8c <ferror@plt+0x52c>
  402d74:	str	w0, [sp, #44]
  402d78:	ldr	w0, [sp, #44]
  402d7c:	ldp	x29, x30, [sp], #48
  402d80:	ret
  402d84:	stp	x29, x30, [sp, #-160]!
  402d88:	mov	x29, sp
  402d8c:	str	x19, [sp, #16]
  402d90:	str	w0, [sp, #44]
  402d94:	str	x1, [sp, #32]
  402d98:	str	xzr, [sp, #64]
  402d9c:	ldr	w0, [sp, #44]
  402da0:	cmp	w0, #0x1
  402da4:	b.eq	402dd8 <ferror@plt+0x678>  // b.none
  402da8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402dac:	add	x0, x0, #0x458
  402db0:	ldr	x3, [x0]
  402db4:	ldr	x0, [sp, #32]
  402db8:	ldr	x0, [x0]
  402dbc:	mov	x2, x0
  402dc0:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402dc4:	add	x1, x0, #0x780
  402dc8:	mov	x0, x3
  402dcc:	bl	402720 <fprintf@plt>
  402dd0:	mov	w0, #0x1                   	// #1
  402dd4:	b	402fc0 <ferror@plt+0x860>
  402dd8:	add	x0, sp, #0x40
  402ddc:	mov	x1, x0
  402de0:	mov	x0, #0x0                   	// #0
  402de4:	bl	4102bc <ferror@plt+0xdb5c>
  402de8:	str	x0, [sp, #128]
  402dec:	ldr	x0, [sp, #128]
  402df0:	cmp	x0, #0x0
  402df4:	b.ne	402e24 <ferror@plt+0x6c4>  // b.any
  402df8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402dfc:	add	x0, x0, #0x458
  402e00:	ldr	x0, [x0]
  402e04:	mov	x3, x0
  402e08:	mov	x2, #0x1a                  	// #26
  402e0c:	mov	x1, #0x1                   	// #1
  402e10:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402e14:	add	x0, x0, #0x790
  402e18:	bl	402570 <fwrite@plt>
  402e1c:	mov	w0, #0x1                   	// #1
  402e20:	b	402fc0 <ferror@plt+0x860>
  402e24:	add	x0, sp, #0x38
  402e28:	mov	x1, x0
  402e2c:	ldr	x0, [sp, #128]
  402e30:	bl	4192e4 <ferror@plt+0x16b84>
  402e34:	str	w0, [sp, #124]
  402e38:	ldr	w0, [sp, #124]
  402e3c:	cmp	w0, #0x0
  402e40:	b.ge	402e80 <ferror@plt+0x720>  // b.tcont
  402e44:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402e48:	add	x0, x0, #0x458
  402e4c:	ldr	x19, [x0]
  402e50:	ldr	w0, [sp, #124]
  402e54:	neg	w0, w0
  402e58:	bl	4023a0 <strerror@plt>
  402e5c:	mov	x2, x0
  402e60:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402e64:	add	x1, x0, #0x7b0
  402e68:	mov	x0, x19
  402e6c:	bl	402720 <fprintf@plt>
  402e70:	ldr	x0, [sp, #128]
  402e74:	bl	410520 <ferror@plt+0xddc0>
  402e78:	mov	w0, #0x1                   	// #1
  402e7c:	b	402fc0 <ferror@plt+0x860>
  402e80:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402e84:	add	x0, x0, #0x7e0
  402e88:	bl	402440 <puts@plt>
  402e8c:	ldr	x0, [sp, #56]
  402e90:	str	x0, [sp, #152]
  402e94:	b	402fa0 <ferror@plt+0x840>
  402e98:	ldr	x0, [sp, #152]
  402e9c:	bl	417644 <ferror@plt+0x14ee4>
  402ea0:	str	x0, [sp, #112]
  402ea4:	ldr	x0, [sp, #112]
  402ea8:	bl	417678 <ferror@plt+0x14f18>
  402eac:	str	x0, [sp, #104]
  402eb0:	ldr	x0, [sp, #112]
  402eb4:	bl	419b94 <ferror@plt+0x17434>
  402eb8:	str	w0, [sp, #100]
  402ebc:	ldr	x0, [sp, #112]
  402ec0:	bl	4197e0 <ferror@plt+0x17080>
  402ec4:	str	x0, [sp, #88]
  402ec8:	mov	w0, #0x1                   	// #1
  402ecc:	str	w0, [sp, #140]
  402ed0:	ldr	w3, [sp, #100]
  402ed4:	ldr	x2, [sp, #88]
  402ed8:	ldr	x1, [sp, #104]
  402edc:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402ee0:	add	x0, x0, #0x808
  402ee4:	bl	402690 <printf@plt>
  402ee8:	ldr	x0, [sp, #112]
  402eec:	bl	419cec <ferror@plt+0x1758c>
  402ef0:	str	x0, [sp, #80]
  402ef4:	ldr	x0, [sp, #80]
  402ef8:	str	x0, [sp, #144]
  402efc:	b	402f6c <ferror@plt+0x80c>
  402f00:	ldr	x0, [sp, #144]
  402f04:	bl	417644 <ferror@plt+0x14ee4>
  402f08:	str	x0, [sp, #72]
  402f0c:	ldr	w0, [sp, #140]
  402f10:	cmp	w0, #0x0
  402f14:	b.ne	402f24 <ferror@plt+0x7c4>  // b.any
  402f18:	mov	w0, #0x2c                  	// #44
  402f1c:	bl	4026e0 <putchar@plt>
  402f20:	b	402f30 <ferror@plt+0x7d0>
  402f24:	mov	w0, #0x20                  	// #32
  402f28:	bl	4026e0 <putchar@plt>
  402f2c:	str	wzr, [sp, #140]
  402f30:	ldr	x0, [sp, #72]
  402f34:	bl	417678 <ferror@plt+0x14f18>
  402f38:	mov	x2, x0
  402f3c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402f40:	add	x0, x0, #0x470
  402f44:	ldr	x0, [x0]
  402f48:	mov	x1, x0
  402f4c:	mov	x0, x2
  402f50:	bl	402120 <fputs@plt>
  402f54:	ldr	x0, [sp, #72]
  402f58:	bl	416fd0 <ferror@plt+0x14870>
  402f5c:	ldr	x1, [sp, #144]
  402f60:	ldr	x0, [sp, #80]
  402f64:	bl	411d90 <ferror@plt+0xf630>
  402f68:	str	x0, [sp, #144]
  402f6c:	ldr	x0, [sp, #144]
  402f70:	cmp	x0, #0x0
  402f74:	b.ne	402f00 <ferror@plt+0x7a0>  // b.any
  402f78:	mov	w0, #0xa                   	// #10
  402f7c:	bl	4026e0 <putchar@plt>
  402f80:	ldr	x0, [sp, #80]
  402f84:	bl	417440 <ferror@plt+0x14ce0>
  402f88:	ldr	x0, [sp, #112]
  402f8c:	bl	416fd0 <ferror@plt+0x14870>
  402f90:	ldr	x0, [sp, #56]
  402f94:	ldr	x1, [sp, #152]
  402f98:	bl	411d90 <ferror@plt+0xf630>
  402f9c:	str	x0, [sp, #152]
  402fa0:	ldr	x0, [sp, #152]
  402fa4:	cmp	x0, #0x0
  402fa8:	b.ne	402e98 <ferror@plt+0x738>  // b.any
  402fac:	ldr	x0, [sp, #56]
  402fb0:	bl	417440 <ferror@plt+0x14ce0>
  402fb4:	ldr	x0, [sp, #128]
  402fb8:	bl	410520 <ferror@plt+0xddc0>
  402fbc:	mov	w0, #0x0                   	// #0
  402fc0:	ldr	x19, [sp, #16]
  402fc4:	ldp	x29, x30, [sp], #160
  402fc8:	ret
  402fcc:	stp	x29, x30, [sp, #-16]!
  402fd0:	mov	x29, sp
  402fd4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  402fd8:	add	x0, x0, #0x478
  402fdc:	ldr	x0, [x0]
  402fe0:	mov	x1, x0
  402fe4:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  402fe8:	add	x0, x0, #0x8c0
  402fec:	bl	402690 <printf@plt>
  402ff0:	nop
  402ff4:	ldp	x29, x30, [sp], #16
  402ff8:	ret
  402ffc:	stp	x29, x30, [sp, #-80]!
  403000:	mov	x29, sp
  403004:	str	x19, [sp, #16]
  403008:	str	x0, [sp, #40]
  40300c:	ldr	x0, [sp, #40]
  403010:	bl	419538 <ferror@plt+0x16dd8>
  403014:	str	w0, [sp, #68]
  403018:	ldr	w0, [sp, #68]
  40301c:	cmp	w0, #0x0
  403020:	b.ne	403048 <ferror@plt+0x8e8>  // b.any
  403024:	ldr	x0, [sp, #40]
  403028:	bl	417678 <ferror@plt+0x14f18>
  40302c:	mov	x2, x0
  403030:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403034:	add	x1, x0, #0xa40
  403038:	mov	w0, #0x3                   	// #3
  40303c:	bl	40d820 <ferror@plt+0xb0c0>
  403040:	mov	w0, #0xfffffffe            	// #-2
  403044:	b	403170 <ferror@plt+0xa10>
  403048:	ldr	w0, [sp, #68]
  40304c:	cmp	w0, #0x0
  403050:	b.ge	403078 <ferror@plt+0x918>  // b.tcont
  403054:	ldr	x0, [sp, #40]
  403058:	bl	417678 <ferror@plt+0x14f18>
  40305c:	mov	x2, x0
  403060:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403064:	add	x1, x0, #0xa58
  403068:	mov	w0, #0x3                   	// #3
  40306c:	bl	40d820 <ferror@plt+0xb0c0>
  403070:	mov	w0, #0xfffffffe            	// #-2
  403074:	b	403170 <ferror@plt+0xa10>
  403078:	ldr	x0, [sp, #40]
  40307c:	bl	419cec <ferror@plt+0x1758c>
  403080:	str	x0, [sp, #56]
  403084:	ldr	x0, [sp, #56]
  403088:	cmp	x0, #0x0
  40308c:	b.eq	403138 <ferror@plt+0x9d8>  // b.none
  403090:	ldr	x0, [sp, #40]
  403094:	bl	417678 <ferror@plt+0x14f18>
  403098:	mov	x2, x0
  40309c:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4030a0:	add	x1, x0, #0xa80
  4030a4:	mov	w0, #0x3                   	// #3
  4030a8:	bl	40d820 <ferror@plt+0xb0c0>
  4030ac:	ldr	x0, [sp, #56]
  4030b0:	str	x0, [sp, #72]
  4030b4:	b	403104 <ferror@plt+0x9a4>
  4030b8:	ldr	x0, [sp, #72]
  4030bc:	bl	417644 <ferror@plt+0x14ee4>
  4030c0:	str	x0, [sp, #48]
  4030c4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4030c8:	add	x0, x0, #0x458
  4030cc:	ldr	x19, [x0]
  4030d0:	ldr	x0, [sp, #48]
  4030d4:	bl	417678 <ferror@plt+0x14f18>
  4030d8:	mov	x2, x0
  4030dc:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4030e0:	add	x1, x0, #0xa98
  4030e4:	mov	x0, x19
  4030e8:	bl	402720 <fprintf@plt>
  4030ec:	ldr	x0, [sp, #48]
  4030f0:	bl	416fd0 <ferror@plt+0x14870>
  4030f4:	ldr	x1, [sp, #72]
  4030f8:	ldr	x0, [sp, #56]
  4030fc:	bl	411d90 <ferror@plt+0xf630>
  403100:	str	x0, [sp, #72]
  403104:	ldr	x0, [sp, #72]
  403108:	cmp	x0, #0x0
  40310c:	b.ne	4030b8 <ferror@plt+0x958>  // b.any
  403110:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403114:	add	x0, x0, #0x458
  403118:	ldr	x0, [x0]
  40311c:	mov	x1, x0
  403120:	mov	w0, #0xa                   	// #10
  403124:	bl	402210 <fputc@plt>
  403128:	ldr	x0, [sp, #56]
  40312c:	bl	417440 <ferror@plt+0x14ce0>
  403130:	mov	w0, #0xfffffff0            	// #-16
  403134:	b	403170 <ferror@plt+0xa10>
  403138:	ldr	x0, [sp, #40]
  40313c:	bl	419b94 <ferror@plt+0x17434>
  403140:	cmp	w0, #0x0
  403144:	b.eq	40316c <ferror@plt+0xa0c>  // b.none
  403148:	ldr	x0, [sp, #40]
  40314c:	bl	417678 <ferror@plt+0x14f18>
  403150:	mov	x2, x0
  403154:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403158:	add	x1, x0, #0xaa0
  40315c:	mov	w0, #0x3                   	// #3
  403160:	bl	40d820 <ferror@plt+0xb0c0>
  403164:	mov	w0, #0xfffffff0            	// #-16
  403168:	b	403170 <ferror@plt+0xa10>
  40316c:	mov	w0, #0x0                   	// #0
  403170:	ldr	x19, [sp, #16]
  403174:	ldp	x29, x30, [sp], #80
  403178:	ret
  40317c:	stp	x29, x30, [sp, #-224]!
  403180:	mov	x29, sp
  403184:	str	w0, [sp, #28]
  403188:	str	x1, [sp, #16]
  40318c:	str	xzr, [sp, #176]
  403190:	str	wzr, [sp, #220]
  403194:	str	wzr, [sp, #208]
  403198:	str	wzr, [sp, #172]
  40319c:	add	x0, sp, #0xac
  4031a0:	mov	x4, x0
  4031a4:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4031a8:	add	x3, x0, #0xba8
  4031ac:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4031b0:	add	x2, x0, #0x890
  4031b4:	ldr	x1, [sp, #16]
  4031b8:	ldr	w0, [sp, #28]
  4031bc:	bl	402480 <getopt_long@plt>
  4031c0:	str	w0, [sp, #204]
  4031c4:	ldr	w0, [sp, #204]
  4031c8:	cmn	w0, #0x1
  4031cc:	b.ne	403208 <ferror@plt+0xaa8>  // b.any
  4031d0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4031d4:	add	x0, x0, #0x484
  4031d8:	ldr	w0, [x0]
  4031dc:	cmp	w0, #0x0
  4031e0:	cset	w0, ne  // ne = any
  4031e4:	and	w0, w0, #0xff
  4031e8:	bl	40d7a0 <ferror@plt+0xb040>
  4031ec:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4031f0:	add	x0, x0, #0x468
  4031f4:	ldr	w0, [x0]
  4031f8:	ldr	w1, [sp, #28]
  4031fc:	cmp	w1, w0
  403200:	b.le	40331c <ferror@plt+0xbbc>
  403204:	b	403338 <ferror@plt+0xbd8>
  403208:	ldr	w0, [sp, #204]
  40320c:	cmp	w0, #0x76
  403210:	b.eq	4032a8 <ferror@plt+0xb48>  // b.none
  403214:	ldr	w0, [sp, #204]
  403218:	cmp	w0, #0x76
  40321c:	b.gt	4032fc <ferror@plt+0xb9c>
  403220:	ldr	w0, [sp, #204]
  403224:	cmp	w0, #0x73
  403228:	b.eq	403294 <ferror@plt+0xb34>  // b.none
  40322c:	ldr	w0, [sp, #204]
  403230:	cmp	w0, #0x73
  403234:	b.gt	4032fc <ferror@plt+0xb9c>
  403238:	ldr	w0, [sp, #204]
  40323c:	cmp	w0, #0x68
  403240:	b.eq	4032c8 <ferror@plt+0xb68>  // b.none
  403244:	ldr	w0, [sp, #204]
  403248:	cmp	w0, #0x68
  40324c:	b.gt	4032fc <ferror@plt+0xb9c>
  403250:	ldr	w0, [sp, #204]
  403254:	cmp	w0, #0x66
  403258:	b.eq	403284 <ferror@plt+0xb24>  // b.none
  40325c:	ldr	w0, [sp, #204]
  403260:	cmp	w0, #0x66
  403264:	b.gt	4032fc <ferror@plt+0xb9c>
  403268:	ldr	w0, [sp, #204]
  40326c:	cmp	w0, #0x3f
  403270:	b.eq	4032f4 <ferror@plt+0xb94>  // b.none
  403274:	ldr	w0, [sp, #204]
  403278:	cmp	w0, #0x56
  40327c:	b.eq	4032d4 <ferror@plt+0xb74>  // b.none
  403280:	b	4032fc <ferror@plt+0xb9c>
  403284:	ldr	w0, [sp, #220]
  403288:	orr	w0, w0, #0x200
  40328c:	str	w0, [sp, #220]
  403290:	b	403318 <ferror@plt+0xbb8>
  403294:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403298:	add	x0, x0, #0x484
  40329c:	mov	w1, #0x1                   	// #1
  4032a0:	str	w1, [x0]
  4032a4:	b	403318 <ferror@plt+0xbb8>
  4032a8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4032ac:	add	x0, x0, #0x398
  4032b0:	ldr	w0, [x0]
  4032b4:	add	w1, w0, #0x1
  4032b8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4032bc:	add	x0, x0, #0x398
  4032c0:	str	w1, [x0]
  4032c4:	b	403318 <ferror@plt+0xbb8>
  4032c8:	bl	402fcc <ferror@plt+0x86c>
  4032cc:	mov	w0, #0x0                   	// #0
  4032d0:	b	4034fc <ferror@plt+0xd9c>
  4032d4:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4032d8:	add	x0, x0, #0xab8
  4032dc:	bl	402440 <puts@plt>
  4032e0:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4032e4:	add	x0, x0, #0xac8
  4032e8:	bl	402440 <puts@plt>
  4032ec:	mov	w0, #0x0                   	// #0
  4032f0:	b	4034fc <ferror@plt+0xd9c>
  4032f4:	mov	w0, #0x1                   	// #1
  4032f8:	b	4034fc <ferror@plt+0xd9c>
  4032fc:	ldr	w2, [sp, #204]
  403300:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403304:	add	x1, x0, #0xaf0
  403308:	mov	w0, #0x3                   	// #3
  40330c:	bl	40d820 <ferror@plt+0xb0c0>
  403310:	mov	w0, #0x1                   	// #1
  403314:	b	4034fc <ferror@plt+0xd9c>
  403318:	b	403198 <ferror@plt+0xa38>
  40331c:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403320:	add	x1, x0, #0xb18
  403324:	mov	w0, #0x3                   	// #3
  403328:	bl	40d820 <ferror@plt+0xb0c0>
  40332c:	mov	w0, #0x1                   	// #1
  403330:	str	w0, [sp, #208]
  403334:	b	4034e8 <ferror@plt+0xd88>
  403338:	add	x0, sp, #0xb0
  40333c:	mov	x1, x0
  403340:	mov	x0, #0x0                   	// #0
  403344:	bl	4102bc <ferror@plt+0xdb5c>
  403348:	str	x0, [sp, #192]
  40334c:	ldr	x0, [sp, #192]
  403350:	cmp	x0, #0x0
  403354:	b.ne	403374 <ferror@plt+0xc14>  // b.any
  403358:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  40335c:	add	x1, x0, #0xb30
  403360:	mov	w0, #0x3                   	// #3
  403364:	bl	40d820 <ferror@plt+0xb0c0>
  403368:	mov	w0, #0x1                   	// #1
  40336c:	str	w0, [sp, #208]
  403370:	b	4034e8 <ferror@plt+0xd88>
  403374:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403378:	add	x0, x0, #0x398
  40337c:	ldr	w0, [x0]
  403380:	mov	w1, w0
  403384:	ldr	x0, [sp, #192]
  403388:	bl	40d998 <ferror@plt+0xb238>
  40338c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403390:	add	x0, x0, #0x468
  403394:	ldr	w0, [x0]
  403398:	str	w0, [sp, #216]
  40339c:	b	4034d0 <ferror@plt+0xd70>
  4033a0:	ldrsw	x0, [sp, #216]
  4033a4:	lsl	x0, x0, #3
  4033a8:	ldr	x1, [sp, #16]
  4033ac:	add	x0, x1, x0
  4033b0:	ldr	x0, [x0]
  4033b4:	str	x0, [sp, #184]
  4033b8:	add	x0, sp, #0x20
  4033bc:	mov	x1, x0
  4033c0:	ldr	x0, [sp, #184]
  4033c4:	bl	41f4c0 <ferror@plt+0x1cd60>
  4033c8:	cmp	w0, #0x0
  4033cc:	b.ne	4033ec <ferror@plt+0xc8c>  // b.any
  4033d0:	add	x0, sp, #0xa0
  4033d4:	mov	x2, x0
  4033d8:	ldr	x1, [sp, #184]
  4033dc:	ldr	x0, [sp, #192]
  4033e0:	bl	416d40 <ferror@plt+0x145e0>
  4033e4:	str	w0, [sp, #212]
  4033e8:	b	403404 <ferror@plt+0xca4>
  4033ec:	add	x0, sp, #0xa0
  4033f0:	mov	x2, x0
  4033f4:	ldr	x1, [sp, #184]
  4033f8:	ldr	x0, [sp, #192]
  4033fc:	bl	416bb0 <ferror@plt+0x14450>
  403400:	str	w0, [sp, #212]
  403404:	ldr	w0, [sp, #212]
  403408:	cmp	w0, #0x0
  40340c:	b.ge	403438 <ferror@plt+0xcd8>  // b.tcont
  403410:	ldr	w0, [sp, #212]
  403414:	neg	w0, w0
  403418:	bl	4023a0 <strerror@plt>
  40341c:	mov	x3, x0
  403420:	ldr	x2, [sp, #184]
  403424:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403428:	add	x1, x0, #0xb48
  40342c:	mov	w0, #0x3                   	// #3
  403430:	bl	40d820 <ferror@plt+0xb0c0>
  403434:	b	4034e0 <ferror@plt+0xd80>
  403438:	ldr	w0, [sp, #220]
  40343c:	and	w0, w0, #0x200
  403440:	cmp	w0, #0x0
  403444:	b.ne	403468 <ferror@plt+0xd08>  // b.any
  403448:	ldr	x0, [sp, #160]
  40344c:	bl	402ffc <ferror@plt+0x89c>
  403450:	cmp	w0, #0x0
  403454:	b.ge	403468 <ferror@plt+0xd08>  // b.tcont
  403458:	ldr	w0, [sp, #208]
  40345c:	add	w0, w0, #0x1
  403460:	str	w0, [sp, #208]
  403464:	b	4034bc <ferror@plt+0xd5c>
  403468:	ldr	x0, [sp, #160]
  40346c:	ldr	w1, [sp, #220]
  403470:	bl	417774 <ferror@plt+0x15014>
  403474:	str	w0, [sp, #212]
  403478:	ldr	w0, [sp, #212]
  40347c:	cmp	w0, #0x0
  403480:	b.ge	4034b8 <ferror@plt+0xd58>  // b.tcont
  403484:	ldr	w0, [sp, #212]
  403488:	neg	w0, w0
  40348c:	bl	4023a0 <strerror@plt>
  403490:	mov	x3, x0
  403494:	ldr	x2, [sp, #184]
  403498:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  40349c:	add	x1, x0, #0xb68
  4034a0:	mov	w0, #0x3                   	// #3
  4034a4:	bl	40d820 <ferror@plt+0xb0c0>
  4034a8:	ldr	w0, [sp, #208]
  4034ac:	add	w0, w0, #0x1
  4034b0:	str	w0, [sp, #208]
  4034b4:	b	4034bc <ferror@plt+0xd5c>
  4034b8:	nop
  4034bc:	ldr	x0, [sp, #160]
  4034c0:	bl	416fd0 <ferror@plt+0x14870>
  4034c4:	ldr	w0, [sp, #216]
  4034c8:	add	w0, w0, #0x1
  4034cc:	str	w0, [sp, #216]
  4034d0:	ldr	w1, [sp, #216]
  4034d4:	ldr	w0, [sp, #28]
  4034d8:	cmp	w1, w0
  4034dc:	b.lt	4033a0 <ferror@plt+0xc40>  // b.tstop
  4034e0:	ldr	x0, [sp, #192]
  4034e4:	bl	410520 <ferror@plt+0xddc0>
  4034e8:	bl	40d7f4 <ferror@plt+0xb094>
  4034ec:	ldr	w0, [sp, #208]
  4034f0:	cmp	w0, #0x0
  4034f4:	cset	w0, ne  // ne = any
  4034f8:	and	w0, w0, #0xff
  4034fc:	ldp	x29, x30, [sp], #224
  403500:	ret
  403504:	stp	x29, x30, [sp, #-16]!
  403508:	mov	x29, sp
  40350c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403510:	add	x0, x0, #0x478
  403514:	ldr	x0, [x0]
  403518:	mov	x1, x0
  40351c:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403520:	add	x0, x0, #0xc98
  403524:	bl	402690 <printf@plt>
  403528:	nop
  40352c:	ldp	x29, x30, [sp], #16
  403530:	ret
  403534:	stp	x29, x30, [sp, #-32]!
  403538:	mov	x29, sp
  40353c:	str	w0, [sp, #28]
  403540:	ldr	w0, [sp, #28]
  403544:	cmp	w0, #0x16
  403548:	b.eq	4035b0 <ferror@plt+0xe50>  // b.none
  40354c:	ldr	w0, [sp, #28]
  403550:	cmp	w0, #0x16
  403554:	b.gt	4035bc <ferror@plt+0xe5c>
  403558:	ldr	w0, [sp, #28]
  40355c:	cmp	w0, #0x8
  403560:	b.eq	40358c <ferror@plt+0xe2c>  // b.none
  403564:	ldr	w0, [sp, #28]
  403568:	cmp	w0, #0x8
  40356c:	b.gt	4035bc <ferror@plt+0xe5c>
  403570:	ldr	w0, [sp, #28]
  403574:	cmp	w0, #0x2
  403578:	b.eq	403598 <ferror@plt+0xe38>  // b.none
  40357c:	ldr	w0, [sp, #28]
  403580:	cmp	w0, #0x3
  403584:	b.eq	4035a4 <ferror@plt+0xe44>  // b.none
  403588:	b	4035bc <ferror@plt+0xe5c>
  40358c:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403590:	add	x0, x0, #0xd10
  403594:	b	4035c4 <ferror@plt+0xe64>
  403598:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  40359c:	add	x0, x0, #0xd28
  4035a0:	b	4035c4 <ferror@plt+0xe64>
  4035a4:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4035a8:	add	x0, x0, #0xd48
  4035ac:	b	4035c4 <ferror@plt+0xe64>
  4035b0:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4035b4:	add	x0, x0, #0xd68
  4035b8:	b	4035c4 <ferror@plt+0xe64>
  4035bc:	ldr	w0, [sp, #28]
  4035c0:	bl	4023a0 <strerror@plt>
  4035c4:	ldp	x29, x30, [sp], #32
  4035c8:	ret
  4035cc:	stp	x29, x30, [sp, #-128]!
  4035d0:	mov	x29, sp
  4035d4:	str	w0, [sp, #28]
  4035d8:	str	x1, [sp, #16]
  4035dc:	str	xzr, [sp, #120]
  4035e0:	str	xzr, [sp, #112]
  4035e4:	str	xzr, [sp, #48]
  4035e8:	str	wzr, [sp, #100]
  4035ec:	str	wzr, [sp, #44]
  4035f0:	add	x0, sp, #0x2c
  4035f4:	mov	x4, x0
  4035f8:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4035fc:	add	x3, x0, #0xeb8
  403600:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403604:	add	x2, x0, #0xc80
  403608:	ldr	x1, [sp, #16]
  40360c:	ldr	w0, [sp, #28]
  403610:	bl	402480 <getopt_long@plt>
  403614:	str	w0, [sp, #96]
  403618:	ldr	w0, [sp, #96]
  40361c:	cmn	w0, #0x1
  403620:	b.ne	403640 <ferror@plt+0xee0>  // b.any
  403624:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403628:	add	x0, x0, #0x468
  40362c:	ldr	w0, [x0]
  403630:	ldr	w1, [sp, #28]
  403634:	cmp	w1, w0
  403638:	b.le	403730 <ferror@plt+0xfd0>
  40363c:	b	403748 <ferror@plt+0xfe8>
  403640:	ldr	w0, [sp, #96]
  403644:	cmp	w0, #0x73
  403648:	b.eq	403728 <ferror@plt+0xfc8>  // b.none
  40364c:	ldr	w0, [sp, #96]
  403650:	cmp	w0, #0x73
  403654:	b.gt	40370c <ferror@plt+0xfac>
  403658:	ldr	w0, [sp, #96]
  40365c:	cmp	w0, #0x70
  403660:	b.eq	403728 <ferror@plt+0xfc8>  // b.none
  403664:	ldr	w0, [sp, #96]
  403668:	cmp	w0, #0x70
  40366c:	b.gt	40370c <ferror@plt+0xfac>
  403670:	ldr	w0, [sp, #96]
  403674:	cmp	w0, #0x68
  403678:	b.eq	4036d8 <ferror@plt+0xf78>  // b.none
  40367c:	ldr	w0, [sp, #96]
  403680:	cmp	w0, #0x68
  403684:	b.gt	40370c <ferror@plt+0xfac>
  403688:	ldr	w0, [sp, #96]
  40368c:	cmp	w0, #0x66
  403690:	b.eq	4036bc <ferror@plt+0xf5c>  // b.none
  403694:	ldr	w0, [sp, #96]
  403698:	cmp	w0, #0x66
  40369c:	b.gt	40370c <ferror@plt+0xfac>
  4036a0:	ldr	w0, [sp, #96]
  4036a4:	cmp	w0, #0x3f
  4036a8:	b.eq	403704 <ferror@plt+0xfa4>  // b.none
  4036ac:	ldr	w0, [sp, #96]
  4036b0:	cmp	w0, #0x56
  4036b4:	b.eq	4036e4 <ferror@plt+0xf84>  // b.none
  4036b8:	b	40370c <ferror@plt+0xfac>
  4036bc:	ldr	w0, [sp, #100]
  4036c0:	orr	w0, w0, #0x2
  4036c4:	str	w0, [sp, #100]
  4036c8:	ldr	w0, [sp, #100]
  4036cc:	orr	w0, w0, #0x1
  4036d0:	str	w0, [sp, #100]
  4036d4:	b	40372c <ferror@plt+0xfcc>
  4036d8:	bl	403504 <ferror@plt+0xda4>
  4036dc:	mov	w0, #0x0                   	// #0
  4036e0:	b	4039b0 <ferror@plt+0x1250>
  4036e4:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4036e8:	add	x0, x0, #0xd80
  4036ec:	bl	402440 <puts@plt>
  4036f0:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4036f4:	add	x0, x0, #0xd90
  4036f8:	bl	402440 <puts@plt>
  4036fc:	mov	w0, #0x0                   	// #0
  403700:	b	4039b0 <ferror@plt+0x1250>
  403704:	mov	w0, #0x1                   	// #1
  403708:	b	4039b0 <ferror@plt+0x1250>
  40370c:	ldr	w2, [sp, #96]
  403710:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403714:	add	x1, x0, #0xdb8
  403718:	mov	w0, #0x3                   	// #3
  40371c:	bl	40d820 <ferror@plt+0xb0c0>
  403720:	mov	w0, #0x1                   	// #1
  403724:	b	4039b0 <ferror@plt+0x1250>
  403728:	nop
  40372c:	b	4035ec <ferror@plt+0xe8c>
  403730:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403734:	add	x1, x0, #0xde0
  403738:	mov	w0, #0x3                   	// #3
  40373c:	bl	40d820 <ferror@plt+0xb0c0>
  403740:	mov	w0, #0x1                   	// #1
  403744:	b	4039b0 <ferror@plt+0x1250>
  403748:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40374c:	add	x0, x0, #0x468
  403750:	ldr	w0, [x0]
  403754:	sxtw	x0, w0
  403758:	lsl	x0, x0, #3
  40375c:	ldr	x1, [sp, #16]
  403760:	add	x0, x1, x0
  403764:	ldr	x0, [x0]
  403768:	str	x0, [sp, #88]
  40376c:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403770:	add	x1, x0, #0xdf8
  403774:	ldr	x0, [sp, #88]
  403778:	bl	4024a0 <strcmp@plt>
  40377c:	cmp	w0, #0x0
  403780:	b.ne	40379c <ferror@plt+0x103c>  // b.any
  403784:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403788:	add	x1, x0, #0xe00
  40378c:	mov	w0, #0x3                   	// #3
  403790:	bl	40d820 <ferror@plt+0xb0c0>
  403794:	mov	w0, #0x1                   	// #1
  403798:	b	4039b0 <ferror@plt+0x1250>
  40379c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4037a0:	add	x0, x0, #0x468
  4037a4:	ldr	w0, [x0]
  4037a8:	add	w0, w0, #0x1
  4037ac:	str	w0, [sp, #108]
  4037b0:	b	4038ac <ferror@plt+0x114c>
  4037b4:	ldrsw	x0, [sp, #108]
  4037b8:	lsl	x0, x0, #3
  4037bc:	ldr	x1, [sp, #16]
  4037c0:	add	x0, x1, x0
  4037c4:	ldr	x0, [x0]
  4037c8:	bl	402110 <strlen@plt>
  4037cc:	str	x0, [sp, #72]
  4037d0:	ldr	x1, [sp, #112]
  4037d4:	ldr	x0, [sp, #72]
  4037d8:	add	x0, x1, x0
  4037dc:	add	x0, x0, #0x2
  4037e0:	mov	x1, x0
  4037e4:	ldr	x0, [sp, #120]
  4037e8:	bl	402350 <realloc@plt>
  4037ec:	str	x0, [sp, #64]
  4037f0:	ldr	x0, [sp, #64]
  4037f4:	cmp	x0, #0x0
  4037f8:	b.ne	40381c <ferror@plt+0x10bc>  // b.any
  4037fc:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403800:	add	x1, x0, #0xe30
  403804:	mov	w0, #0x3                   	// #3
  403808:	bl	40d820 <ferror@plt+0xb0c0>
  40380c:	ldr	x0, [sp, #120]
  403810:	bl	402510 <free@plt>
  403814:	mov	w0, #0x1                   	// #1
  403818:	b	4039b0 <ferror@plt+0x1250>
  40381c:	ldr	x0, [sp, #64]
  403820:	str	x0, [sp, #120]
  403824:	ldr	x0, [sp, #112]
  403828:	cmp	x0, #0x0
  40382c:	b.eq	403850 <ferror@plt+0x10f0>  // b.none
  403830:	ldr	x1, [sp, #120]
  403834:	ldr	x0, [sp, #112]
  403838:	add	x0, x1, x0
  40383c:	mov	w1, #0x20                  	// #32
  403840:	strb	w1, [x0]
  403844:	ldr	x0, [sp, #112]
  403848:	add	x0, x0, #0x1
  40384c:	str	x0, [sp, #112]
  403850:	ldr	x1, [sp, #120]
  403854:	ldr	x0, [sp, #112]
  403858:	add	x3, x1, x0
  40385c:	ldrsw	x0, [sp, #108]
  403860:	lsl	x0, x0, #3
  403864:	ldr	x1, [sp, #16]
  403868:	add	x0, x1, x0
  40386c:	ldr	x0, [x0]
  403870:	ldr	x2, [sp, #72]
  403874:	mov	x1, x0
  403878:	mov	x0, x3
  40387c:	bl	4020d0 <memcpy@plt>
  403880:	ldr	x1, [sp, #112]
  403884:	ldr	x0, [sp, #72]
  403888:	add	x0, x1, x0
  40388c:	str	x0, [sp, #112]
  403890:	ldr	x1, [sp, #120]
  403894:	ldr	x0, [sp, #112]
  403898:	add	x0, x1, x0
  40389c:	strb	wzr, [x0]
  4038a0:	ldr	w0, [sp, #108]
  4038a4:	add	w0, w0, #0x1
  4038a8:	str	w0, [sp, #108]
  4038ac:	ldr	w1, [sp, #108]
  4038b0:	ldr	w0, [sp, #28]
  4038b4:	cmp	w1, w0
  4038b8:	b.lt	4037b4 <ferror@plt+0x1054>  // b.tstop
  4038bc:	add	x0, sp, #0x30
  4038c0:	mov	x1, x0
  4038c4:	mov	x0, #0x0                   	// #0
  4038c8:	bl	4102bc <ferror@plt+0xdb5c>
  4038cc:	str	x0, [sp, #80]
  4038d0:	ldr	x0, [sp, #80]
  4038d4:	cmp	x0, #0x0
  4038d8:	b.ne	4038fc <ferror@plt+0x119c>  // b.any
  4038dc:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  4038e0:	add	x1, x0, #0xe40
  4038e4:	mov	w0, #0x3                   	// #3
  4038e8:	bl	40d820 <ferror@plt+0xb0c0>
  4038ec:	ldr	x0, [sp, #120]
  4038f0:	bl	402510 <free@plt>
  4038f4:	mov	w0, #0x1                   	// #1
  4038f8:	b	4039b0 <ferror@plt+0x1250>
  4038fc:	add	x0, sp, #0x38
  403900:	mov	x2, x0
  403904:	ldr	x1, [sp, #88]
  403908:	ldr	x0, [sp, #80]
  40390c:	bl	416d40 <ferror@plt+0x145e0>
  403910:	str	w0, [sp, #104]
  403914:	ldr	w0, [sp, #104]
  403918:	cmp	w0, #0x0
  40391c:	b.ge	403948 <ferror@plt+0x11e8>  // b.tcont
  403920:	ldr	w0, [sp, #104]
  403924:	neg	w0, w0
  403928:	bl	4023a0 <strerror@plt>
  40392c:	mov	x3, x0
  403930:	ldr	x2, [sp, #88]
  403934:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403938:	add	x1, x0, #0xe58
  40393c:	mov	w0, #0x3                   	// #3
  403940:	bl	40d820 <ferror@plt+0xb0c0>
  403944:	b	403994 <ferror@plt+0x1234>
  403948:	ldr	x0, [sp, #56]
  40394c:	ldr	x2, [sp, #120]
  403950:	ldr	w1, [sp, #100]
  403954:	bl	41783c <ferror@plt+0x150dc>
  403958:	str	w0, [sp, #104]
  40395c:	ldr	w0, [sp, #104]
  403960:	cmp	w0, #0x0
  403964:	b.ge	40398c <ferror@plt+0x122c>  // b.tcont
  403968:	ldr	w0, [sp, #104]
  40396c:	neg	w0, w0
  403970:	bl	403534 <ferror@plt+0xdd4>
  403974:	mov	x3, x0
  403978:	ldr	x2, [sp, #88]
  40397c:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403980:	add	x1, x0, #0xe78
  403984:	mov	w0, #0x3                   	// #3
  403988:	bl	40d820 <ferror@plt+0xb0c0>
  40398c:	ldr	x0, [sp, #56]
  403990:	bl	416fd0 <ferror@plt+0x14870>
  403994:	ldr	x0, [sp, #80]
  403998:	bl	410520 <ferror@plt+0xddc0>
  40399c:	ldr	x0, [sp, #120]
  4039a0:	bl	402510 <free@plt>
  4039a4:	ldr	w0, [sp, #104]
  4039a8:	lsr	w0, w0, #31
  4039ac:	and	w0, w0, #0xff
  4039b0:	ldp	x29, x30, [sp], #128
  4039b4:	ret
  4039b8:	stp	x29, x30, [sp, #-80]!
  4039bc:	mov	x29, sp
  4039c0:	str	x0, [sp, #56]
  4039c4:	str	w1, [sp, #52]
  4039c8:	str	x2, [sp, #40]
  4039cc:	str	w3, [sp, #48]
  4039d0:	str	x4, [sp, #32]
  4039d4:	str	w5, [sp, #28]
  4039d8:	str	x6, [sp, #16]
  4039dc:	ldr	x0, [sp, #16]
  4039e0:	ldr	x0, [x0]
  4039e4:	str	x0, [sp, #72]
  4039e8:	b	403a2c <ferror@plt+0x12cc>
  4039ec:	ldr	x0, [sp, #72]
  4039f0:	ldr	w0, [x0, #32]
  4039f4:	ldr	w1, [sp, #52]
  4039f8:	cmp	w1, w0
  4039fc:	b.ne	403a20 <ferror@plt+0x12c0>  // b.any
  403a00:	ldr	x0, [sp, #72]
  403a04:	ldr	x0, [x0, #8]
  403a08:	ldrsw	x1, [sp, #52]
  403a0c:	mov	x2, x1
  403a10:	ldr	x1, [sp, #56]
  403a14:	bl	402460 <memcmp@plt>
  403a18:	cmp	w0, #0x0
  403a1c:	b.eq	403a3c <ferror@plt+0x12dc>  // b.none
  403a20:	ldr	x0, [sp, #72]
  403a24:	ldr	x0, [x0]
  403a28:	str	x0, [sp, #72]
  403a2c:	ldr	x0, [sp, #72]
  403a30:	cmp	x0, #0x0
  403a34:	b.ne	4039ec <ferror@plt+0x128c>  // b.any
  403a38:	b	403a40 <ferror@plt+0x12e0>
  403a3c:	nop
  403a40:	ldr	x0, [sp, #72]
  403a44:	cmp	x0, #0x0
  403a48:	b.ne	403ac0 <ferror@plt+0x1360>  // b.any
  403a4c:	mov	x0, #0x30                  	// #48
  403a50:	bl	4022b0 <malloc@plt>
  403a54:	str	x0, [sp, #72]
  403a58:	ldr	x0, [sp, #72]
  403a5c:	cmp	x0, #0x0
  403a60:	b.ne	403a6c <ferror@plt+0x130c>  // b.any
  403a64:	mov	x0, #0x0                   	// #0
  403a68:	b	403b0c <ferror@plt+0x13ac>
  403a6c:	ldr	x0, [sp, #16]
  403a70:	ldr	x1, [x0]
  403a74:	ldr	x0, [sp, #72]
  403a78:	str	x1, [x0]
  403a7c:	ldr	x0, [sp, #16]
  403a80:	ldr	x1, [sp, #72]
  403a84:	str	x1, [x0]
  403a88:	ldr	x0, [sp, #72]
  403a8c:	ldr	x1, [sp, #56]
  403a90:	str	x1, [x0, #8]
  403a94:	ldr	x0, [sp, #72]
  403a98:	ldr	w1, [sp, #52]
  403a9c:	str	w1, [x0, #32]
  403aa0:	ldr	x0, [sp, #72]
  403aa4:	str	xzr, [x0, #16]
  403aa8:	ldr	x0, [sp, #72]
  403aac:	str	xzr, [x0, #24]
  403ab0:	ldr	x0, [sp, #72]
  403ab4:	str	wzr, [x0, #36]
  403ab8:	ldr	x0, [sp, #72]
  403abc:	str	wzr, [x0, #40]
  403ac0:	ldr	x0, [sp, #40]
  403ac4:	cmp	x0, #0x0
  403ac8:	b.eq	403ae4 <ferror@plt+0x1384>  // b.none
  403acc:	ldr	x0, [sp, #72]
  403ad0:	ldr	x1, [sp, #40]
  403ad4:	str	x1, [x0, #16]
  403ad8:	ldr	x0, [sp, #72]
  403adc:	ldr	w1, [sp, #48]
  403ae0:	str	w1, [x0, #36]
  403ae4:	ldr	x0, [sp, #32]
  403ae8:	cmp	x0, #0x0
  403aec:	b.eq	403b08 <ferror@plt+0x13a8>  // b.none
  403af0:	ldr	x0, [sp, #72]
  403af4:	ldr	x1, [sp, #32]
  403af8:	str	x1, [x0, #24]
  403afc:	ldr	x0, [sp, #72]
  403b00:	ldr	w1, [sp, #28]
  403b04:	str	w1, [x0, #40]
  403b08:	ldr	x0, [sp, #72]
  403b0c:	ldp	x29, x30, [sp], #80
  403b10:	ret
  403b14:	stp	x29, x30, [sp, #-112]!
  403b18:	mov	x29, sp
  403b1c:	str	x0, [sp, #40]
  403b20:	str	x1, [sp, #32]
  403b24:	str	x2, [sp, #24]
  403b28:	mov	w1, #0x3a                  	// #58
  403b2c:	ldr	x0, [sp, #32]
  403b30:	bl	402540 <strchr@plt>
  403b34:	str	x0, [sp, #80]
  403b38:	ldr	x0, [sp, #80]
  403b3c:	cmp	x0, #0x0
  403b40:	b.ne	403b64 <ferror@plt+0x1404>  // b.any
  403b44:	ldr	x3, [sp, #32]
  403b48:	ldr	x2, [sp, #40]
  403b4c:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403b50:	add	x1, x0, #0xf30
  403b54:	mov	w0, #0x3                   	// #3
  403b58:	bl	40d820 <ferror@plt+0xb0c0>
  403b5c:	mov	w0, #0x0                   	// #0
  403b60:	b	403c24 <ferror@plt+0x14c4>
  403b64:	ldr	x0, [sp, #32]
  403b68:	str	x0, [sp, #72]
  403b6c:	ldr	x1, [sp, #80]
  403b70:	ldr	x0, [sp, #32]
  403b74:	sub	x0, x1, x0
  403b78:	str	w0, [sp, #68]
  403b7c:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403b80:	add	x1, x0, #0xf58
  403b84:	ldr	x0, [sp, #40]
  403b88:	bl	4024a0 <strcmp@plt>
  403b8c:	cmp	w0, #0x0
  403b90:	b.ne	403bb8 <ferror@plt+0x1458>  // b.any
  403b94:	ldr	x0, [sp, #80]
  403b98:	add	x0, x0, #0x1
  403b9c:	str	x0, [sp, #104]
  403ba0:	ldr	x0, [sp, #104]
  403ba4:	bl	402110 <strlen@plt>
  403ba8:	str	w0, [sp, #92]
  403bac:	str	xzr, [sp, #96]
  403bb0:	str	wzr, [sp, #88]
  403bb4:	b	403bd8 <ferror@plt+0x1478>
  403bb8:	str	xzr, [sp, #104]
  403bbc:	str	wzr, [sp, #92]
  403bc0:	ldr	x0, [sp, #80]
  403bc4:	add	x0, x0, #0x1
  403bc8:	str	x0, [sp, #96]
  403bcc:	ldr	x0, [sp, #96]
  403bd0:	bl	402110 <strlen@plt>
  403bd4:	str	w0, [sp, #88]
  403bd8:	ldr	x6, [sp, #24]
  403bdc:	ldr	w5, [sp, #88]
  403be0:	ldr	x4, [sp, #96]
  403be4:	ldr	w3, [sp, #92]
  403be8:	ldr	x2, [sp, #104]
  403bec:	ldr	w1, [sp, #68]
  403bf0:	ldr	x0, [sp, #72]
  403bf4:	bl	4039b8 <ferror@plt+0x1258>
  403bf8:	str	x0, [sp, #56]
  403bfc:	ldr	x0, [sp, #56]
  403c00:	cmp	x0, #0x0
  403c04:	b.ne	403c20 <ferror@plt+0x14c0>  // b.any
  403c08:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403c0c:	add	x1, x0, #0xf60
  403c10:	mov	w0, #0x3                   	// #3
  403c14:	bl	40d820 <ferror@plt+0xb0c0>
  403c18:	mov	w0, #0xfffffff4            	// #-12
  403c1c:	b	403c24 <ferror@plt+0x14c4>
  403c20:	mov	w0, #0x0                   	// #0
  403c24:	ldp	x29, x30, [sp], #112
  403c28:	ret
  403c2c:	stp	x29, x30, [sp, #-96]!
  403c30:	mov	x29, sp
  403c34:	str	x0, [sp, #24]
  403c38:	str	xzr, [sp, #40]
  403c3c:	str	wzr, [sp, #84]
  403c40:	ldr	x0, [sp, #24]
  403c44:	str	x0, [sp, #88]
  403c48:	b	403cd0 <ferror@plt+0x1570>
  403c4c:	ldr	x0, [sp, #88]
  403c50:	bl	41a744 <ferror@plt+0x17fe4>
  403c54:	str	x0, [sp, #64]
  403c58:	ldr	x0, [sp, #88]
  403c5c:	bl	41a77c <ferror@plt+0x1801c>
  403c60:	str	x0, [sp, #56]
  403c64:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403c68:	add	x1, x0, #0xf58
  403c6c:	ldr	x0, [sp, #64]
  403c70:	bl	4024a0 <strcmp@plt>
  403c74:	cmp	w0, #0x0
  403c78:	b.eq	403c94 <ferror@plt+0x1534>  // b.none
  403c7c:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403c80:	add	x1, x0, #0xf70
  403c84:	ldr	x0, [sp, #64]
  403c88:	bl	4024a0 <strcmp@plt>
  403c8c:	cmp	w0, #0x0
  403c90:	b.ne	403cbc <ferror@plt+0x155c>  // b.any
  403c94:	add	x0, sp, #0x28
  403c98:	mov	x2, x0
  403c9c:	ldr	x1, [sp, #56]
  403ca0:	ldr	x0, [sp, #64]
  403ca4:	bl	403b14 <ferror@plt+0x13b4>
  403ca8:	str	w0, [sp, #84]
  403cac:	ldr	w0, [sp, #84]
  403cb0:	cmp	w0, #0x0
  403cb4:	b.lt	403df8 <ferror@plt+0x1698>  // b.tstop
  403cb8:	b	403cc0 <ferror@plt+0x1560>
  403cbc:	nop
  403cc0:	ldr	x1, [sp, #88]
  403cc4:	ldr	x0, [sp, #24]
  403cc8:	bl	411d90 <ferror@plt+0xf630>
  403ccc:	str	x0, [sp, #88]
  403cd0:	ldr	x0, [sp, #88]
  403cd4:	cmp	x0, #0x0
  403cd8:	b.ne	403c4c <ferror@plt+0x14ec>  // b.any
  403cdc:	b	403de8 <ferror@plt+0x1688>
  403ce0:	ldr	x0, [sp, #40]
  403ce4:	str	x0, [sp, #72]
  403ce8:	ldr	x0, [sp, #72]
  403cec:	ldr	x0, [x0]
  403cf0:	str	x0, [sp, #40]
  403cf4:	ldr	x0, [sp, #72]
  403cf8:	ldr	x0, [x0, #16]
  403cfc:	cmp	x0, #0x0
  403d00:	b.ne	403d44 <ferror@plt+0x15e4>  // b.any
  403d04:	ldr	x0, [sp, #72]
  403d08:	ldr	w1, [x0, #32]
  403d0c:	ldr	x0, [sp, #72]
  403d10:	ldr	x2, [x0, #8]
  403d14:	ldr	x0, [sp, #72]
  403d18:	ldr	w3, [x0, #40]
  403d1c:	ldr	x0, [sp, #72]
  403d20:	ldr	x4, [x0, #24]
  403d24:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403d28:	add	x0, x0, #0x39c
  403d2c:	ldrb	w0, [x0]
  403d30:	mov	w5, w0
  403d34:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403d38:	add	x0, x0, #0xf80
  403d3c:	bl	402690 <printf@plt>
  403d40:	b	403de0 <ferror@plt+0x1680>
  403d44:	ldr	x0, [sp, #72]
  403d48:	ldr	x0, [x0, #24]
  403d4c:	cmp	x0, #0x0
  403d50:	b.eq	403da4 <ferror@plt+0x1644>  // b.none
  403d54:	ldr	x0, [sp, #72]
  403d58:	ldr	w1, [x0, #32]
  403d5c:	ldr	x0, [sp, #72]
  403d60:	ldr	x2, [x0, #8]
  403d64:	ldr	x0, [sp, #72]
  403d68:	ldr	w3, [x0, #36]
  403d6c:	ldr	x0, [sp, #72]
  403d70:	ldr	x4, [x0, #16]
  403d74:	ldr	x0, [sp, #72]
  403d78:	ldr	w5, [x0, #40]
  403d7c:	ldr	x0, [sp, #72]
  403d80:	ldr	x6, [x0, #24]
  403d84:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403d88:	add	x0, x0, #0x39c
  403d8c:	ldrb	w0, [x0]
  403d90:	mov	w7, w0
  403d94:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403d98:	add	x0, x0, #0xf90
  403d9c:	bl	402690 <printf@plt>
  403da0:	b	403de0 <ferror@plt+0x1680>
  403da4:	ldr	x0, [sp, #72]
  403da8:	ldr	w1, [x0, #32]
  403dac:	ldr	x0, [sp, #72]
  403db0:	ldr	x2, [x0, #8]
  403db4:	ldr	x0, [sp, #72]
  403db8:	ldr	w3, [x0, #36]
  403dbc:	ldr	x0, [sp, #72]
  403dc0:	ldr	x4, [x0, #16]
  403dc4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403dc8:	add	x0, x0, #0x39c
  403dcc:	ldrb	w0, [x0]
  403dd0:	mov	w5, w0
  403dd4:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403dd8:	add	x0, x0, #0xfa8
  403ddc:	bl	402690 <printf@plt>
  403de0:	ldr	x0, [sp, #72]
  403de4:	bl	402510 <free@plt>
  403de8:	ldr	x0, [sp, #40]
  403dec:	cmp	x0, #0x0
  403df0:	b.ne	403ce0 <ferror@plt+0x1580>  // b.any
  403df4:	b	403dfc <ferror@plt+0x169c>
  403df8:	nop
  403dfc:	b	403e1c <ferror@plt+0x16bc>
  403e00:	ldr	x0, [sp, #40]
  403e04:	str	x0, [sp, #48]
  403e08:	ldr	x0, [sp, #40]
  403e0c:	ldr	x0, [x0]
  403e10:	str	x0, [sp, #40]
  403e14:	ldr	x0, [sp, #48]
  403e18:	bl	402510 <free@plt>
  403e1c:	ldr	x0, [sp, #40]
  403e20:	cmp	x0, #0x0
  403e24:	b.ne	403e00 <ferror@plt+0x16a0>  // b.any
  403e28:	ldr	w0, [sp, #84]
  403e2c:	ldp	x29, x30, [sp], #96
  403e30:	ret
  403e34:	sub	sp, sp, #0x90
  403e38:	stp	x29, x30, [sp, #16]
  403e3c:	add	x29, sp, #0x10
  403e40:	str	x19, [sp, #32]
  403e44:	str	x0, [sp, #56]
  403e48:	str	xzr, [sp, #80]
  403e4c:	str	xzr, [sp, #72]
  403e50:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403e54:	add	x0, x0, #0x488
  403e58:	ldr	x0, [x0]
  403e5c:	cmp	x0, #0x0
  403e60:	b.eq	403eb8 <ferror@plt+0x1758>  // b.none
  403e64:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403e68:	add	x0, x0, #0x488
  403e6c:	ldr	x2, [x0]
  403e70:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403e74:	add	x1, x0, #0xfb8
  403e78:	mov	x0, x2
  403e7c:	bl	4024a0 <strcmp@plt>
  403e80:	cmp	w0, #0x0
  403e84:	b.ne	403eb8 <ferror@plt+0x1758>  // b.any
  403e88:	ldr	x0, [sp, #56]
  403e8c:	bl	4176a4 <ferror@plt+0x14f44>
  403e90:	mov	x1, x0
  403e94:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403e98:	add	x0, x0, #0x39c
  403e9c:	ldrb	w0, [x0]
  403ea0:	mov	w2, w0
  403ea4:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403ea8:	add	x0, x0, #0xfc8
  403eac:	bl	402690 <printf@plt>
  403eb0:	mov	w0, #0x0                   	// #0
  403eb4:	b	4042dc <ferror@plt+0x1b7c>
  403eb8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403ebc:	add	x0, x0, #0x488
  403ec0:	ldr	x0, [x0]
  403ec4:	cmp	x0, #0x0
  403ec8:	b.ne	403f00 <ferror@plt+0x17a0>  // b.any
  403ecc:	ldr	x0, [sp, #56]
  403ed0:	bl	4176a4 <ferror@plt+0x14f44>
  403ed4:	mov	x1, x0
  403ed8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403edc:	add	x0, x0, #0x39c
  403ee0:	ldrb	w0, [x0]
  403ee4:	mov	w3, w0
  403ee8:	mov	x2, x1
  403eec:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403ef0:	add	x1, x0, #0xfd0
  403ef4:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403ef8:	add	x0, x0, #0xfe0
  403efc:	bl	402690 <printf@plt>
  403f00:	add	x0, sp, #0x50
  403f04:	mov	x1, x0
  403f08:	ldr	x0, [sp, #56]
  403f0c:	bl	41a3c8 <ferror@plt+0x17c68>
  403f10:	str	w0, [sp, #132]
  403f14:	ldr	w0, [sp, #132]
  403f18:	cmp	w0, #0x0
  403f1c:	b.ge	403f58 <ferror@plt+0x17f8>  // b.tcont
  403f20:	ldr	x0, [sp, #56]
  403f24:	bl	417678 <ferror@plt+0x14f18>
  403f28:	mov	x19, x0
  403f2c:	ldr	w0, [sp, #132]
  403f30:	neg	w0, w0
  403f34:	bl	4023a0 <strerror@plt>
  403f38:	mov	x3, x0
  403f3c:	mov	x2, x19
  403f40:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403f44:	add	x1, x0, #0xff0
  403f48:	mov	w0, #0x3                   	// #3
  403f4c:	bl	40d820 <ferror@plt+0xb0c0>
  403f50:	ldr	w0, [sp, #132]
  403f54:	b	4042dc <ferror@plt+0x1b7c>
  403f58:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403f5c:	add	x0, x0, #0x488
  403f60:	ldr	x0, [x0]
  403f64:	cmp	x0, #0x0
  403f68:	b.eq	403fa0 <ferror@plt+0x1840>  // b.none
  403f6c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403f70:	add	x0, x0, #0x488
  403f74:	ldr	x2, [x0]
  403f78:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  403f7c:	add	x1, x0, #0xf58
  403f80:	mov	x0, x2
  403f84:	bl	4024a0 <strcmp@plt>
  403f88:	cmp	w0, #0x0
  403f8c:	b.ne	403fa0 <ferror@plt+0x1840>  // b.any
  403f90:	ldr	x0, [sp, #80]
  403f94:	bl	403c2c <ferror@plt+0x14cc>
  403f98:	str	w0, [sp, #132]
  403f9c:	b	4042a4 <ferror@plt+0x1b44>
  403fa0:	ldr	x0, [sp, #80]
  403fa4:	str	x0, [sp, #136]
  403fa8:	b	404114 <ferror@plt+0x19b4>
  403fac:	ldr	x0, [sp, #136]
  403fb0:	bl	41a744 <ferror@plt+0x17fe4>
  403fb4:	str	x0, [sp, #112]
  403fb8:	ldr	x0, [sp, #136]
  403fbc:	bl	41a77c <ferror@plt+0x1801c>
  403fc0:	str	x0, [sp, #104]
  403fc4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403fc8:	add	x0, x0, #0x488
  403fcc:	ldr	x0, [x0]
  403fd0:	cmp	x0, #0x0
  403fd4:	b.eq	404018 <ferror@plt+0x18b8>  // b.none
  403fd8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403fdc:	add	x0, x0, #0x488
  403fe0:	ldr	x0, [x0]
  403fe4:	ldr	x1, [sp, #112]
  403fe8:	bl	4024a0 <strcmp@plt>
  403fec:	cmp	w0, #0x0
  403ff0:	b.ne	4040f8 <ferror@plt+0x1998>  // b.any
  403ff4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  403ff8:	add	x0, x0, #0x39c
  403ffc:	ldrb	w0, [x0]
  404000:	mov	w2, w0
  404004:	ldr	x1, [sp, #104]
  404008:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  40400c:	add	x0, x0, #0xfc8
  404010:	bl	402690 <printf@plt>
  404014:	b	404104 <ferror@plt+0x19a4>
  404018:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  40401c:	add	x1, x0, #0xf58
  404020:	ldr	x0, [sp, #112]
  404024:	bl	4024a0 <strcmp@plt>
  404028:	cmp	w0, #0x0
  40402c:	b.eq	404048 <ferror@plt+0x18e8>  // b.none
  404030:	adrp	x0, 41f000 <ferror@plt+0x1c8a0>
  404034:	add	x1, x0, #0xf70
  404038:	ldr	x0, [sp, #112]
  40403c:	bl	4024a0 <strcmp@plt>
  404040:	cmp	w0, #0x0
  404044:	b.ne	404070 <ferror@plt+0x1910>  // b.any
  404048:	add	x0, sp, #0x48
  40404c:	mov	x2, x0
  404050:	ldr	x1, [sp, #104]
  404054:	ldr	x0, [sp, #112]
  404058:	bl	403b14 <ferror@plt+0x13b4>
  40405c:	str	w0, [sp, #132]
  404060:	ldr	w0, [sp, #132]
  404064:	cmp	w0, #0x0
  404068:	b.ge	404100 <ferror@plt+0x19a0>  // b.tcont
  40406c:	b	4042a4 <ferror@plt+0x1b44>
  404070:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404074:	add	x0, x0, #0x39c
  404078:	ldrb	w0, [x0]
  40407c:	cmp	w0, #0x0
  404080:	b.ne	4040ac <ferror@plt+0x194c>  // b.any
  404084:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404088:	add	x0, x0, #0x39c
  40408c:	ldrb	w0, [x0]
  404090:	mov	w3, w0
  404094:	ldr	x2, [sp, #104]
  404098:	ldr	x1, [sp, #112]
  40409c:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  4040a0:	add	x0, x0, #0x18
  4040a4:	bl	402690 <printf@plt>
  4040a8:	b	404104 <ferror@plt+0x19a4>
  4040ac:	ldr	x0, [sp, #112]
  4040b0:	bl	402110 <strlen@plt>
  4040b4:	str	w0, [sp, #100]
  4040b8:	mov	w1, #0xf                   	// #15
  4040bc:	ldr	w0, [sp, #100]
  4040c0:	sub	w1, w1, w0
  4040c4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4040c8:	add	x0, x0, #0x39c
  4040cc:	ldrb	w0, [x0]
  4040d0:	mov	w5, w0
  4040d4:	ldr	x4, [sp, #104]
  4040d8:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  4040dc:	add	x3, x0, #0x20
  4040e0:	mov	w2, w1
  4040e4:	ldr	x1, [sp, #112]
  4040e8:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  4040ec:	add	x0, x0, #0x28
  4040f0:	bl	402690 <printf@plt>
  4040f4:	b	404104 <ferror@plt+0x19a4>
  4040f8:	nop
  4040fc:	b	404104 <ferror@plt+0x19a4>
  404100:	nop
  404104:	ldr	x0, [sp, #80]
  404108:	ldr	x1, [sp, #136]
  40410c:	bl	411d90 <ferror@plt+0xf630>
  404110:	str	x0, [sp, #136]
  404114:	ldr	x0, [sp, #136]
  404118:	cmp	x0, #0x0
  40411c:	b.ne	403fac <ferror@plt+0x184c>  // b.any
  404120:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404124:	add	x0, x0, #0x488
  404128:	ldr	x0, [x0]
  40412c:	cmp	x0, #0x0
  404130:	b.ne	4042a0 <ferror@plt+0x1b40>  // b.any
  404134:	b	404290 <ferror@plt+0x1b30>
  404138:	ldr	x0, [sp, #72]
  40413c:	str	x0, [sp, #120]
  404140:	ldr	x0, [sp, #120]
  404144:	ldr	x0, [x0]
  404148:	str	x0, [sp, #72]
  40414c:	ldr	x0, [sp, #120]
  404150:	ldr	x0, [x0, #16]
  404154:	cmp	x0, #0x0
  404158:	b.ne	4041b4 <ferror@plt+0x1a54>  // b.any
  40415c:	ldr	x0, [sp, #120]
  404160:	ldr	w1, [x0, #32]
  404164:	ldr	x0, [sp, #120]
  404168:	ldr	x2, [x0, #8]
  40416c:	ldr	x0, [sp, #120]
  404170:	ldr	w3, [x0, #40]
  404174:	ldr	x0, [sp, #120]
  404178:	ldr	x4, [x0, #24]
  40417c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404180:	add	x0, x0, #0x39c
  404184:	ldrb	w0, [x0]
  404188:	mov	w6, w0
  40418c:	mov	x5, x4
  404190:	mov	w4, w3
  404194:	mov	x3, x2
  404198:	mov	w2, w1
  40419c:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  4041a0:	add	x1, x0, #0x38
  4041a4:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  4041a8:	add	x0, x0, #0x40
  4041ac:	bl	402690 <printf@plt>
  4041b0:	b	404288 <ferror@plt+0x1b28>
  4041b4:	ldr	x0, [sp, #120]
  4041b8:	ldr	x0, [x0, #24]
  4041bc:	cmp	x0, #0x0
  4041c0:	b.eq	404234 <ferror@plt+0x1ad4>  // b.none
  4041c4:	ldr	x0, [sp, #120]
  4041c8:	ldr	w1, [x0, #32]
  4041cc:	ldr	x0, [sp, #120]
  4041d0:	ldr	x2, [x0, #8]
  4041d4:	ldr	x0, [sp, #120]
  4041d8:	ldr	w3, [x0, #36]
  4041dc:	ldr	x0, [sp, #120]
  4041e0:	ldr	x4, [x0, #16]
  4041e4:	ldr	x0, [sp, #120]
  4041e8:	ldr	w5, [x0, #40]
  4041ec:	ldr	x0, [sp, #120]
  4041f0:	ldr	x6, [x0, #24]
  4041f4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4041f8:	add	x0, x0, #0x39c
  4041fc:	ldrb	w0, [x0]
  404200:	str	w0, [sp]
  404204:	mov	x7, x6
  404208:	mov	w6, w5
  40420c:	mov	x5, x4
  404210:	mov	w4, w3
  404214:	mov	x3, x2
  404218:	mov	w2, w1
  40421c:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  404220:	add	x1, x0, #0x38
  404224:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  404228:	add	x0, x0, #0x58
  40422c:	bl	402690 <printf@plt>
  404230:	b	404288 <ferror@plt+0x1b28>
  404234:	ldr	x0, [sp, #120]
  404238:	ldr	w1, [x0, #32]
  40423c:	ldr	x0, [sp, #120]
  404240:	ldr	x2, [x0, #8]
  404244:	ldr	x0, [sp, #120]
  404248:	ldr	w3, [x0, #36]
  40424c:	ldr	x0, [sp, #120]
  404250:	ldr	x4, [x0, #16]
  404254:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404258:	add	x0, x0, #0x39c
  40425c:	ldrb	w0, [x0]
  404260:	mov	w6, w0
  404264:	mov	x5, x4
  404268:	mov	w4, w3
  40426c:	mov	x3, x2
  404270:	mov	w2, w1
  404274:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  404278:	add	x1, x0, #0x38
  40427c:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  404280:	add	x0, x0, #0x40
  404284:	bl	402690 <printf@plt>
  404288:	ldr	x0, [sp, #120]
  40428c:	bl	402510 <free@plt>
  404290:	ldr	x0, [sp, #72]
  404294:	cmp	x0, #0x0
  404298:	b.ne	404138 <ferror@plt+0x19d8>  // b.any
  40429c:	b	4042a4 <ferror@plt+0x1b44>
  4042a0:	nop
  4042a4:	b	4042c4 <ferror@plt+0x1b64>
  4042a8:	ldr	x0, [sp, #72]
  4042ac:	str	x0, [sp, #88]
  4042b0:	ldr	x0, [sp, #72]
  4042b4:	ldr	x0, [x0]
  4042b8:	str	x0, [sp, #72]
  4042bc:	ldr	x0, [sp, #88]
  4042c0:	bl	402510 <free@plt>
  4042c4:	ldr	x0, [sp, #72]
  4042c8:	cmp	x0, #0x0
  4042cc:	b.ne	4042a8 <ferror@plt+0x1b48>  // b.any
  4042d0:	ldr	x0, [sp, #80]
  4042d4:	bl	41a7b4 <ferror@plt+0x18054>
  4042d8:	ldr	w0, [sp, #132]
  4042dc:	ldr	x19, [sp, #32]
  4042e0:	ldp	x29, x30, [sp, #16]
  4042e4:	add	sp, sp, #0x90
  4042e8:	ret
  4042ec:	stp	x29, x30, [sp, #-48]!
  4042f0:	mov	x29, sp
  4042f4:	str	x0, [sp, #24]
  4042f8:	str	x1, [sp, #16]
  4042fc:	add	x0, sp, #0x20
  404300:	mov	x2, x0
  404304:	ldr	x1, [sp, #16]
  404308:	ldr	x0, [sp, #24]
  40430c:	bl	416d40 <ferror@plt+0x145e0>
  404310:	str	w0, [sp, #44]
  404314:	ldr	w0, [sp, #44]
  404318:	cmp	w0, #0x0
  40431c:	b.ge	40433c <ferror@plt+0x1bdc>  // b.tcont
  404320:	ldr	x2, [sp, #16]
  404324:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  404328:	add	x1, x0, #0x70
  40432c:	mov	w0, #0x3                   	// #3
  404330:	bl	40d820 <ferror@plt+0xb0c0>
  404334:	ldr	w0, [sp, #44]
  404338:	b	404354 <ferror@plt+0x1bf4>
  40433c:	ldr	x0, [sp, #32]
  404340:	bl	403e34 <ferror@plt+0x16d4>
  404344:	str	w0, [sp, #44]
  404348:	ldr	x0, [sp, #32]
  40434c:	bl	416fd0 <ferror@plt+0x14870>
  404350:	ldr	w0, [sp, #44]
  404354:	ldp	x29, x30, [sp], #48
  404358:	ret
  40435c:	stp	x29, x30, [sp, #-80]!
  404360:	mov	x29, sp
  404364:	str	x0, [sp, #24]
  404368:	str	x1, [sp, #16]
  40436c:	str	xzr, [sp, #32]
  404370:	add	x0, sp, #0x20
  404374:	mov	x2, x0
  404378:	ldr	x1, [sp, #16]
  40437c:	ldr	x0, [sp, #24]
  404380:	bl	4170f4 <ferror@plt+0x14994>
  404384:	str	w0, [sp, #68]
  404388:	ldr	w0, [sp, #68]
  40438c:	cmp	w0, #0x0
  404390:	b.ge	4043b0 <ferror@plt+0x1c50>  // b.tcont
  404394:	ldr	x2, [sp, #16]
  404398:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  40439c:	add	x1, x0, #0x90
  4043a0:	mov	w0, #0x3                   	// #3
  4043a4:	bl	40d820 <ferror@plt+0xb0c0>
  4043a8:	ldr	w0, [sp, #68]
  4043ac:	b	4044b4 <ferror@plt+0x1d54>
  4043b0:	ldr	x0, [sp, #32]
  4043b4:	cmp	x0, #0x0
  4043b8:	b.ne	4043d8 <ferror@plt+0x1c78>  // b.any
  4043bc:	ldr	x2, [sp, #16]
  4043c0:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  4043c4:	add	x1, x0, #0xb0
  4043c8:	mov	w0, #0x3                   	// #3
  4043cc:	bl	40d820 <ferror@plt+0xb0c0>
  4043d0:	mov	w0, #0xfffffffe            	// #-2
  4043d4:	b	4044b4 <ferror@plt+0x1d54>
  4043d8:	ldr	x0, [sp, #32]
  4043dc:	add	x1, sp, #0x28
  4043e0:	mov	x3, x1
  4043e4:	mov	x2, x0
  4043e8:	mov	w1, #0x2                   	// #2
  4043ec:	ldr	x0, [sp, #24]
  4043f0:	bl	417c98 <ferror@plt+0x15538>
  4043f4:	str	w0, [sp, #68]
  4043f8:	ldr	x0, [sp, #32]
  4043fc:	bl	417440 <ferror@plt+0x14ce0>
  404400:	ldr	w0, [sp, #68]
  404404:	cmp	w0, #0x0
  404408:	b.ge	404424 <ferror@plt+0x1cc4>  // b.tcont
  40440c:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  404410:	add	x1, x0, #0xc8
  404414:	mov	w0, #0x3                   	// #3
  404418:	bl	40d820 <ferror@plt+0xb0c0>
  40441c:	ldr	w0, [sp, #68]
  404420:	b	4044b4 <ferror@plt+0x1d54>
  404424:	ldr	x0, [sp, #40]
  404428:	cmp	x0, #0x0
  40442c:	b.ne	40444c <ferror@plt+0x1cec>  // b.any
  404430:	ldr	x2, [sp, #16]
  404434:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  404438:	add	x1, x0, #0xb0
  40443c:	mov	w0, #0x3                   	// #3
  404440:	bl	40d820 <ferror@plt+0xb0c0>
  404444:	mov	w0, #0xfffffffe            	// #-2
  404448:	b	4044b4 <ferror@plt+0x1d54>
  40444c:	ldr	x0, [sp, #40]
  404450:	str	x0, [sp, #72]
  404454:	b	40449c <ferror@plt+0x1d3c>
  404458:	ldr	x0, [sp, #72]
  40445c:	bl	417644 <ferror@plt+0x14ee4>
  404460:	str	x0, [sp, #56]
  404464:	ldr	x0, [sp, #56]
  404468:	bl	403e34 <ferror@plt+0x16d4>
  40446c:	str	w0, [sp, #52]
  404470:	ldr	x0, [sp, #56]
  404474:	bl	416fd0 <ferror@plt+0x14870>
  404478:	ldr	w0, [sp, #52]
  40447c:	cmp	w0, #0x0
  404480:	b.ge	40448c <ferror@plt+0x1d2c>  // b.tcont
  404484:	ldr	w0, [sp, #52]
  404488:	str	w0, [sp, #68]
  40448c:	ldr	x0, [sp, #40]
  404490:	ldr	x1, [sp, #72]
  404494:	bl	411d90 <ferror@plt+0xf630>
  404498:	str	x0, [sp, #72]
  40449c:	ldr	x0, [sp, #72]
  4044a0:	cmp	x0, #0x0
  4044a4:	b.ne	404458 <ferror@plt+0x1cf8>  // b.any
  4044a8:	ldr	x0, [sp, #40]
  4044ac:	bl	417440 <ferror@plt+0x14ce0>
  4044b0:	ldr	w0, [sp, #68]
  4044b4:	ldp	x29, x30, [sp], #80
  4044b8:	ret
  4044bc:	stp	x29, x30, [sp, #-16]!
  4044c0:	mov	x29, sp
  4044c4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4044c8:	add	x0, x0, #0x478
  4044cc:	ldr	x0, [x0]
  4044d0:	mov	x1, x0
  4044d4:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  4044d8:	add	x0, x0, #0x150
  4044dc:	bl	402690 <printf@plt>
  4044e0:	nop
  4044e4:	ldp	x29, x30, [sp], #16
  4044e8:	ret
  4044ec:	stp	x29, x30, [sp, #-160]!
  4044f0:	mov	x29, sp
  4044f4:	str	x0, [sp, #24]
  4044f8:	add	x0, sp, #0x20
  4044fc:	mov	x1, x0
  404500:	ldr	x0, [sp, #24]
  404504:	bl	41f4c0 <ferror@plt+0x1cd60>
  404508:	cmp	w0, #0x0
  40450c:	b.ne	404548 <ferror@plt+0x1de8>  // b.any
  404510:	ldr	w0, [sp, #48]
  404514:	and	w0, w0, #0xf000
  404518:	cmp	w0, #0x8, lsl #12
  40451c:	b.ne	404548 <ferror@plt+0x1de8>  // b.any
  404520:	ldr	x0, [sp, #24]
  404524:	bl	402110 <strlen@plt>
  404528:	mov	x1, x0
  40452c:	ldr	x0, [sp, #24]
  404530:	bl	40f690 <ferror@plt+0xcf30>
  404534:	and	w0, w0, #0xff
  404538:	cmp	w0, #0x0
  40453c:	b.eq	404548 <ferror@plt+0x1de8>  // b.none
  404540:	mov	w0, #0x1                   	// #1
  404544:	b	40454c <ferror@plt+0x1dec>
  404548:	mov	w0, #0x0                   	// #0
  40454c:	ldp	x29, x30, [sp], #160
  404550:	ret
  404554:	mov	x12, #0x11f0                	// #4592
  404558:	sub	sp, sp, x12
  40455c:	stp	x29, x30, [sp]
  404560:	mov	x29, sp
  404564:	str	w0, [sp, #28]
  404568:	str	x1, [sp, #16]
  40456c:	str	xzr, [sp, #4584]
  404570:	str	xzr, [sp, #4576]
  404574:	str	xzr, [sp, #4568]
  404578:	str	xzr, [sp, #432]
  40457c:	str	wzr, [sp, #428]
  404580:	add	x0, sp, #0x1ac
  404584:	mov	x4, x0
  404588:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  40458c:	add	x3, x0, #0x4c0
  404590:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  404594:	add	x2, x0, #0x4b0
  404598:	ldr	x1, [sp, #16]
  40459c:	ldr	w0, [sp, #28]
  4045a0:	bl	402480 <getopt_long@plt>
  4045a4:	str	w0, [sp, #4552]
  4045a8:	ldr	w0, [sp, #4552]
  4045ac:	cmn	w0, #0x1
  4045b0:	b.ne	4045d0 <ferror@plt+0x1e70>  // b.any
  4045b4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4045b8:	add	x0, x0, #0x468
  4045bc:	ldr	w0, [x0]
  4045c0:	ldr	w1, [sp, #28]
  4045c4:	cmp	w1, w0
  4045c8:	b.le	4047fc <ferror@plt+0x209c>
  4045cc:	b	404814 <ferror@plt+0x20b4>
  4045d0:	ldr	w0, [sp, #4552]
  4045d4:	cmp	w0, #0x70
  4045d8:	b.eq	404724 <ferror@plt+0x1fc4>  // b.none
  4045dc:	ldr	w0, [sp, #4552]
  4045e0:	cmp	w0, #0x70
  4045e4:	b.gt	4047dc <ferror@plt+0x207c>
  4045e8:	ldr	w0, [sp, #4552]
  4045ec:	cmp	w0, #0x6e
  4045f0:	b.eq	40473c <ferror@plt+0x1fdc>  // b.none
  4045f4:	ldr	w0, [sp, #4552]
  4045f8:	cmp	w0, #0x6e
  4045fc:	b.gt	4047dc <ferror@plt+0x207c>
  404600:	ldr	w0, [sp, #4552]
  404604:	cmp	w0, #0x6c
  404608:	b.eq	40470c <ferror@plt+0x1fac>  // b.none
  40460c:	ldr	w0, [sp, #4552]
  404610:	cmp	w0, #0x6c
  404614:	b.gt	4047dc <ferror@plt+0x207c>
  404618:	ldr	w0, [sp, #4552]
  40461c:	cmp	w0, #0x6b
  404620:	b.eq	404780 <ferror@plt+0x2020>  // b.none
  404624:	ldr	w0, [sp, #4552]
  404628:	cmp	w0, #0x6b
  40462c:	b.gt	4047dc <ferror@plt+0x207c>
  404630:	ldr	w0, [sp, #4552]
  404634:	cmp	w0, #0x68
  404638:	b.eq	4047a8 <ferror@plt+0x2048>  // b.none
  40463c:	ldr	w0, [sp, #4552]
  404640:	cmp	w0, #0x68
  404644:	b.gt	4047dc <ferror@plt+0x207c>
  404648:	ldr	w0, [sp, #4552]
  40464c:	cmp	w0, #0x64
  404650:	b.eq	4046f4 <ferror@plt+0x1f94>  // b.none
  404654:	ldr	w0, [sp, #4552]
  404658:	cmp	w0, #0x64
  40465c:	b.gt	4047dc <ferror@plt+0x207c>
  404660:	ldr	w0, [sp, #4552]
  404664:	cmp	w0, #0x62
  404668:	b.eq	404794 <ferror@plt+0x2034>  // b.none
  40466c:	ldr	w0, [sp, #4552]
  404670:	cmp	w0, #0x62
  404674:	b.gt	4047dc <ferror@plt+0x207c>
  404678:	ldr	w0, [sp, #4552]
  40467c:	cmp	w0, #0x61
  404680:	b.eq	4046dc <ferror@plt+0x1f7c>  // b.none
  404684:	ldr	w0, [sp, #4552]
  404688:	cmp	w0, #0x61
  40468c:	b.gt	4047dc <ferror@plt+0x207c>
  404690:	ldr	w0, [sp, #4552]
  404694:	cmp	w0, #0x56
  404698:	b.eq	4047b4 <ferror@plt+0x2054>  // b.none
  40469c:	ldr	w0, [sp, #4552]
  4046a0:	cmp	w0, #0x56
  4046a4:	b.gt	4047dc <ferror@plt+0x207c>
  4046a8:	ldr	w0, [sp, #4552]
  4046ac:	cmp	w0, #0x46
  4046b0:	b.eq	404764 <ferror@plt+0x2004>  // b.none
  4046b4:	ldr	w0, [sp, #4552]
  4046b8:	cmp	w0, #0x46
  4046bc:	b.gt	4047dc <ferror@plt+0x207c>
  4046c0:	ldr	w0, [sp, #4552]
  4046c4:	cmp	w0, #0x30
  4046c8:	b.eq	404754 <ferror@plt+0x1ff4>  // b.none
  4046cc:	ldr	w0, [sp, #4552]
  4046d0:	cmp	w0, #0x3f
  4046d4:	b.eq	4047d4 <ferror@plt+0x2074>  // b.none
  4046d8:	b	4047dc <ferror@plt+0x207c>
  4046dc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4046e0:	add	x0, x0, #0x488
  4046e4:	adrp	x1, 420000 <ferror@plt+0x1d8a0>
  4046e8:	add	x1, x1, #0xe8
  4046ec:	str	x1, [x0]
  4046f0:	b	4047f8 <ferror@plt+0x2098>
  4046f4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4046f8:	add	x0, x0, #0x488
  4046fc:	adrp	x1, 420000 <ferror@plt+0x1d8a0>
  404700:	add	x1, x1, #0xf0
  404704:	str	x1, [x0]
  404708:	b	4047f8 <ferror@plt+0x2098>
  40470c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404710:	add	x0, x0, #0x488
  404714:	adrp	x1, 420000 <ferror@plt+0x1d8a0>
  404718:	add	x1, x1, #0x100
  40471c:	str	x1, [x0]
  404720:	b	4047f8 <ferror@plt+0x2098>
  404724:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404728:	add	x0, x0, #0x488
  40472c:	adrp	x1, 41f000 <ferror@plt+0x1c8a0>
  404730:	add	x1, x1, #0xf58
  404734:	str	x1, [x0]
  404738:	b	4047f8 <ferror@plt+0x2098>
  40473c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404740:	add	x0, x0, #0x488
  404744:	adrp	x1, 41f000 <ferror@plt+0x1c8a0>
  404748:	add	x1, x1, #0xfb8
  40474c:	str	x1, [x0]
  404750:	b	4047f8 <ferror@plt+0x2098>
  404754:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404758:	add	x0, x0, #0x39c
  40475c:	strb	wzr, [x0]
  404760:	b	4047f8 <ferror@plt+0x2098>
  404764:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404768:	add	x0, x0, #0x460
  40476c:	ldr	x1, [x0]
  404770:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404774:	add	x0, x0, #0x488
  404778:	str	x1, [x0]
  40477c:	b	4047f8 <ferror@plt+0x2098>
  404780:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404784:	add	x0, x0, #0x460
  404788:	ldr	x0, [x0]
  40478c:	str	x0, [sp, #4576]
  404790:	b	4047f8 <ferror@plt+0x2098>
  404794:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404798:	add	x0, x0, #0x460
  40479c:	ldr	x0, [x0]
  4047a0:	str	x0, [sp, #4568]
  4047a4:	b	4047f8 <ferror@plt+0x2098>
  4047a8:	bl	4044bc <ferror@plt+0x1d5c>
  4047ac:	mov	w0, #0x0                   	// #0
  4047b0:	b	404990 <ferror@plt+0x2230>
  4047b4:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  4047b8:	add	x0, x0, #0x3c8
  4047bc:	bl	402440 <puts@plt>
  4047c0:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  4047c4:	add	x0, x0, #0x3d8
  4047c8:	bl	402440 <puts@plt>
  4047cc:	mov	w0, #0x0                   	// #0
  4047d0:	b	404990 <ferror@plt+0x2230>
  4047d4:	mov	w0, #0x1                   	// #1
  4047d8:	b	404990 <ferror@plt+0x2230>
  4047dc:	ldr	w2, [sp, #4552]
  4047e0:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  4047e4:	add	x1, x0, #0x400
  4047e8:	mov	w0, #0x3                   	// #3
  4047ec:	bl	40d820 <ferror@plt+0xb0c0>
  4047f0:	mov	w0, #0x1                   	// #1
  4047f4:	b	404990 <ferror@plt+0x2230>
  4047f8:	b	40457c <ferror@plt+0x1e1c>
  4047fc:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  404800:	add	x1, x0, #0x428
  404804:	mov	w0, #0x3                   	// #3
  404808:	bl	40d820 <ferror@plt+0xb0c0>
  40480c:	mov	w0, #0x1                   	// #1
  404810:	b	404990 <ferror@plt+0x2230>
  404814:	ldr	x0, [sp, #4568]
  404818:	cmp	x0, #0x0
  40481c:	b.ne	40482c <ferror@plt+0x20cc>  // b.any
  404820:	ldr	x0, [sp, #4576]
  404824:	cmp	x0, #0x0
  404828:	b.eq	4048ac <ferror@plt+0x214c>  // b.none
  40482c:	ldr	x0, [sp, #4568]
  404830:	cmp	x0, #0x0
  404834:	b.ne	404844 <ferror@plt+0x20e4>  // b.any
  404838:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  40483c:	add	x0, x0, #0x20
  404840:	str	x0, [sp, #4568]
  404844:	ldr	x0, [sp, #4576]
  404848:	cmp	x0, #0x0
  40484c:	b.ne	404884 <ferror@plt+0x2124>  // b.any
  404850:	add	x0, sp, #0x20
  404854:	bl	4026c0 <uname@plt>
  404858:	cmp	w0, #0x0
  40485c:	b.ge	404878 <ferror@plt+0x2118>  // b.tcont
  404860:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  404864:	add	x1, x0, #0x448
  404868:	mov	w0, #0x3                   	// #3
  40486c:	bl	40d820 <ferror@plt+0xb0c0>
  404870:	mov	w0, #0x1                   	// #1
  404874:	b	404990 <ferror@plt+0x2230>
  404878:	add	x0, sp, #0x20
  40487c:	add	x0, x0, #0x82
  404880:	str	x0, [sp, #4576]
  404884:	add	x5, sp, #0x1b8
  404888:	ldr	x4, [sp, #4576]
  40488c:	ldr	x3, [sp, #4568]
  404890:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  404894:	add	x2, x0, #0x460
  404898:	mov	x1, #0x1000                	// #4096
  40489c:	mov	x0, x5
  4048a0:	bl	402260 <snprintf@plt>
  4048a4:	add	x0, sp, #0x1b8
  4048a8:	str	x0, [sp, #4584]
  4048ac:	add	x0, sp, #0x1b0
  4048b0:	mov	x1, x0
  4048b4:	ldr	x0, [sp, #4584]
  4048b8:	bl	4102bc <ferror@plt+0xdb5c>
  4048bc:	str	x0, [sp, #4544]
  4048c0:	ldr	x0, [sp, #4544]
  4048c4:	cmp	x0, #0x0
  4048c8:	b.ne	4048e4 <ferror@plt+0x2184>  // b.any
  4048cc:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  4048d0:	add	x1, x0, #0x478
  4048d4:	mov	w0, #0x3                   	// #3
  4048d8:	bl	40d820 <ferror@plt+0xb0c0>
  4048dc:	mov	w0, #0x1                   	// #1
  4048e0:	b	404990 <ferror@plt+0x2230>
  4048e4:	str	wzr, [sp, #4560]
  4048e8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4048ec:	add	x0, x0, #0x468
  4048f0:	ldr	w0, [x0]
  4048f4:	str	w0, [sp, #4564]
  4048f8:	b	40496c <ferror@plt+0x220c>
  4048fc:	ldrsw	x0, [sp, #4564]
  404900:	lsl	x0, x0, #3
  404904:	ldr	x1, [sp, #16]
  404908:	add	x0, x1, x0
  40490c:	ldr	x0, [x0]
  404910:	str	x0, [sp, #4536]
  404914:	ldr	x0, [sp, #4536]
  404918:	bl	4044ec <ferror@plt+0x1d8c>
  40491c:	and	w0, w0, #0xff
  404920:	cmp	w0, #0x0
  404924:	b.eq	40493c <ferror@plt+0x21dc>  // b.none
  404928:	ldr	x1, [sp, #4536]
  40492c:	ldr	x0, [sp, #4544]
  404930:	bl	4042ec <ferror@plt+0x1b8c>
  404934:	str	w0, [sp, #4556]
  404938:	b	40494c <ferror@plt+0x21ec>
  40493c:	ldr	x1, [sp, #4536]
  404940:	ldr	x0, [sp, #4544]
  404944:	bl	40435c <ferror@plt+0x1bfc>
  404948:	str	w0, [sp, #4556]
  40494c:	ldr	w0, [sp, #4556]
  404950:	cmp	w0, #0x0
  404954:	b.ge	404960 <ferror@plt+0x2200>  // b.tcont
  404958:	ldr	w0, [sp, #4556]
  40495c:	str	w0, [sp, #4560]
  404960:	ldr	w0, [sp, #4564]
  404964:	add	w0, w0, #0x1
  404968:	str	w0, [sp, #4564]
  40496c:	ldr	w1, [sp, #4564]
  404970:	ldr	w0, [sp, #28]
  404974:	cmp	w1, w0
  404978:	b.lt	4048fc <ferror@plt+0x219c>  // b.tstop
  40497c:	ldr	x0, [sp, #4544]
  404980:	bl	410520 <ferror@plt+0xddc0>
  404984:	ldr	w0, [sp, #4560]
  404988:	lsr	w0, w0, #31
  40498c:	and	w0, w0, #0xff
  404990:	ldp	x29, x30, [sp]
  404994:	mov	x12, #0x11f0                	// #4592
  404998:	add	sp, sp, x12
  40499c:	ret
  4049a0:	stp	x29, x30, [sp, #-16]!
  4049a4:	mov	x29, sp
  4049a8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4049ac:	add	x0, x0, #0x478
  4049b0:	ldr	x1, [x0]
  4049b4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4049b8:	add	x0, x0, #0x478
  4049bc:	ldr	x2, [x0]
  4049c0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4049c4:	add	x0, x0, #0x478
  4049c8:	ldr	x3, [x0]
  4049cc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4049d0:	add	x0, x0, #0x478
  4049d4:	ldr	x4, [x0]
  4049d8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4049dc:	add	x0, x0, #0x478
  4049e0:	ldr	x5, [x0]
  4049e4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4049e8:	add	x0, x0, #0x478
  4049ec:	ldr	x0, [x0]
  4049f0:	mov	x6, x0
  4049f4:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  4049f8:	add	x0, x0, #0x7f8
  4049fc:	bl	402690 <printf@plt>
  404a00:	nop
  404a04:	ldp	x29, x30, [sp], #16
  404a08:	ret
  404a0c:	stp	x29, x30, [sp, #-288]!
  404a10:	mov	x29, sp
  404a14:	str	x0, [sp, #56]
  404a18:	str	x1, [sp, #232]
  404a1c:	str	x2, [sp, #240]
  404a20:	str	x3, [sp, #248]
  404a24:	str	x4, [sp, #256]
  404a28:	str	x5, [sp, #264]
  404a2c:	str	x6, [sp, #272]
  404a30:	str	x7, [sp, #280]
  404a34:	str	q0, [sp, #96]
  404a38:	str	q1, [sp, #112]
  404a3c:	str	q2, [sp, #128]
  404a40:	str	q3, [sp, #144]
  404a44:	str	q4, [sp, #160]
  404a48:	str	q5, [sp, #176]
  404a4c:	str	q6, [sp, #192]
  404a50:	str	q7, [sp, #208]
  404a54:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404a58:	add	x0, x0, #0x494
  404a5c:	ldr	w0, [x0]
  404a60:	cmp	w0, #0x0
  404a64:	b.ne	404a7c <ferror@plt+0x231c>  // b.any
  404a68:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404a6c:	add	x0, x0, #0x3a4
  404a70:	ldr	w0, [x0]
  404a74:	cmp	w0, #0x4
  404a78:	b.le	404af0 <ferror@plt+0x2390>
  404a7c:	add	x0, sp, #0x120
  404a80:	str	x0, [sp, #64]
  404a84:	add	x0, sp, #0x120
  404a88:	str	x0, [sp, #72]
  404a8c:	add	x0, sp, #0xe0
  404a90:	str	x0, [sp, #80]
  404a94:	mov	w0, #0xffffffc8            	// #-56
  404a98:	str	w0, [sp, #88]
  404a9c:	mov	w0, #0xffffff80            	// #-128
  404aa0:	str	w0, [sp, #92]
  404aa4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404aa8:	add	x0, x0, #0x470
  404aac:	ldr	x4, [x0]
  404ab0:	add	x2, sp, #0x10
  404ab4:	add	x3, sp, #0x40
  404ab8:	ldp	x0, x1, [x3]
  404abc:	stp	x0, x1, [x2]
  404ac0:	ldp	x0, x1, [x3, #16]
  404ac4:	stp	x0, x1, [x2, #16]
  404ac8:	add	x0, sp, #0x10
  404acc:	mov	x2, x0
  404ad0:	ldr	x1, [sp, #56]
  404ad4:	mov	x0, x4
  404ad8:	bl	402670 <vfprintf@plt>
  404adc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404ae0:	add	x0, x0, #0x470
  404ae4:	ldr	x0, [x0]
  404ae8:	bl	4025a0 <fflush@plt>
  404aec:	b	404af4 <ferror@plt+0x2394>
  404af0:	nop
  404af4:	ldp	x29, x30, [sp], #288
  404af8:	ret
  404afc:	stp	x29, x30, [sp, #-176]!
  404b00:	mov	x29, sp
  404b04:	str	x19, [sp, #16]
  404b08:	str	x0, [sp, #40]
  404b0c:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  404b10:	add	x1, x0, #0x90
  404b14:	add	x0, sp, #0x38
  404b18:	ldp	x2, x3, [x1]
  404b1c:	stp	x2, x3, [x0]
  404b20:	ldp	x2, x3, [x1, #16]
  404b24:	stp	x2, x3, [x0, #16]
  404b28:	ldp	x2, x3, [x1, #32]
  404b2c:	stp	x2, x3, [x0, #32]
  404b30:	ldp	x2, x3, [x1, #48]
  404b34:	stp	x2, x3, [x0, #48]
  404b38:	ldp	x2, x3, [x1, #64]
  404b3c:	stp	x2, x3, [x0, #64]
  404b40:	ldp	x2, x3, [x1, #80]
  404b44:	stp	x2, x3, [x0, #80]
  404b48:	str	xzr, [sp, #168]
  404b4c:	b	404c0c <ferror@plt+0x24ac>
  404b50:	ldr	x0, [sp, #168]
  404b54:	lsl	x0, x0, #4
  404b58:	add	x1, sp, #0x40
  404b5c:	ldr	x1, [x1, x0]
  404b60:	ldr	x0, [sp, #40]
  404b64:	blr	x1
  404b68:	str	x0, [sp, #160]
  404b6c:	ldr	x0, [sp, #160]
  404b70:	cmp	x0, #0x0
  404b74:	b.eq	404bfc <ferror@plt+0x249c>  // b.none
  404b78:	b	404bdc <ferror@plt+0x247c>
  404b7c:	ldr	x0, [sp, #168]
  404b80:	lsl	x0, x0, #4
  404b84:	add	x1, sp, #0x38
  404b88:	ldr	x19, [x1, x0]
  404b8c:	ldr	x0, [sp, #160]
  404b90:	bl	414404 <ferror@plt+0x11ca4>
  404b94:	mov	x2, x0
  404b98:	mov	x1, x19
  404b9c:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  404ba0:	add	x0, x0, #0x50
  404ba4:	bl	402690 <printf@plt>
  404ba8:	ldr	x0, [sp, #160]
  404bac:	bl	414450 <ferror@plt+0x11cf0>
  404bb0:	str	x0, [sp, #152]
  404bb4:	ldr	x0, [sp, #152]
  404bb8:	cmp	x0, #0x0
  404bbc:	b.eq	404bd4 <ferror@plt+0x2474>  // b.none
  404bc0:	mov	w0, #0x20                  	// #32
  404bc4:	bl	4026e0 <putchar@plt>
  404bc8:	ldr	x0, [sp, #152]
  404bcc:	bl	402440 <puts@plt>
  404bd0:	b	404bdc <ferror@plt+0x247c>
  404bd4:	mov	w0, #0xa                   	// #10
  404bd8:	bl	4026e0 <putchar@plt>
  404bdc:	ldr	x0, [sp, #160]
  404be0:	bl	414510 <ferror@plt+0x11db0>
  404be4:	and	w0, w0, #0xff
  404be8:	cmp	w0, #0x0
  404bec:	b.ne	404b7c <ferror@plt+0x241c>  // b.any
  404bf0:	ldr	x0, [sp, #160]
  404bf4:	bl	4145ac <ferror@plt+0x11e4c>
  404bf8:	b	404c00 <ferror@plt+0x24a0>
  404bfc:	nop
  404c00:	ldr	x0, [sp, #168]
  404c04:	add	x0, x0, #0x1
  404c08:	str	x0, [sp, #168]
  404c0c:	ldr	x0, [sp, #168]
  404c10:	cmp	x0, #0x5
  404c14:	b.ls	404b50 <ferror@plt+0x23f0>  // b.plast
  404c18:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  404c1c:	add	x0, x0, #0x58
  404c20:	bl	402440 <puts@plt>
  404c24:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404c28:	add	x0, x0, #0x470
  404c2c:	ldr	x0, [x0]
  404c30:	bl	4025a0 <fflush@plt>
  404c34:	mov	w2, #0x1                   	// #1
  404c38:	mov	w1, #0x1                   	// #1
  404c3c:	ldr	x0, [sp, #40]
  404c40:	bl	4116d0 <ferror@plt+0xef70>
  404c44:	mov	w2, #0x1                   	// #1
  404c48:	mov	w1, #0x2                   	// #2
  404c4c:	ldr	x0, [sp, #40]
  404c50:	bl	4116d0 <ferror@plt+0xef70>
  404c54:	mov	w0, #0x0                   	// #0
  404c58:	ldr	x19, [sp, #16]
  404c5c:	ldp	x29, x30, [sp], #176
  404c60:	ret
  404c64:	stp	x29, x30, [sp, #-96]!
  404c68:	mov	x29, sp
  404c6c:	str	x19, [sp, #16]
  404c70:	str	x0, [sp, #40]
  404c74:	str	x1, [sp, #32]
  404c78:	str	xzr, [sp, #56]
  404c7c:	add	x0, sp, #0x30
  404c80:	mov	x2, x0
  404c84:	ldr	x1, [sp, #32]
  404c88:	ldr	x0, [sp, #40]
  404c8c:	bl	416d40 <ferror@plt+0x145e0>
  404c90:	str	w0, [sp, #84]
  404c94:	ldr	w0, [sp, #84]
  404c98:	cmp	w0, #0x0
  404c9c:	b.ge	404cc8 <ferror@plt+0x2568>  // b.tcont
  404ca0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404ca4:	add	x0, x0, #0x3a0
  404ca8:	ldr	w3, [x0]
  404cac:	ldr	x2, [sp, #32]
  404cb0:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  404cb4:	add	x1, x0, #0xf0
  404cb8:	mov	w0, w3
  404cbc:	bl	40d820 <ferror@plt+0xb0c0>
  404cc0:	ldr	w0, [sp, #84]
  404cc4:	b	404d8c <ferror@plt+0x262c>
  404cc8:	ldr	x0, [sp, #48]
  404ccc:	add	x1, sp, #0x38
  404cd0:	bl	41a888 <ferror@plt+0x18128>
  404cd4:	str	w0, [sp, #84]
  404cd8:	ldr	w0, [sp, #84]
  404cdc:	cmp	w0, #0x0
  404ce0:	b.ge	404d24 <ferror@plt+0x25c4>  // b.tcont
  404ce4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404ce8:	add	x0, x0, #0x3a0
  404cec:	ldr	w19, [x0]
  404cf0:	ldr	w0, [sp, #84]
  404cf4:	neg	w0, w0
  404cf8:	bl	4023a0 <strerror@plt>
  404cfc:	mov	x3, x0
  404d00:	ldr	x2, [sp, #32]
  404d04:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  404d08:	add	x1, x0, #0x108
  404d0c:	mov	w0, w19
  404d10:	bl	40d820 <ferror@plt+0xb0c0>
  404d14:	ldr	x0, [sp, #48]
  404d18:	bl	416fd0 <ferror@plt+0x14870>
  404d1c:	ldr	w0, [sp, #84]
  404d20:	b	404d8c <ferror@plt+0x262c>
  404d24:	ldr	x0, [sp, #56]
  404d28:	str	x0, [sp, #88]
  404d2c:	b	404d6c <ferror@plt+0x260c>
  404d30:	ldr	x0, [sp, #88]
  404d34:	bl	41aa58 <ferror@plt+0x182f8>
  404d38:	str	x0, [sp, #72]
  404d3c:	ldr	x0, [sp, #88]
  404d40:	bl	41aaa0 <ferror@plt+0x18340>
  404d44:	str	x0, [sp, #64]
  404d48:	ldr	x2, [sp, #72]
  404d4c:	ldr	x1, [sp, #64]
  404d50:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  404d54:	add	x0, x0, #0x130
  404d58:	bl	402690 <printf@plt>
  404d5c:	ldr	x0, [sp, #56]
  404d60:	ldr	x1, [sp, #88]
  404d64:	bl	411d90 <ferror@plt+0xf630>
  404d68:	str	x0, [sp, #88]
  404d6c:	ldr	x0, [sp, #88]
  404d70:	cmp	x0, #0x0
  404d74:	b.ne	404d30 <ferror@plt+0x25d0>  // b.any
  404d78:	ldr	x0, [sp, #56]
  404d7c:	bl	41aae8 <ferror@plt+0x18388>
  404d80:	ldr	x0, [sp, #48]
  404d84:	bl	416fd0 <ferror@plt+0x14870>
  404d88:	mov	w0, #0x0                   	// #0
  404d8c:	ldr	x19, [sp, #16]
  404d90:	ldp	x29, x30, [sp], #96
  404d94:	ret
  404d98:	stp	x29, x30, [sp, #-96]!
  404d9c:	mov	x29, sp
  404da0:	str	x19, [sp, #16]
  404da4:	str	x0, [sp, #40]
  404da8:	str	x1, [sp, #32]
  404dac:	str	xzr, [sp, #56]
  404db0:	add	x0, sp, #0x30
  404db4:	mov	x2, x0
  404db8:	ldr	x1, [sp, #32]
  404dbc:	ldr	x0, [sp, #40]
  404dc0:	bl	416d40 <ferror@plt+0x145e0>
  404dc4:	str	w0, [sp, #84]
  404dc8:	ldr	w0, [sp, #84]
  404dcc:	cmp	w0, #0x0
  404dd0:	b.ge	404dfc <ferror@plt+0x269c>  // b.tcont
  404dd4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404dd8:	add	x0, x0, #0x3a0
  404ddc:	ldr	w3, [x0]
  404de0:	ldr	x2, [sp, #32]
  404de4:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  404de8:	add	x1, x0, #0xf0
  404dec:	mov	w0, w3
  404df0:	bl	40d820 <ferror@plt+0xb0c0>
  404df4:	ldr	w0, [sp, #84]
  404df8:	b	404ec0 <ferror@plt+0x2760>
  404dfc:	ldr	x0, [sp, #48]
  404e00:	add	x1, sp, #0x38
  404e04:	bl	41abbc <ferror@plt+0x1845c>
  404e08:	str	w0, [sp, #84]
  404e0c:	ldr	w0, [sp, #84]
  404e10:	cmp	w0, #0x0
  404e14:	b.ge	404e58 <ferror@plt+0x26f8>  // b.tcont
  404e18:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  404e1c:	add	x0, x0, #0x3a0
  404e20:	ldr	w19, [x0]
  404e24:	ldr	w0, [sp, #84]
  404e28:	neg	w0, w0
  404e2c:	bl	4023a0 <strerror@plt>
  404e30:	mov	x3, x0
  404e34:	ldr	x2, [sp, #32]
  404e38:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  404e3c:	add	x1, x0, #0x140
  404e40:	mov	w0, w19
  404e44:	bl	40d820 <ferror@plt+0xb0c0>
  404e48:	ldr	x0, [sp, #48]
  404e4c:	bl	416fd0 <ferror@plt+0x14870>
  404e50:	ldr	w0, [sp, #84]
  404e54:	b	404ec0 <ferror@plt+0x2760>
  404e58:	ldr	x0, [sp, #56]
  404e5c:	str	x0, [sp, #88]
  404e60:	b	404ea0 <ferror@plt+0x2740>
  404e64:	ldr	x0, [sp, #88]
  404e68:	bl	41ad8c <ferror@plt+0x1862c>
  404e6c:	str	x0, [sp, #72]
  404e70:	ldr	x0, [sp, #88]
  404e74:	bl	41add4 <ferror@plt+0x18674>
  404e78:	str	x0, [sp, #64]
  404e7c:	ldr	x2, [sp, #72]
  404e80:	ldr	x1, [sp, #64]
  404e84:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  404e88:	add	x0, x0, #0x130
  404e8c:	bl	402690 <printf@plt>
  404e90:	ldr	x0, [sp, #56]
  404e94:	ldr	x1, [sp, #88]
  404e98:	bl	411d90 <ferror@plt+0xf630>
  404e9c:	str	x0, [sp, #88]
  404ea0:	ldr	x0, [sp, #88]
  404ea4:	cmp	x0, #0x0
  404ea8:	b.ne	404e64 <ferror@plt+0x2704>  // b.any
  404eac:	ldr	x0, [sp, #56]
  404eb0:	bl	41ae1c <ferror@plt+0x186bc>
  404eb4:	ldr	x0, [sp, #48]
  404eb8:	bl	416fd0 <ferror@plt+0x14870>
  404ebc:	mov	w0, #0x0                   	// #0
  404ec0:	ldr	x19, [sp, #16]
  404ec4:	ldp	x29, x30, [sp], #96
  404ec8:	ret
  404ecc:	stp	x29, x30, [sp, #-144]!
  404ed0:	mov	x29, sp
  404ed4:	str	x0, [sp, #40]
  404ed8:	str	x1, [sp, #32]
  404edc:	str	x2, [sp, #24]
  404ee0:	str	x3, [sp, #16]
  404ee4:	ldr	x0, [sp, #40]
  404ee8:	bl	417678 <ferror@plt+0x14f18>
  404eec:	str	x0, [sp, #112]
  404ef0:	str	xzr, [sp, #136]
  404ef4:	str	wzr, [sp, #124]
  404ef8:	ldr	x0, [sp, #16]
  404efc:	cmp	x0, #0x0
  404f00:	b.ne	404f10 <ferror@plt+0x27b0>  // b.any
  404f04:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  404f08:	add	x0, x0, #0x168
  404f0c:	str	x0, [sp, #16]
  404f10:	ldr	x0, [sp, #16]
  404f14:	bl	402110 <strlen@plt>
  404f18:	str	x0, [sp, #104]
  404f1c:	ldr	x0, [sp, #24]
  404f20:	bl	402370 <strdup@plt>
  404f24:	str	x0, [sp, #136]
  404f28:	ldr	x0, [sp, #136]
  404f2c:	cmp	x0, #0x0
  404f30:	b.ne	404f3c <ferror@plt+0x27dc>  // b.any
  404f34:	mov	w0, #0xfffffff4            	// #-12
  404f38:	b	405140 <ferror@plt+0x29e0>
  404f3c:	ldr	x0, [sp, #136]
  404f40:	bl	402110 <strlen@plt>
  404f44:	str	x0, [sp, #128]
  404f48:	mov	x0, #0xd                   	// #13
  404f4c:	str	x0, [sp, #96]
  404f50:	b	40504c <ferror@plt+0x28ec>
  404f54:	ldr	x1, [sp, #88]
  404f58:	ldr	x0, [sp, #136]
  404f5c:	sub	x0, x1, x0
  404f60:	str	x0, [sp, #80]
  404f64:	ldr	x1, [sp, #128]
  404f68:	ldr	x0, [sp, #80]
  404f6c:	sub	x1, x1, x0
  404f70:	ldr	x0, [sp, #96]
  404f74:	sub	x0, x1, x0
  404f78:	str	x0, [sp, #72]
  404f7c:	ldr	x1, [sp, #128]
  404f80:	ldr	x0, [sp, #96]
  404f84:	sub	x0, x1, x0
  404f88:	ldr	x1, [sp, #104]
  404f8c:	add	x0, x1, x0
  404f90:	str	x0, [sp, #64]
  404f94:	ldr	x1, [sp, #88]
  404f98:	ldr	x0, [sp, #96]
  404f9c:	add	x0, x1, x0
  404fa0:	str	x0, [sp, #56]
  404fa4:	ldr	x0, [sp, #64]
  404fa8:	add	x0, x0, #0x1
  404fac:	bl	4022b0 <malloc@plt>
  404fb0:	str	x0, [sp, #48]
  404fb4:	ldr	x0, [sp, #48]
  404fb8:	cmp	x0, #0x0
  404fbc:	b.ne	404fd0 <ferror@plt+0x2870>  // b.any
  404fc0:	ldr	x0, [sp, #136]
  404fc4:	bl	402510 <free@plt>
  404fc8:	mov	w0, #0xfffffff4            	// #-12
  404fcc:	b	405140 <ferror@plt+0x29e0>
  404fd0:	ldr	x1, [sp, #88]
  404fd4:	ldr	x0, [sp, #136]
  404fd8:	sub	x0, x1, x0
  404fdc:	mov	x2, x0
  404fe0:	ldr	x1, [sp, #136]
  404fe4:	ldr	x0, [sp, #48]
  404fe8:	bl	4020d0 <memcpy@plt>
  404fec:	ldr	x1, [sp, #48]
  404ff0:	ldr	x0, [sp, #80]
  404ff4:	add	x0, x1, x0
  404ff8:	ldr	x2, [sp, #104]
  404ffc:	ldr	x1, [sp, #16]
  405000:	bl	4020d0 <memcpy@plt>
  405004:	ldr	x1, [sp, #80]
  405008:	ldr	x0, [sp, #104]
  40500c:	add	x0, x1, x0
  405010:	ldr	x1, [sp, #48]
  405014:	add	x0, x1, x0
  405018:	ldr	x2, [sp, #72]
  40501c:	ldr	x1, [sp, #56]
  405020:	bl	4020d0 <memcpy@plt>
  405024:	ldr	x1, [sp, #48]
  405028:	ldr	x0, [sp, #64]
  40502c:	add	x0, x1, x0
  405030:	strb	wzr, [x0]
  405034:	ldr	x0, [sp, #136]
  405038:	bl	402510 <free@plt>
  40503c:	ldr	x0, [sp, #48]
  405040:	str	x0, [sp, #136]
  405044:	ldr	x0, [sp, #64]
  405048:	str	x0, [sp, #128]
  40504c:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405050:	add	x1, x0, #0x170
  405054:	ldr	x0, [sp, #136]
  405058:	bl	402610 <strstr@plt>
  40505c:	str	x0, [sp, #88]
  405060:	ldr	x0, [sp, #88]
  405064:	cmp	x0, #0x0
  405068:	b.ne	404f54 <ferror@plt+0x27f4>  // b.any
  40506c:	ldr	x2, [sp, #136]
  405070:	ldr	x1, [sp, #32]
  405074:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405078:	add	x0, x0, #0x180
  40507c:	bl	404a0c <ferror@plt+0x22ac>
  405080:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  405084:	add	x0, x0, #0x498
  405088:	ldr	w0, [x0]
  40508c:	cmp	w0, #0x0
  405090:	b.ne	405128 <ferror@plt+0x29c8>  // b.any
  405094:	mov	w2, #0x1                   	// #1
  405098:	ldr	x1, [sp, #112]
  40509c:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  4050a0:	add	x0, x0, #0x188
  4050a4:	bl	4021a0 <setenv@plt>
  4050a8:	ldr	x0, [sp, #136]
  4050ac:	bl	402360 <system@plt>
  4050b0:	str	w0, [sp, #124]
  4050b4:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  4050b8:	add	x0, x0, #0x188
  4050bc:	bl	4025d0 <unsetenv@plt>
  4050c0:	ldr	w0, [sp, #124]
  4050c4:	cmn	w0, #0x1
  4050c8:	b.eq	4050e0 <ferror@plt+0x2980>  // b.none
  4050cc:	ldr	w0, [sp, #124]
  4050d0:	asr	w0, w0, #8
  4050d4:	and	w0, w0, #0xff
  4050d8:	cmp	w0, #0x0
  4050dc:	b.eq	405130 <ferror@plt+0x29d0>  // b.none
  4050e0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4050e4:	add	x0, x0, #0x3a0
  4050e8:	ldr	w4, [x0]
  4050ec:	ldr	x3, [sp, #112]
  4050f0:	ldr	x2, [sp, #32]
  4050f4:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  4050f8:	add	x1, x0, #0x198
  4050fc:	mov	w0, w4
  405100:	bl	40d820 <ferror@plt+0xb0c0>
  405104:	ldr	w0, [sp, #124]
  405108:	cmn	w0, #0x1
  40510c:	b.eq	405130 <ferror@plt+0x29d0>  // b.none
  405110:	ldr	w0, [sp, #124]
  405114:	asr	w0, w0, #8
  405118:	and	w0, w0, #0xff
  40511c:	neg	w0, w0
  405120:	str	w0, [sp, #124]
  405124:	b	405134 <ferror@plt+0x29d4>
  405128:	nop
  40512c:	b	405134 <ferror@plt+0x29d4>
  405130:	nop
  405134:	ldr	x0, [sp, #136]
  405138:	bl	402510 <free@plt>
  40513c:	ldr	w0, [sp, #124]
  405140:	ldp	x29, x30, [sp], #144
  405144:	ret
  405148:	stp	x29, x30, [sp, #-80]!
  40514c:	mov	x29, sp
  405150:	str	x0, [sp, #24]
  405154:	ldr	x0, [sp, #24]
  405158:	bl	417678 <ferror@plt+0x14f18>
  40515c:	str	x0, [sp, #56]
  405160:	str	wzr, [sp, #68]
  405164:	ldr	x0, [sp, #24]
  405168:	bl	417678 <ferror@plt+0x14f18>
  40516c:	mov	x1, x0
  405170:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405174:	add	x0, x0, #0x1c0
  405178:	bl	404a0c <ferror@plt+0x22ac>
  40517c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  405180:	add	x0, x0, #0x498
  405184:	ldr	w0, [x0]
  405188:	cmp	w0, #0x0
  40518c:	b.eq	405198 <ferror@plt+0x2a38>  // b.none
  405190:	mov	w0, #0x0                   	// #0
  405194:	b	40528c <ferror@plt+0x2b2c>
  405198:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40519c:	add	x0, x0, #0x4b0
  4051a0:	ldr	w0, [x0]
  4051a4:	cmp	w0, #0x0
  4051a8:	b.eq	4051b8 <ferror@plt+0x2a58>  // b.none
  4051ac:	ldr	w0, [sp, #68]
  4051b0:	orr	w0, w0, #0x200
  4051b4:	str	w0, [sp, #68]
  4051b8:	ldr	w0, [sp, #68]
  4051bc:	mov	w1, w0
  4051c0:	ldr	x0, [sp, #24]
  4051c4:	bl	417774 <ferror@plt+0x15014>
  4051c8:	str	w0, [sp, #64]
  4051cc:	ldr	w0, [sp, #64]
  4051d0:	cmn	w0, #0x11
  4051d4:	b.ne	405214 <ferror@plt+0x2ab4>  // b.any
  4051d8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4051dc:	add	x0, x0, #0x4a4
  4051e0:	ldr	w0, [x0]
  4051e4:	cmp	w0, #0x0
  4051e8:	b.ne	4051f4 <ferror@plt+0x2a94>  // b.any
  4051ec:	str	wzr, [sp, #64]
  4051f0:	b	405214 <ferror@plt+0x2ab4>
  4051f4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4051f8:	add	x0, x0, #0x3a0
  4051fc:	ldr	w3, [x0]
  405200:	ldr	x2, [sp, #56]
  405204:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405208:	add	x1, x0, #0x1d0
  40520c:	mov	w0, w3
  405210:	bl	40d820 <ferror@plt+0xb0c0>
  405214:	ldr	x0, [sp, #24]
  405218:	bl	41752c <ferror@plt+0x14dcc>
  40521c:	str	x0, [sp, #48]
  405220:	ldr	x0, [sp, #48]
  405224:	cmp	x0, #0x0
  405228:	b.eq	405288 <ferror@plt+0x2b28>  // b.none
  40522c:	ldr	x0, [sp, #48]
  405230:	str	x0, [sp, #72]
  405234:	b	405274 <ferror@plt+0x2b14>
  405238:	ldr	x0, [sp, #72]
  40523c:	bl	417644 <ferror@plt+0x14ee4>
  405240:	str	x0, [sp, #40]
  405244:	ldr	x0, [sp, #40]
  405248:	bl	419b94 <ferror@plt+0x17434>
  40524c:	cmp	w0, #0x0
  405250:	b.ne	40525c <ferror@plt+0x2afc>  // b.any
  405254:	ldr	x0, [sp, #40]
  405258:	bl	405148 <ferror@plt+0x29e8>
  40525c:	ldr	x0, [sp, #40]
  405260:	bl	416fd0 <ferror@plt+0x14870>
  405264:	ldr	x1, [sp, #72]
  405268:	ldr	x0, [sp, #48]
  40526c:	bl	411d90 <ferror@plt+0xf630>
  405270:	str	x0, [sp, #72]
  405274:	ldr	x0, [sp, #72]
  405278:	cmp	x0, #0x0
  40527c:	b.ne	405238 <ferror@plt+0x2ad8>  // b.any
  405280:	ldr	x0, [sp, #48]
  405284:	bl	417440 <ferror@plt+0x14ce0>
  405288:	ldr	w0, [sp, #64]
  40528c:	ldp	x29, x30, [sp], #80
  405290:	ret
  405294:	stp	x29, x30, [sp, #-64]!
  405298:	mov	x29, sp
  40529c:	str	x0, [sp, #24]
  4052a0:	strb	w1, [sp, #23]
  4052a4:	ldr	x0, [sp, #24]
  4052a8:	bl	411de8 <ferror@plt+0xf688>
  4052ac:	str	x0, [sp, #56]
  4052b0:	b	405308 <ferror@plt+0x2ba8>
  4052b4:	ldr	x0, [sp, #56]
  4052b8:	bl	417644 <ferror@plt+0x14ee4>
  4052bc:	str	x0, [sp, #48]
  4052c0:	mov	w1, #0x0                   	// #0
  4052c4:	ldr	x0, [sp, #48]
  4052c8:	bl	405320 <ferror@plt+0x2bc0>
  4052cc:	str	w0, [sp, #44]
  4052d0:	ldr	x0, [sp, #48]
  4052d4:	bl	416fd0 <ferror@plt+0x14870>
  4052d8:	ldr	w0, [sp, #44]
  4052dc:	cmp	w0, #0x0
  4052e0:	b.ge	4052f8 <ferror@plt+0x2b98>  // b.tcont
  4052e4:	ldrb	w0, [sp, #23]
  4052e8:	cmp	w0, #0x0
  4052ec:	b.eq	4052f8 <ferror@plt+0x2b98>  // b.none
  4052f0:	ldr	w0, [sp, #44]
  4052f4:	b	405318 <ferror@plt+0x2bb8>
  4052f8:	ldr	x1, [sp, #56]
  4052fc:	ldr	x0, [sp, #24]
  405300:	bl	411d3c <ferror@plt+0xf5dc>
  405304:	str	x0, [sp, #56]
  405308:	ldr	x0, [sp, #56]
  40530c:	cmp	x0, #0x0
  405310:	b.ne	4052b4 <ferror@plt+0x2b54>  // b.any
  405314:	mov	w0, #0x0                   	// #0
  405318:	ldp	x29, x30, [sp], #64
  40531c:	ret
  405320:	stp	x29, x30, [sp, #-96]!
  405324:	mov	x29, sp
  405328:	str	x0, [sp, #24]
  40532c:	strb	w1, [sp, #23]
  405330:	ldr	x0, [sp, #24]
  405334:	bl	417678 <ferror@plt+0x14f18>
  405338:	str	x0, [sp, #72]
  40533c:	str	xzr, [sp, #40]
  405340:	str	xzr, [sp, #32]
  405344:	str	xzr, [sp, #88]
  405348:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40534c:	add	x0, x0, #0x4a8
  405350:	ldr	w0, [x0]
  405354:	cmp	w0, #0x0
  405358:	b.ne	4053bc <ferror@plt+0x2c5c>  // b.any
  40535c:	add	x1, sp, #0x20
  405360:	add	x0, sp, #0x28
  405364:	mov	x2, x1
  405368:	mov	x1, x0
  40536c:	ldr	x0, [sp, #24]
  405370:	bl	419000 <ferror@plt+0x168a0>
  405374:	str	w0, [sp, #84]
  405378:	ldr	w0, [sp, #84]
  40537c:	cmp	w0, #0x0
  405380:	b.ge	4053b0 <ferror@plt+0x2c50>  // b.tcont
  405384:	ldr	w0, [sp, #84]
  405388:	neg	w0, w0
  40538c:	bl	4023a0 <strerror@plt>
  405390:	mov	x3, x0
  405394:	ldr	x2, [sp, #72]
  405398:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  40539c:	add	x1, x0, #0x1f0
  4053a0:	mov	w0, #0x4                   	// #4
  4053a4:	bl	40d820 <ferror@plt+0xb0c0>
  4053a8:	ldr	w0, [sp, #84]
  4053ac:	b	4055b4 <ferror@plt+0x2e54>
  4053b0:	ldr	x0, [sp, #24]
  4053b4:	bl	4191a8 <ferror@plt+0x16a48>
  4053b8:	str	x0, [sp, #88]
  4053bc:	ldr	x0, [sp, #88]
  4053c0:	cmp	x0, #0x0
  4053c4:	b.ne	405474 <ferror@plt+0x2d14>  // b.any
  4053c8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4053cc:	add	x0, x0, #0x49c
  4053d0:	ldr	w0, [x0]
  4053d4:	cmp	w0, #0x0
  4053d8:	b.ne	405474 <ferror@plt+0x2d14>  // b.any
  4053dc:	ldr	x0, [sp, #24]
  4053e0:	bl	419538 <ferror@plt+0x16dd8>
  4053e4:	str	w0, [sp, #68]
  4053e8:	ldr	w0, [sp, #68]
  4053ec:	cmp	w0, #0x0
  4053f0:	b.ge	40543c <ferror@plt+0x2cdc>  // b.tcont
  4053f4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4053f8:	add	x0, x0, #0x4a4
  4053fc:	ldr	w0, [x0]
  405400:	cmp	w0, #0x0
  405404:	b.eq	405434 <ferror@plt+0x2cd4>  // b.none
  405408:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40540c:	add	x0, x0, #0x3a0
  405410:	ldr	w3, [x0]
  405414:	ldr	x2, [sp, #72]
  405418:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  40541c:	add	x1, x0, #0x1d0
  405420:	mov	w0, w3
  405424:	bl	40d820 <ferror@plt+0xb0c0>
  405428:	mov	w0, #0xfffffffe            	// #-2
  40542c:	str	w0, [sp, #84]
  405430:	b	4055a0 <ferror@plt+0x2e40>
  405434:	str	wzr, [sp, #84]
  405438:	b	4055a0 <ferror@plt+0x2e40>
  40543c:	ldr	w0, [sp, #68]
  405440:	cmp	w0, #0x0
  405444:	b.ne	405474 <ferror@plt+0x2d14>  // b.any
  405448:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40544c:	add	x0, x0, #0x3a0
  405450:	ldr	w3, [x0]
  405454:	ldr	x2, [sp, #72]
  405458:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  40545c:	add	x1, x0, #0x218
  405460:	mov	w0, w3
  405464:	bl	40d820 <ferror@plt+0xb0c0>
  405468:	mov	w0, #0xfffffffe            	// #-2
  40546c:	str	w0, [sp, #84]
  405470:	b	4055a0 <ferror@plt+0x2e40>
  405474:	ldr	x0, [sp, #32]
  405478:	mov	w1, #0x0                   	// #0
  40547c:	bl	405294 <ferror@plt+0x2b34>
  405480:	ldrb	w0, [sp, #23]
  405484:	cmp	w0, #0x0
  405488:	b.eq	4054c8 <ferror@plt+0x2d68>  // b.none
  40548c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  405490:	add	x0, x0, #0x4bc
  405494:	ldr	w0, [x0]
  405498:	cmp	w0, #0x0
  40549c:	b.eq	4054c8 <ferror@plt+0x2d68>  // b.none
  4054a0:	ldr	x0, [sp, #24]
  4054a4:	bl	41752c <ferror@plt+0x14dcc>
  4054a8:	str	x0, [sp, #56]
  4054ac:	mov	w1, #0x1                   	// #1
  4054b0:	ldr	x0, [sp, #56]
  4054b4:	bl	405294 <ferror@plt+0x2b34>
  4054b8:	str	w0, [sp, #84]
  4054bc:	ldr	w0, [sp, #84]
  4054c0:	cmp	w0, #0x0
  4054c4:	b.lt	405594 <ferror@plt+0x2e34>  // b.tstop
  4054c8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4054cc:	add	x0, x0, #0x49c
  4054d0:	ldr	w0, [x0]
  4054d4:	cmp	w0, #0x0
  4054d8:	b.ne	405540 <ferror@plt+0x2de0>  // b.any
  4054dc:	ldr	x0, [sp, #88]
  4054e0:	cmp	x0, #0x0
  4054e4:	b.ne	405540 <ferror@plt+0x2de0>  // b.any
  4054e8:	ldr	x0, [sp, #24]
  4054ec:	bl	419b94 <ferror@plt+0x17434>
  4054f0:	str	w0, [sp, #52]
  4054f4:	ldr	w0, [sp, #52]
  4054f8:	cmp	w0, #0x0
  4054fc:	b.le	405540 <ferror@plt+0x2de0>
  405500:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  405504:	add	x0, x0, #0x4c0
  405508:	ldr	w0, [x0]
  40550c:	cmp	w0, #0x0
  405510:	b.ne	405534 <ferror@plt+0x2dd4>  // b.any
  405514:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  405518:	add	x0, x0, #0x3a0
  40551c:	ldr	w3, [x0]
  405520:	ldr	x2, [sp, #72]
  405524:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405528:	add	x1, x0, #0x230
  40552c:	mov	w0, w3
  405530:	bl	40d820 <ferror@plt+0xb0c0>
  405534:	mov	w0, #0xfffffff0            	// #-16
  405538:	str	w0, [sp, #84]
  40553c:	b	4055a0 <ferror@plt+0x2e40>
  405540:	ldr	x0, [sp, #88]
  405544:	cmp	x0, #0x0
  405548:	b.ne	40555c <ferror@plt+0x2dfc>  // b.any
  40554c:	ldr	x0, [sp, #24]
  405550:	bl	405148 <ferror@plt+0x29e8>
  405554:	str	w0, [sp, #84]
  405558:	b	405578 <ferror@plt+0x2e18>
  40555c:	mov	x3, #0x0                   	// #0
  405560:	ldr	x2, [sp, #88]
  405564:	adrp	x0, 420000 <ferror@plt+0x1d8a0>
  405568:	add	x1, x0, #0x670
  40556c:	ldr	x0, [sp, #24]
  405570:	bl	404ecc <ferror@plt+0x276c>
  405574:	str	w0, [sp, #84]
  405578:	ldr	w0, [sp, #84]
  40557c:	cmp	w0, #0x0
  405580:	b.lt	40559c <ferror@plt+0x2e3c>  // b.tstop
  405584:	ldr	x0, [sp, #40]
  405588:	mov	w1, #0x0                   	// #0
  40558c:	bl	405294 <ferror@plt+0x2b34>
  405590:	b	4055a0 <ferror@plt+0x2e40>
  405594:	nop
  405598:	b	4055a0 <ferror@plt+0x2e40>
  40559c:	nop
  4055a0:	ldr	x0, [sp, #40]
  4055a4:	bl	417440 <ferror@plt+0x14ce0>
  4055a8:	ldr	x0, [sp, #32]
  4055ac:	bl	417440 <ferror@plt+0x14ce0>
  4055b0:	ldr	w0, [sp, #84]
  4055b4:	ldp	x29, x30, [sp], #96
  4055b8:	ret
  4055bc:	stp	x29, x30, [sp, #-64]!
  4055c0:	mov	x29, sp
  4055c4:	str	x0, [sp, #24]
  4055c8:	str	x1, [sp, #16]
  4055cc:	str	xzr, [sp, #32]
  4055d0:	add	x0, sp, #0x20
  4055d4:	mov	x2, x0
  4055d8:	ldr	x1, [sp, #16]
  4055dc:	ldr	x0, [sp, #24]
  4055e0:	bl	4170f4 <ferror@plt+0x14994>
  4055e4:	str	w0, [sp, #52]
  4055e8:	ldr	w0, [sp, #52]
  4055ec:	cmp	w0, #0x0
  4055f0:	b.ge	4055fc <ferror@plt+0x2e9c>  // b.tcont
  4055f4:	ldr	w0, [sp, #52]
  4055f8:	b	40569c <ferror@plt+0x2f3c>
  4055fc:	ldr	x0, [sp, #32]
  405600:	cmp	x0, #0x0
  405604:	b.ne	405630 <ferror@plt+0x2ed0>  // b.any
  405608:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40560c:	add	x0, x0, #0x3a0
  405610:	ldr	w3, [x0]
  405614:	ldr	x2, [sp, #16]
  405618:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  40561c:	add	x1, x0, #0xf0
  405620:	mov	w0, w3
  405624:	bl	40d820 <ferror@plt+0xb0c0>
  405628:	mov	w0, #0xfffffffe            	// #-2
  40562c:	str	w0, [sp, #52]
  405630:	ldr	x0, [sp, #32]
  405634:	str	x0, [sp, #56]
  405638:	b	40567c <ferror@plt+0x2f1c>
  40563c:	ldr	x0, [sp, #56]
  405640:	bl	417644 <ferror@plt+0x14ee4>
  405644:	str	x0, [sp, #40]
  405648:	mov	w1, #0x1                   	// #1
  40564c:	ldr	x0, [sp, #40]
  405650:	bl	405320 <ferror@plt+0x2bc0>
  405654:	str	w0, [sp, #52]
  405658:	ldr	x0, [sp, #40]
  40565c:	bl	416fd0 <ferror@plt+0x14870>
  405660:	ldr	w0, [sp, #52]
  405664:	cmp	w0, #0x0
  405668:	b.lt	40568c <ferror@plt+0x2f2c>  // b.tstop
  40566c:	ldr	x0, [sp, #32]
  405670:	ldr	x1, [sp, #56]
  405674:	bl	411d90 <ferror@plt+0xf630>
  405678:	str	x0, [sp, #56]
  40567c:	ldr	x0, [sp, #56]
  405680:	cmp	x0, #0x0
  405684:	b.ne	40563c <ferror@plt+0x2edc>  // b.any
  405688:	b	405690 <ferror@plt+0x2f30>
  40568c:	nop
  405690:	ldr	x0, [sp, #32]
  405694:	bl	417440 <ferror@plt+0x14ce0>
  405698:	ldr	w0, [sp, #52]
  40569c:	ldp	x29, x30, [sp], #64
  4056a0:	ret
  4056a4:	stp	x29, x30, [sp, #-64]!
  4056a8:	mov	x29, sp
  4056ac:	str	x0, [sp, #40]
  4056b0:	str	x1, [sp, #32]
  4056b4:	str	w2, [sp, #28]
  4056b8:	str	wzr, [sp, #56]
  4056bc:	str	wzr, [sp, #60]
  4056c0:	b	405708 <ferror@plt+0x2fa8>
  4056c4:	ldrsw	x0, [sp, #60]
  4056c8:	lsl	x0, x0, #3
  4056cc:	ldr	x1, [sp, #32]
  4056d0:	add	x0, x1, x0
  4056d4:	ldr	x0, [x0]
  4056d8:	mov	x1, x0
  4056dc:	ldr	x0, [sp, #40]
  4056e0:	bl	4055bc <ferror@plt+0x2e5c>
  4056e4:	str	w0, [sp, #52]
  4056e8:	ldr	w0, [sp, #52]
  4056ec:	cmp	w0, #0x0
  4056f0:	b.ge	4056fc <ferror@plt+0x2f9c>  // b.tcont
  4056f4:	ldr	w0, [sp, #52]
  4056f8:	str	w0, [sp, #56]
  4056fc:	ldr	w0, [sp, #60]
  405700:	add	w0, w0, #0x1
  405704:	str	w0, [sp, #60]
  405708:	ldr	w1, [sp, #60]
  40570c:	ldr	w0, [sp, #28]
  405710:	cmp	w1, w0
  405714:	b.lt	4056c4 <ferror@plt+0x2f64>  // b.tstop
  405718:	ldr	w0, [sp, #56]
  40571c:	ldp	x29, x30, [sp], #64
  405720:	ret
  405724:	stp	x29, x30, [sp, #-64]!
  405728:	mov	x29, sp
  40572c:	str	x0, [sp, #40]
  405730:	strb	w1, [sp, #39]
  405734:	str	x2, [sp, #24]
  405738:	ldrb	w0, [sp, #39]
  40573c:	cmp	w0, #0x0
  405740:	b.eq	405764 <ferror@plt+0x3004>  // b.none
  405744:	ldr	x0, [sp, #40]
  405748:	bl	418dd4 <ferror@plt+0x16674>
  40574c:	ldr	x2, [sp, #24]
  405750:	mov	x1, x0
  405754:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405758:	add	x0, x0, #0x248
  40575c:	bl	402690 <printf@plt>
  405760:	b	4057c4 <ferror@plt+0x3064>
  405764:	ldr	x0, [sp, #40]
  405768:	bl	4176a4 <ferror@plt+0x14f44>
  40576c:	str	x0, [sp, #56]
  405770:	ldr	x0, [sp, #56]
  405774:	cmp	x0, #0x0
  405778:	b.ne	4057a8 <ferror@plt+0x3048>  // b.any
  40577c:	ldr	x0, [sp, #40]
  405780:	bl	419538 <ferror@plt+0x16dd8>
  405784:	cmp	w0, #0x0
  405788:	b.ne	4057c4 <ferror@plt+0x3064>  // b.any
  40578c:	ldr	x0, [sp, #40]
  405790:	bl	417678 <ferror@plt+0x14f18>
  405794:	mov	x1, x0
  405798:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  40579c:	add	x0, x0, #0x258
  4057a0:	bl	402690 <printf@plt>
  4057a4:	b	4057c4 <ferror@plt+0x3064>
  4057a8:	ldr	x0, [sp, #40]
  4057ac:	bl	4176a4 <ferror@plt+0x14f44>
  4057b0:	ldr	x2, [sp, #24]
  4057b4:	mov	x1, x0
  4057b8:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  4057bc:	add	x0, x0, #0x268
  4057c0:	bl	402690 <printf@plt>
  4057c4:	ldp	x29, x30, [sp], #64
  4057c8:	ret
  4057cc:	stp	x29, x30, [sp, #-112]!
  4057d0:	mov	x29, sp
  4057d4:	str	x19, [sp, #16]
  4057d8:	str	x0, [sp, #56]
  4057dc:	str	x1, [sp, #48]
  4057e0:	str	x2, [sp, #40]
  4057e4:	str	xzr, [sp, #72]
  4057e8:	str	wzr, [sp, #96]
  4057ec:	str	xzr, [sp, #88]
  4057f0:	add	x0, sp, #0x48
  4057f4:	mov	x2, x0
  4057f8:	ldr	x1, [sp, #48]
  4057fc:	ldr	x0, [sp, #56]
  405800:	bl	4170f4 <ferror@plt+0x14994>
  405804:	str	w0, [sp, #100]
  405808:	ldr	x0, [sp, #72]
  40580c:	cmp	x0, #0x0
  405810:	b.eq	405820 <ferror@plt+0x30c0>  // b.none
  405814:	ldr	w0, [sp, #100]
  405818:	cmp	w0, #0x0
  40581c:	b.ge	40586c <ferror@plt+0x310c>  // b.tcont
  405820:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  405824:	add	x0, x0, #0x3a0
  405828:	ldr	w19, [x0]
  40582c:	ldr	x0, [sp, #56]
  405830:	cmp	x0, #0x0
  405834:	b.eq	405844 <ferror@plt+0x30e4>  // b.none
  405838:	ldr	x0, [sp, #56]
  40583c:	bl	41013c <ferror@plt+0xd9dc>
  405840:	b	40584c <ferror@plt+0x30ec>
  405844:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405848:	add	x0, x0, #0x278
  40584c:	mov	x3, x0
  405850:	ldr	x2, [sp, #48]
  405854:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405858:	add	x1, x0, #0x288
  40585c:	mov	w0, w19
  405860:	bl	40d820 <ferror@plt+0xb0c0>
  405864:	mov	w0, #0xfffffffe            	// #-2
  405868:	b	405ae8 <ferror@plt+0x3388>
  40586c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  405870:	add	x0, x0, #0x4b4
  405874:	ldr	w0, [x0]
  405878:	cmp	w0, #0x0
  40587c:	b.ne	405894 <ferror@plt+0x3134>  // b.any
  405880:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  405884:	add	x0, x0, #0x4b0
  405888:	ldr	w0, [x0]
  40588c:	cmp	w0, #0x0
  405890:	b.eq	4058a0 <ferror@plt+0x3140>  // b.none
  405894:	ldr	w0, [sp, #96]
  405898:	orr	w0, w0, #0x2
  40589c:	str	w0, [sp, #96]
  4058a0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4058a4:	add	x0, x0, #0x4b8
  4058a8:	ldr	w0, [x0]
  4058ac:	cmp	w0, #0x0
  4058b0:	b.ne	4058c8 <ferror@plt+0x3168>  // b.any
  4058b4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4058b8:	add	x0, x0, #0x4b0
  4058bc:	ldr	w0, [x0]
  4058c0:	cmp	w0, #0x0
  4058c4:	b.eq	4058d4 <ferror@plt+0x3174>  // b.none
  4058c8:	ldr	w0, [sp, #96]
  4058cc:	orr	w0, w0, #0x1
  4058d0:	str	w0, [sp, #96]
  4058d4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4058d8:	add	x0, x0, #0x4a8
  4058dc:	ldr	w0, [x0]
  4058e0:	cmp	w0, #0x0
  4058e4:	b.eq	4058f4 <ferror@plt+0x3194>  // b.none
  4058e8:	ldr	w0, [sp, #96]
  4058ec:	orr	w0, w0, #0x4
  4058f0:	str	w0, [sp, #96]
  4058f4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4058f8:	add	x0, x0, #0x49c
  4058fc:	ldr	w0, [x0]
  405900:	cmp	w0, #0x0
  405904:	b.eq	405914 <ferror@plt+0x31b4>  // b.none
  405908:	ldr	w0, [sp, #96]
  40590c:	orr	w0, w0, #0x8
  405910:	str	w0, [sp, #96]
  405914:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  405918:	add	x0, x0, #0x498
  40591c:	ldr	w0, [x0]
  405920:	cmp	w0, #0x0
  405924:	b.eq	405934 <ferror@plt+0x31d4>  // b.none
  405928:	ldr	w0, [sp, #96]
  40592c:	orr	w0, w0, #0x10
  405930:	str	w0, [sp, #96]
  405934:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  405938:	add	x0, x0, #0x494
  40593c:	ldr	w0, [x0]
  405940:	cmp	w0, #0x0
  405944:	b.ne	40595c <ferror@plt+0x31fc>  // b.any
  405948:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40594c:	add	x0, x0, #0x3a4
  405950:	ldr	w0, [x0]
  405954:	cmp	w0, #0x4
  405958:	b.le	405968 <ferror@plt+0x3208>
  40595c:	adrp	x0, 405000 <ferror@plt+0x28a0>
  405960:	add	x0, x0, #0x724
  405964:	str	x0, [sp, #88]
  405968:	ldr	w0, [sp, #96]
  40596c:	orr	w0, w0, #0x40000
  405970:	str	w0, [sp, #96]
  405974:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  405978:	add	x0, x0, #0x4ac
  40597c:	ldr	w0, [x0]
  405980:	cmp	w0, #0x0
  405984:	b.eq	405994 <ferror@plt+0x3234>  // b.none
  405988:	ldr	w0, [sp, #96]
  40598c:	orr	w0, w0, #0x20000
  405990:	str	w0, [sp, #96]
  405994:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  405998:	add	x0, x0, #0x4a4
  40599c:	ldr	w0, [x0]
  4059a0:	cmp	w0, #0x0
  4059a4:	b.eq	4059b4 <ferror@plt+0x3254>  // b.none
  4059a8:	ldr	w0, [sp, #96]
  4059ac:	orr	w0, w0, #0x20
  4059b0:	str	w0, [sp, #96]
  4059b4:	ldr	x0, [sp, #72]
  4059b8:	str	x0, [sp, #104]
  4059bc:	b	405ad0 <ferror@plt+0x3370>
  4059c0:	ldr	x0, [sp, #104]
  4059c4:	bl	417644 <ferror@plt+0x14ee4>
  4059c8:	str	x0, [sp, #80]
  4059cc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4059d0:	add	x0, x0, #0x4a0
  4059d4:	ldr	w0, [x0]
  4059d8:	cmp	w0, #0x0
  4059dc:	b.eq	4059f0 <ferror@plt+0x3290>  // b.none
  4059e0:	ldr	x0, [sp, #80]
  4059e4:	bl	417678 <ferror@plt+0x14f18>
  4059e8:	bl	402440 <puts@plt>
  4059ec:	b	405a14 <ferror@plt+0x32b4>
  4059f0:	ldr	w0, [sp, #96]
  4059f4:	ldr	x5, [sp, #88]
  4059f8:	mov	x4, #0x0                   	// #0
  4059fc:	mov	x3, #0x0                   	// #0
  405a00:	ldr	x2, [sp, #40]
  405a04:	mov	w1, w0
  405a08:	ldr	x0, [sp, #80]
  405a0c:	bl	418748 <ferror@plt+0x15fe8>
  405a10:	str	w0, [sp, #100]
  405a14:	ldr	w0, [sp, #100]
  405a18:	cmp	w0, #0x0
  405a1c:	b.lt	405a28 <ferror@plt+0x32c8>  // b.tstop
  405a20:	str	wzr, [sp, #100]
  405a24:	b	405ab8 <ferror@plt+0x3358>
  405a28:	ldr	w0, [sp, #100]
  405a2c:	cmn	w0, #0x11
  405a30:	b.eq	405a44 <ferror@plt+0x32e4>  // b.none
  405a34:	ldr	w0, [sp, #100]
  405a38:	cmn	w0, #0x2
  405a3c:	b.eq	405a64 <ferror@plt+0x3304>  // b.none
  405a40:	b	405a84 <ferror@plt+0x3324>
  405a44:	ldr	x0, [sp, #80]
  405a48:	bl	417678 <ferror@plt+0x14f18>
  405a4c:	mov	x2, x0
  405a50:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405a54:	add	x1, x0, #0x2b0
  405a58:	mov	w0, #0x3                   	// #3
  405a5c:	bl	40d820 <ferror@plt+0xb0c0>
  405a60:	b	405ab8 <ferror@plt+0x3358>
  405a64:	ldr	x0, [sp, #80]
  405a68:	bl	417678 <ferror@plt+0x14f18>
  405a6c:	mov	x2, x0
  405a70:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405a74:	add	x1, x0, #0x2e8
  405a78:	mov	w0, #0x3                   	// #3
  405a7c:	bl	40d820 <ferror@plt+0xb0c0>
  405a80:	b	405ab8 <ferror@plt+0x3358>
  405a84:	ldr	x0, [sp, #80]
  405a88:	bl	417678 <ferror@plt+0x14f18>
  405a8c:	mov	x19, x0
  405a90:	ldr	w0, [sp, #100]
  405a94:	neg	w0, w0
  405a98:	bl	4023a0 <strerror@plt>
  405a9c:	mov	x3, x0
  405aa0:	mov	x2, x19
  405aa4:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405aa8:	add	x1, x0, #0x340
  405aac:	mov	w0, #0x3                   	// #3
  405ab0:	bl	40d820 <ferror@plt+0xb0c0>
  405ab4:	nop
  405ab8:	ldr	x0, [sp, #80]
  405abc:	bl	416fd0 <ferror@plt+0x14870>
  405ac0:	ldr	x0, [sp, #72]
  405ac4:	ldr	x1, [sp, #104]
  405ac8:	bl	411d90 <ferror@plt+0xf630>
  405acc:	str	x0, [sp, #104]
  405ad0:	ldr	x0, [sp, #104]
  405ad4:	cmp	x0, #0x0
  405ad8:	b.ne	4059c0 <ferror@plt+0x3260>  // b.any
  405adc:	ldr	x0, [sp, #72]
  405ae0:	bl	417440 <ferror@plt+0x14ce0>
  405ae4:	ldr	w0, [sp, #100]
  405ae8:	ldr	x19, [sp, #16]
  405aec:	ldp	x29, x30, [sp], #112
  405af0:	ret
  405af4:	stp	x29, x30, [sp, #-64]!
  405af8:	mov	x29, sp
  405afc:	str	x0, [sp, #40]
  405b00:	str	x1, [sp, #32]
  405b04:	str	w2, [sp, #28]
  405b08:	str	wzr, [sp, #56]
  405b0c:	str	wzr, [sp, #60]
  405b10:	b	405b5c <ferror@plt+0x33fc>
  405b14:	ldrsw	x0, [sp, #60]
  405b18:	lsl	x0, x0, #3
  405b1c:	ldr	x1, [sp, #32]
  405b20:	add	x0, x1, x0
  405b24:	ldr	x0, [x0]
  405b28:	mov	x2, #0x0                   	// #0
  405b2c:	mov	x1, x0
  405b30:	ldr	x0, [sp, #40]
  405b34:	bl	4057cc <ferror@plt+0x306c>
  405b38:	str	w0, [sp, #52]
  405b3c:	ldr	w0, [sp, #52]
  405b40:	cmp	w0, #0x0
  405b44:	b.ge	405b50 <ferror@plt+0x33f0>  // b.tcont
  405b48:	ldr	w0, [sp, #52]
  405b4c:	str	w0, [sp, #56]
  405b50:	ldr	w0, [sp, #60]
  405b54:	add	w0, w0, #0x1
  405b58:	str	w0, [sp, #60]
  405b5c:	ldr	w1, [sp, #60]
  405b60:	ldr	w0, [sp, #28]
  405b64:	cmp	w1, w0
  405b68:	b.lt	405b14 <ferror@plt+0x33b4>  // b.tstop
  405b6c:	ldr	w0, [sp, #56]
  405b70:	ldp	x29, x30, [sp], #64
  405b74:	ret
  405b78:	stp	x29, x30, [sp, #-48]!
  405b7c:	mov	x29, sp
  405b80:	str	x0, [sp, #24]
  405b84:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405b88:	add	x0, x0, #0x360
  405b8c:	bl	4026d0 <getenv@plt>
  405b90:	str	x0, [sp, #40]
  405b94:	ldr	x0, [sp, #40]
  405b98:	cmp	x0, #0x0
  405b9c:	b.ne	405bb8 <ferror@plt+0x3458>  // b.any
  405ba0:	mov	w2, #0x1                   	// #1
  405ba4:	ldr	x1, [sp, #24]
  405ba8:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405bac:	add	x0, x0, #0x360
  405bb0:	bl	4021a0 <setenv@plt>
  405bb4:	b	405c30 <ferror@plt+0x34d0>
  405bb8:	add	x4, sp, #0x20
  405bbc:	ldr	x3, [sp, #24]
  405bc0:	ldr	x2, [sp, #40]
  405bc4:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405bc8:	add	x1, x0, #0x50
  405bcc:	mov	x0, x4
  405bd0:	bl	402230 <asprintf@plt>
  405bd4:	cmp	w0, #0x0
  405bd8:	b.ge	405bf0 <ferror@plt+0x3490>  // b.tcont
  405bdc:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405be0:	add	x1, x0, #0x378
  405be4:	mov	w0, #0x3                   	// #3
  405be8:	bl	40d820 <ferror@plt+0xb0c0>
  405bec:	b	405c30 <ferror@plt+0x34d0>
  405bf0:	ldr	x0, [sp, #32]
  405bf4:	mov	w2, #0x1                   	// #1
  405bf8:	mov	x1, x0
  405bfc:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405c00:	add	x0, x0, #0x360
  405c04:	bl	4021a0 <setenv@plt>
  405c08:	cmp	w0, #0x0
  405c0c:	b.ge	405c28 <ferror@plt+0x34c8>  // b.tcont
  405c10:	ldr	x0, [sp, #32]
  405c14:	mov	x2, x0
  405c18:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405c1c:	add	x1, x0, #0x3a8
  405c20:	mov	w0, #0x3                   	// #3
  405c24:	bl	40d820 <ferror@plt+0xb0c0>
  405c28:	ldr	x0, [sp, #32]
  405c2c:	bl	402510 <free@plt>
  405c30:	ldp	x29, x30, [sp], #48
  405c34:	ret
  405c38:	stp	x29, x30, [sp, #-128]!
  405c3c:	mov	x29, sp
  405c40:	str	x0, [sp, #40]
  405c44:	str	w1, [sp, #36]
  405c48:	str	x2, [sp, #24]
  405c4c:	str	xzr, [sp, #120]
  405c50:	str	xzr, [sp, #112]
  405c54:	str	wzr, [sp, #104]
  405c58:	mov	w0, #0x1                   	// #1
  405c5c:	str	w0, [sp, #108]
  405c60:	b	405ed8 <ferror@plt+0x3778>
  405c64:	ldrsw	x0, [sp, #108]
  405c68:	lsl	x0, x0, #3
  405c6c:	ldr	x1, [sp, #40]
  405c70:	add	x0, x1, x0
  405c74:	ldr	x0, [x0]
  405c78:	bl	402110 <strlen@plt>
  405c7c:	str	x0, [sp, #80]
  405c80:	str	xzr, [sp, #96]
  405c84:	ldrsw	x0, [sp, #108]
  405c88:	lsl	x0, x0, #3
  405c8c:	ldr	x1, [sp, #40]
  405c90:	add	x0, x1, x0
  405c94:	ldr	x0, [x0]
  405c98:	mov	w1, #0x3d                  	// #61
  405c9c:	bl	402540 <strchr@plt>
  405ca0:	str	x0, [sp, #88]
  405ca4:	ldr	x0, [sp, #88]
  405ca8:	cmp	x0, #0x0
  405cac:	b.eq	405cf8 <ferror@plt+0x3598>  // b.none
  405cb0:	ldr	x0, [sp, #88]
  405cb4:	add	x0, x0, #0x1
  405cb8:	str	x0, [sp, #88]
  405cbc:	ldr	x0, [sp, #88]
  405cc0:	ldrb	w0, [x0]
  405cc4:	cmp	w0, #0x22
  405cc8:	b.eq	405cf8 <ferror@plt+0x3598>  // b.none
  405ccc:	ldr	x0, [sp, #88]
  405cd0:	ldrb	w0, [x0]
  405cd4:	cmp	w0, #0x27
  405cd8:	b.eq	405cf8 <ferror@plt+0x3598>  // b.none
  405cdc:	mov	w1, #0x20                  	// #32
  405ce0:	ldr	x0, [sp, #88]
  405ce4:	bl	402540 <strchr@plt>
  405ce8:	cmp	x0, #0x0
  405cec:	b.eq	405cf8 <ferror@plt+0x3598>  // b.none
  405cf0:	mov	x0, #0x2                   	// #2
  405cf4:	str	x0, [sp, #96]
  405cf8:	ldr	x1, [sp, #112]
  405cfc:	ldr	x0, [sp, #80]
  405d00:	add	x1, x1, x0
  405d04:	ldr	x0, [sp, #96]
  405d08:	add	x0, x1, x0
  405d0c:	add	x0, x0, #0x2
  405d10:	mov	x1, x0
  405d14:	ldr	x0, [sp, #120]
  405d18:	bl	402350 <realloc@plt>
  405d1c:	str	x0, [sp, #72]
  405d20:	ldr	x0, [sp, #72]
  405d24:	cmp	x0, #0x0
  405d28:	b.ne	405d5c <ferror@plt+0x35fc>  // b.any
  405d2c:	bl	4026b0 <__errno_location@plt>
  405d30:	ldr	w0, [x0]
  405d34:	neg	w0, w0
  405d38:	str	w0, [sp, #104]
  405d3c:	ldr	x0, [sp, #120]
  405d40:	bl	402510 <free@plt>
  405d44:	str	xzr, [sp, #120]
  405d48:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405d4c:	add	x1, x0, #0x3d8
  405d50:	mov	w0, #0x3                   	// #3
  405d54:	bl	40d820 <ferror@plt+0xb0c0>
  405d58:	b	405ee8 <ferror@plt+0x3788>
  405d5c:	ldr	x0, [sp, #72]
  405d60:	str	x0, [sp, #120]
  405d64:	ldr	x0, [sp, #112]
  405d68:	cmp	x0, #0x0
  405d6c:	b.eq	405d90 <ferror@plt+0x3630>  // b.none
  405d70:	ldr	x1, [sp, #120]
  405d74:	ldr	x0, [sp, #112]
  405d78:	add	x0, x1, x0
  405d7c:	mov	w1, #0x20                  	// #32
  405d80:	strb	w1, [x0]
  405d84:	ldr	x0, [sp, #112]
  405d88:	add	x0, x0, #0x1
  405d8c:	str	x0, [sp, #112]
  405d90:	ldr	x0, [sp, #96]
  405d94:	cmp	x0, #0x0
  405d98:	b.ne	405de4 <ferror@plt+0x3684>  // b.any
  405d9c:	ldr	x1, [sp, #120]
  405da0:	ldr	x0, [sp, #112]
  405da4:	add	x3, x1, x0
  405da8:	ldrsw	x0, [sp, #108]
  405dac:	lsl	x0, x0, #3
  405db0:	ldr	x1, [sp, #40]
  405db4:	add	x0, x1, x0
  405db8:	ldr	x1, [x0]
  405dbc:	ldr	x0, [sp, #80]
  405dc0:	add	x0, x0, #0x1
  405dc4:	mov	x2, x0
  405dc8:	mov	x0, x3
  405dcc:	bl	4020d0 <memcpy@plt>
  405dd0:	ldr	x1, [sp, #112]
  405dd4:	ldr	x0, [sp, #80]
  405dd8:	add	x0, x1, x0
  405ddc:	str	x0, [sp, #112]
  405de0:	b	405ecc <ferror@plt+0x376c>
  405de4:	ldrsw	x0, [sp, #108]
  405de8:	lsl	x0, x0, #3
  405dec:	ldr	x1, [sp, #40]
  405df0:	add	x0, x1, x0
  405df4:	ldr	x0, [x0]
  405df8:	ldr	x1, [sp, #88]
  405dfc:	sub	x0, x1, x0
  405e00:	str	x0, [sp, #64]
  405e04:	ldr	x1, [sp, #80]
  405e08:	ldr	x0, [sp, #64]
  405e0c:	sub	x0, x1, x0
  405e10:	str	x0, [sp, #56]
  405e14:	ldr	x1, [sp, #120]
  405e18:	ldr	x0, [sp, #112]
  405e1c:	add	x3, x1, x0
  405e20:	ldrsw	x0, [sp, #108]
  405e24:	lsl	x0, x0, #3
  405e28:	ldr	x1, [sp, #40]
  405e2c:	add	x0, x1, x0
  405e30:	ldr	x0, [x0]
  405e34:	ldr	x2, [sp, #64]
  405e38:	mov	x1, x0
  405e3c:	mov	x0, x3
  405e40:	bl	4020d0 <memcpy@plt>
  405e44:	ldr	x1, [sp, #112]
  405e48:	ldr	x0, [sp, #64]
  405e4c:	add	x0, x1, x0
  405e50:	str	x0, [sp, #112]
  405e54:	ldr	x1, [sp, #120]
  405e58:	ldr	x0, [sp, #112]
  405e5c:	add	x0, x1, x0
  405e60:	mov	w1, #0x22                  	// #34
  405e64:	strb	w1, [x0]
  405e68:	ldr	x0, [sp, #112]
  405e6c:	add	x0, x0, #0x1
  405e70:	str	x0, [sp, #112]
  405e74:	ldr	x1, [sp, #120]
  405e78:	ldr	x0, [sp, #112]
  405e7c:	add	x0, x1, x0
  405e80:	ldr	x2, [sp, #56]
  405e84:	ldr	x1, [sp, #88]
  405e88:	bl	4020d0 <memcpy@plt>
  405e8c:	ldr	x1, [sp, #112]
  405e90:	ldr	x0, [sp, #56]
  405e94:	add	x0, x1, x0
  405e98:	str	x0, [sp, #112]
  405e9c:	ldr	x1, [sp, #120]
  405ea0:	ldr	x0, [sp, #112]
  405ea4:	add	x0, x1, x0
  405ea8:	mov	w1, #0x22                  	// #34
  405eac:	strb	w1, [x0]
  405eb0:	ldr	x0, [sp, #112]
  405eb4:	add	x0, x0, #0x1
  405eb8:	str	x0, [sp, #112]
  405ebc:	ldr	x1, [sp, #120]
  405ec0:	ldr	x0, [sp, #112]
  405ec4:	add	x0, x1, x0
  405ec8:	strb	wzr, [x0]
  405ecc:	ldr	w0, [sp, #108]
  405ed0:	add	w0, w0, #0x1
  405ed4:	str	w0, [sp, #108]
  405ed8:	ldr	w1, [sp, #108]
  405edc:	ldr	w0, [sp, #36]
  405ee0:	cmp	w1, w0
  405ee4:	b.lt	405c64 <ferror@plt+0x3504>  // b.tstop
  405ee8:	ldr	x0, [sp, #24]
  405eec:	ldr	x1, [sp, #120]
  405ef0:	str	x1, [x0]
  405ef4:	ldr	w0, [sp, #104]
  405ef8:	ldp	x29, x30, [sp], #128
  405efc:	ret
  405f00:	stp	x29, x30, [sp, #-144]!
  405f04:	mov	x29, sp
  405f08:	str	x0, [sp, #24]
  405f0c:	str	x1, [sp, #16]
  405f10:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  405f14:	add	x0, x0, #0x360
  405f18:	bl	4026d0 <getenv@plt>
  405f1c:	str	x0, [sp, #72]
  405f20:	ldr	x0, [sp, #24]
  405f24:	ldr	w0, [x0]
  405f28:	str	w0, [sp, #68]
  405f2c:	str	xzr, [sp, #88]
  405f30:	ldr	x0, [sp, #72]
  405f34:	cmp	x0, #0x0
  405f38:	b.ne	405f44 <ferror@plt+0x37e4>  // b.any
  405f3c:	ldr	x0, [sp, #16]
  405f40:	b	406294 <ferror@plt+0x3b34>
  405f44:	ldr	x0, [sp, #72]
  405f48:	str	x0, [sp, #136]
  405f4c:	b	405f78 <ferror@plt+0x3818>
  405f50:	ldr	x0, [sp, #136]
  405f54:	ldrb	w0, [x0]
  405f58:	cmp	w0, #0x20
  405f5c:	b.ne	405f6c <ferror@plt+0x380c>  // b.any
  405f60:	ldr	x0, [sp, #88]
  405f64:	add	x0, x0, #0x1
  405f68:	str	x0, [sp, #88]
  405f6c:	ldr	x0, [sp, #136]
  405f70:	add	x0, x0, #0x1
  405f74:	str	x0, [sp, #136]
  405f78:	ldr	x0, [sp, #136]
  405f7c:	ldrb	w0, [x0]
  405f80:	cmp	w0, #0x0
  405f84:	b.ne	405f50 <ferror@plt+0x37f0>  // b.any
  405f88:	ldr	x1, [sp, #136]
  405f8c:	ldr	x0, [sp, #72]
  405f90:	sub	x0, x1, x0
  405f94:	str	x0, [sp, #56]
  405f98:	ldrsw	x1, [sp, #68]
  405f9c:	ldr	x0, [sp, #88]
  405fa0:	add	x1, x1, x0
  405fa4:	ldr	x0, [sp, #56]
  405fa8:	add	x0, x1, x0
  405fac:	add	x0, x0, #0x3
  405fb0:	lsl	x0, x0, #3
  405fb4:	bl	4022b0 <malloc@plt>
  405fb8:	str	x0, [sp, #48]
  405fbc:	ldr	x0, [sp, #48]
  405fc0:	cmp	x0, #0x0
  405fc4:	b.ne	405fd0 <ferror@plt+0x3870>  // b.any
  405fc8:	mov	x0, #0x0                   	// #0
  405fcc:	b	406294 <ferror@plt+0x3b34>
  405fd0:	ldr	x0, [sp, #16]
  405fd4:	ldr	x1, [x0]
  405fd8:	ldr	x0, [sp, #48]
  405fdc:	str	x1, [x0]
  405fe0:	ldrsw	x1, [sp, #68]
  405fe4:	ldr	x0, [sp, #88]
  405fe8:	add	x0, x1, x0
  405fec:	add	x0, x0, #0x3
  405ff0:	lsl	x0, x0, #3
  405ff4:	ldr	x1, [sp, #48]
  405ff8:	add	x0, x1, x0
  405ffc:	str	x0, [sp, #120]
  406000:	ldr	x0, [sp, #120]
  406004:	str	x0, [sp, #40]
  406008:	ldr	x0, [sp, #56]
  40600c:	add	x0, x0, #0x1
  406010:	mov	x2, x0
  406014:	ldr	x1, [sp, #72]
  406018:	ldr	x0, [sp, #120]
  40601c:	bl	4020d0 <memcpy@plt>
  406020:	ldr	x1, [sp, #40]
  406024:	ldr	x0, [sp, #56]
  406028:	add	x0, x1, x0
  40602c:	str	x0, [sp, #128]
  406030:	str	xzr, [sp, #104]
  406034:	mov	w0, #0x1                   	// #1
  406038:	str	w0, [sp, #100]
  40603c:	ldr	x0, [sp, #120]
  406040:	str	x0, [sp, #112]
  406044:	b	4061e0 <ferror@plt+0x3a80>
  406048:	ldr	x0, [sp, #104]
  40604c:	cmp	x0, #0x0
  406050:	b.ne	4060cc <ferror@plt+0x396c>  // b.any
  406054:	ldr	x0, [sp, #112]
  406058:	ldrb	w0, [x0]
  40605c:	cmp	w0, #0x20
  406060:	b.ne	4060a0 <ferror@plt+0x3940>  // b.any
  406064:	ldrsw	x0, [sp, #100]
  406068:	lsl	x0, x0, #3
  40606c:	ldr	x1, [sp, #48]
  406070:	add	x0, x1, x0
  406074:	ldr	x1, [sp, #120]
  406078:	str	x1, [x0]
  40607c:	ldr	w0, [sp, #100]
  406080:	add	w0, w0, #0x1
  406084:	str	w0, [sp, #100]
  406088:	ldr	x0, [sp, #112]
  40608c:	strb	wzr, [x0]
  406090:	ldr	x0, [sp, #112]
  406094:	add	x0, x0, #0x1
  406098:	str	x0, [sp, #120]
  40609c:	b	4061d4 <ferror@plt+0x3a74>
  4060a0:	ldr	x0, [sp, #112]
  4060a4:	ldrb	w0, [x0]
  4060a8:	cmp	w0, #0x22
  4060ac:	b.eq	4060c0 <ferror@plt+0x3960>  // b.none
  4060b0:	ldr	x0, [sp, #112]
  4060b4:	ldrb	w0, [x0]
  4060b8:	cmp	w0, #0x27
  4060bc:	b.ne	4061d4 <ferror@plt+0x3a74>  // b.any
  4060c0:	ldr	x0, [sp, #112]
  4060c4:	str	x0, [sp, #104]
  4060c8:	b	4061d4 <ferror@plt+0x3a74>
  4060cc:	ldr	x0, [sp, #112]
  4060d0:	ldrb	w1, [x0]
  4060d4:	ldr	x0, [sp, #104]
  4060d8:	ldrb	w0, [x0]
  4060dc:	cmp	w1, w0
  4060e0:	b.ne	4061d4 <ferror@plt+0x3a74>  // b.any
  4060e4:	ldr	x1, [sp, #104]
  4060e8:	ldr	x0, [sp, #120]
  4060ec:	cmp	x1, x0
  4060f0:	b.ne	406134 <ferror@plt+0x39d4>  // b.any
  4060f4:	ldrsw	x0, [sp, #100]
  4060f8:	lsl	x0, x0, #3
  4060fc:	ldr	x1, [sp, #48]
  406100:	add	x0, x1, x0
  406104:	ldr	x1, [sp, #120]
  406108:	add	x1, x1, #0x1
  40610c:	str	x1, [x0]
  406110:	ldr	w0, [sp, #100]
  406114:	add	w0, w0, #0x1
  406118:	str	w0, [sp, #100]
  40611c:	ldr	x0, [sp, #112]
  406120:	strb	wzr, [x0]
  406124:	ldr	x0, [sp, #112]
  406128:	add	x0, x0, #0x1
  40612c:	str	x0, [sp, #120]
  406130:	b	4061d0 <ferror@plt+0x3a70>
  406134:	ldr	x0, [sp, #104]
  406138:	str	x0, [sp, #80]
  40613c:	b	40615c <ferror@plt+0x39fc>
  406140:	ldr	x0, [sp, #80]
  406144:	ldrb	w1, [x0, #1]
  406148:	ldr	x0, [sp, #80]
  40614c:	strb	w1, [x0]
  406150:	ldr	x0, [sp, #80]
  406154:	add	x0, x0, #0x1
  406158:	str	x0, [sp, #80]
  40615c:	ldr	x0, [sp, #112]
  406160:	sub	x0, x0, #0x1
  406164:	ldr	x1, [sp, #80]
  406168:	cmp	x1, x0
  40616c:	b.cc	406140 <ferror@plt+0x39e0>  // b.lo, b.ul, b.last
  406170:	ldr	x0, [sp, #112]
  406174:	sub	x0, x0, #0x1
  406178:	str	x0, [sp, #80]
  40617c:	b	40619c <ferror@plt+0x3a3c>
  406180:	ldr	x0, [sp, #80]
  406184:	ldrb	w1, [x0, #2]
  406188:	ldr	x0, [sp, #80]
  40618c:	strb	w1, [x0]
  406190:	ldr	x0, [sp, #80]
  406194:	add	x0, x0, #0x1
  406198:	str	x0, [sp, #80]
  40619c:	ldr	x0, [sp, #128]
  4061a0:	sub	x0, x0, #0x2
  4061a4:	ldr	x1, [sp, #80]
  4061a8:	cmp	x1, x0
  4061ac:	b.cc	406180 <ferror@plt+0x3a20>  // b.lo, b.ul, b.last
  4061b0:	ldr	x0, [sp, #128]
  4061b4:	sub	x0, x0, #0x2
  4061b8:	str	x0, [sp, #128]
  4061bc:	ldr	x0, [sp, #128]
  4061c0:	strb	wzr, [x0]
  4061c4:	ldr	x0, [sp, #112]
  4061c8:	sub	x0, x0, #0x2
  4061cc:	str	x0, [sp, #112]
  4061d0:	str	xzr, [sp, #104]
  4061d4:	ldr	x0, [sp, #112]
  4061d8:	add	x0, x0, #0x1
  4061dc:	str	x0, [sp, #112]
  4061e0:	ldr	x0, [sp, #112]
  4061e4:	ldrb	w0, [x0]
  4061e8:	cmp	w0, #0x0
  4061ec:	b.ne	406048 <ferror@plt+0x38e8>  // b.any
  4061f0:	ldr	x1, [sp, #120]
  4061f4:	ldr	x0, [sp, #112]
  4061f8:	cmp	x1, x0
  4061fc:	b.cs	406224 <ferror@plt+0x3ac4>  // b.hs, b.nlast
  406200:	ldrsw	x0, [sp, #100]
  406204:	lsl	x0, x0, #3
  406208:	ldr	x1, [sp, #48]
  40620c:	add	x0, x1, x0
  406210:	ldr	x1, [sp, #120]
  406214:	str	x1, [x0]
  406218:	ldr	w0, [sp, #100]
  40621c:	add	w0, w0, #0x1
  406220:	str	w0, [sp, #100]
  406224:	ldrsw	x0, [sp, #100]
  406228:	lsl	x0, x0, #3
  40622c:	ldr	x1, [sp, #48]
  406230:	add	x3, x1, x0
  406234:	ldr	x0, [sp, #16]
  406238:	add	x1, x0, #0x8
  40623c:	ldr	w0, [sp, #68]
  406240:	sub	w0, w0, #0x1
  406244:	sxtw	x0, w0
  406248:	lsl	x0, x0, #3
  40624c:	mov	x2, x0
  406250:	mov	x0, x3
  406254:	bl	4020d0 <memcpy@plt>
  406258:	ldr	w1, [sp, #100]
  40625c:	ldr	w0, [sp, #68]
  406260:	add	w0, w1, w0
  406264:	sxtw	x0, w0
  406268:	lsl	x0, x0, #3
  40626c:	ldr	x1, [sp, #48]
  406270:	add	x0, x1, x0
  406274:	str	xzr, [x0]
  406278:	ldr	w1, [sp, #100]
  40627c:	ldr	w0, [sp, #68]
  406280:	add	w0, w1, w0
  406284:	sub	w1, w0, #0x1
  406288:	ldr	x0, [sp, #24]
  40628c:	str	w1, [x0]
  406290:	ldr	x0, [sp, #48]
  406294:	ldp	x29, x30, [sp], #144
  406298:	ret
  40629c:	mov	x12, #0x1230                	// #4656
  4062a0:	sub	sp, sp, x12
  4062a4:	stp	x29, x30, [sp]
  4062a8:	mov	x29, sp
  4062ac:	str	w0, [sp, #28]
  4062b0:	str	x1, [sp, #16]
  4062b4:	str	xzr, [sp, #4584]
  4062b8:	str	xzr, [sp, #4648]
  4062bc:	str	wzr, [sp, #4580]
  4062c0:	str	wzr, [sp, #4644]
  4062c4:	str	xzr, [sp, #4632]
  4062c8:	str	xzr, [sp, #4624]
  4062cc:	str	xzr, [sp, #4616]
  4062d0:	str	wzr, [sp, #4612]
  4062d4:	str	wzr, [sp, #4608]
  4062d8:	str	wzr, [sp, #4604]
  4062dc:	str	wzr, [sp, #4600]
  4062e0:	str	wzr, [sp, #4596]
  4062e4:	add	x0, sp, #0x1c
  4062e8:	ldr	x1, [sp, #16]
  4062ec:	bl	405f00 <ferror@plt+0x37a0>
  4062f0:	str	x0, [sp, #4568]
  4062f4:	ldr	x0, [sp, #4568]
  4062f8:	cmp	x0, #0x0
  4062fc:	b.ne	406318 <ferror@plt+0x3bb8>  // b.any
  406300:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  406304:	add	x1, x0, #0x408
  406308:	mov	w0, #0x3                   	// #3
  40630c:	bl	40d820 <ferror@plt+0xb0c0>
  406310:	mov	w0, #0x1                   	// #1
  406314:	b	406908 <ferror@plt+0x41a8>
  406318:	str	wzr, [sp, #436]
  40631c:	ldr	w5, [sp, #28]
  406320:	add	x0, sp, #0x1b4
  406324:	mov	x4, x0
  406328:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  40632c:	add	x3, x0, #0x570
  406330:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  406334:	add	x2, x0, #0x558
  406338:	ldr	x1, [sp, #4568]
  40633c:	mov	w0, w5
  406340:	bl	402480 <getopt_long@plt>
  406344:	str	w0, [sp, #4564]
  406348:	ldr	w0, [sp, #4564]
  40634c:	cmn	w0, #0x1
  406350:	b.ne	4063b8 <ferror@plt+0x3c58>  // b.any
  406354:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406358:	add	x0, x0, #0x468
  40635c:	ldr	w0, [x0]
  406360:	sxtw	x0, w0
  406364:	lsl	x0, x0, #3
  406368:	ldr	x1, [sp, #4568]
  40636c:	add	x0, x1, x0
  406370:	str	x0, [sp, #4584]
  406374:	ldr	w1, [sp, #28]
  406378:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40637c:	add	x0, x0, #0x468
  406380:	ldr	w0, [x0]
  406384:	sub	w0, w1, w0
  406388:	str	w0, [sp, #4580]
  40638c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406390:	add	x0, x0, #0x490
  406394:	ldr	w0, [x0]
  406398:	cmp	w0, #0x0
  40639c:	cset	w0, ne  // ne = any
  4063a0:	and	w0, w0, #0xff
  4063a4:	bl	40d7a0 <ferror@plt+0xb040>
  4063a8:	ldr	w0, [sp, #4604]
  4063ac:	cmp	w0, #0x0
  4063b0:	b.eq	4066b4 <ferror@plt+0x3f54>  // b.none
  4063b4:	b	4066dc <ferror@plt+0x3f7c>
  4063b8:	ldr	w0, [sp, #4564]
  4063bc:	sub	w0, w0, #0x1
  4063c0:	cmp	w0, #0x75
  4063c4:	b.hi	406690 <ferror@plt+0x3f30>  // b.pmore
  4063c8:	adrp	x1, 421000 <ferror@plt+0x1e8a0>
  4063cc:	add	x1, x1, #0x8f0
  4063d0:	ldr	w0, [x1, w0, uxtw #2]
  4063d4:	adr	x1, 4063e0 <ferror@plt+0x3c80>
  4063d8:	add	x0, x1, w0, sxtw #2
  4063dc:	br	x0
  4063e0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4063e4:	add	x0, x0, #0x3a0
  4063e8:	mov	w1, #0x4                   	// #4
  4063ec:	str	w1, [x0]
  4063f0:	mov	w0, #0x1                   	// #1
  4063f4:	str	w0, [sp, #4612]
  4063f8:	b	4066b0 <ferror@plt+0x3f50>
  4063fc:	mov	w0, #0x1                   	// #1
  406400:	str	w0, [sp, #4608]
  406404:	b	4066b0 <ferror@plt+0x3f50>
  406408:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40640c:	add	x0, x0, #0x4bc
  406410:	mov	w1, #0x1                   	// #1
  406414:	str	w1, [x0]
  406418:	b	4066b0 <ferror@plt+0x3f50>
  40641c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406420:	add	x0, x0, #0x4a0
  406424:	mov	w1, #0x1                   	// #1
  406428:	str	w1, [x0]
  40642c:	b	4066b0 <ferror@plt+0x3f50>
  406430:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406434:	add	x0, x0, #0x4a4
  406438:	mov	w1, #0x1                   	// #1
  40643c:	str	w1, [x0]
  406440:	b	4066b0 <ferror@plt+0x3f50>
  406444:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406448:	add	x0, x0, #0x4a8
  40644c:	mov	w1, #0x1                   	// #1
  406450:	str	w1, [x0]
  406454:	b	4066b0 <ferror@plt+0x3f50>
  406458:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40645c:	add	x0, x0, #0x4ac
  406460:	mov	w1, #0x1                   	// #1
  406464:	str	w1, [x0]
  406468:	b	4066b0 <ferror@plt+0x3f50>
  40646c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406470:	add	x0, x0, #0x4b0
  406474:	mov	w1, #0x1                   	// #1
  406478:	str	w1, [x0]
  40647c:	b	4066b0 <ferror@plt+0x3f50>
  406480:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406484:	add	x0, x0, #0x4b4
  406488:	mov	w1, #0x1                   	// #1
  40648c:	str	w1, [x0]
  406490:	b	4066b0 <ferror@plt+0x3f50>
  406494:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406498:	add	x0, x0, #0x4b8
  40649c:	mov	w1, #0x1                   	// #1
  4064a0:	str	w1, [x0]
  4064a4:	b	4066b0 <ferror@plt+0x3f50>
  4064a8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4064ac:	add	x0, x0, #0x49c
  4064b0:	mov	w1, #0x1                   	// #1
  4064b4:	str	w1, [x0]
  4064b8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4064bc:	add	x0, x0, #0x498
  4064c0:	mov	w1, #0x1                   	// #1
  4064c4:	str	w1, [x0]
  4064c8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4064cc:	add	x0, x0, #0x494
  4064d0:	mov	w1, #0x1                   	// #1
  4064d4:	str	w1, [x0]
  4064d8:	b	4066b0 <ferror@plt+0x3f50>
  4064dc:	mov	w0, #0x1                   	// #1
  4064e0:	str	w0, [sp, #4604]
  4064e4:	b	4066b0 <ferror@plt+0x3f50>
  4064e8:	mov	w0, #0x1                   	// #1
  4064ec:	str	w0, [sp, #4600]
  4064f0:	b	4066b0 <ferror@plt+0x3f50>
  4064f4:	mov	w0, #0x1                   	// #1
  4064f8:	str	w0, [sp, #4596]
  4064fc:	b	4066b0 <ferror@plt+0x3f50>
  406500:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406504:	add	x0, x0, #0x498
  406508:	mov	w1, #0x1                   	// #1
  40650c:	str	w1, [x0]
  406510:	b	4066b0 <ferror@plt+0x3f50>
  406514:	ldr	w0, [sp, #4644]
  406518:	add	w0, w0, #0x2
  40651c:	sxtw	x0, w0
  406520:	lsl	x0, x0, #3
  406524:	str	x0, [sp, #4552]
  406528:	ldr	x1, [sp, #4552]
  40652c:	ldr	x0, [sp, #4648]
  406530:	bl	402350 <realloc@plt>
  406534:	str	x0, [sp, #4544]
  406538:	ldr	x0, [sp, #4544]
  40653c:	cmp	x0, #0x0
  406540:	b.ne	406560 <ferror@plt+0x3e00>  // b.any
  406544:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  406548:	add	x1, x0, #0x438
  40654c:	mov	w0, #0x3                   	// #3
  406550:	bl	40d820 <ferror@plt+0xb0c0>
  406554:	mov	w0, #0xffffffff            	// #-1
  406558:	str	w0, [sp, #4592]
  40655c:	b	4068d8 <ferror@plt+0x4178>
  406560:	ldr	x0, [sp, #4544]
  406564:	str	x0, [sp, #4648]
  406568:	ldrsw	x0, [sp, #4644]
  40656c:	lsl	x0, x0, #3
  406570:	ldr	x1, [sp, #4648]
  406574:	add	x0, x1, x0
  406578:	adrp	x1, 43a000 <ferror@plt+0x378a0>
  40657c:	add	x1, x1, #0x460
  406580:	ldr	x1, [x1]
  406584:	str	x1, [x0]
  406588:	ldr	w0, [sp, #4644]
  40658c:	add	w0, w0, #0x1
  406590:	str	w0, [sp, #4644]
  406594:	ldrsw	x0, [sp, #4644]
  406598:	lsl	x0, x0, #3
  40659c:	ldr	x1, [sp, #4648]
  4065a0:	add	x0, x1, x0
  4065a4:	str	xzr, [x0]
  4065a8:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  4065ac:	add	x0, x0, #0x448
  4065b0:	bl	405b78 <ferror@plt+0x3418>
  4065b4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4065b8:	add	x0, x0, #0x460
  4065bc:	ldr	x0, [x0]
  4065c0:	bl	405b78 <ferror@plt+0x3418>
  4065c4:	b	4066b0 <ferror@plt+0x3f50>
  4065c8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4065cc:	add	x0, x0, #0x460
  4065d0:	ldr	x0, [x0]
  4065d4:	str	x0, [sp, #4624]
  4065d8:	b	4066b0 <ferror@plt+0x3f50>
  4065dc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4065e0:	add	x0, x0, #0x460
  4065e4:	ldr	x0, [x0]
  4065e8:	str	x0, [sp, #4616]
  4065ec:	b	4066b0 <ferror@plt+0x3f50>
  4065f0:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  4065f4:	add	x0, x0, #0x450
  4065f8:	bl	405b78 <ferror@plt+0x3418>
  4065fc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406600:	add	x0, x0, #0x490
  406604:	mov	w1, #0x1                   	// #1
  406608:	str	w1, [x0]
  40660c:	b	4066b0 <ferror@plt+0x3f50>
  406610:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  406614:	add	x0, x0, #0x458
  406618:	bl	405b78 <ferror@plt+0x3418>
  40661c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406620:	add	x0, x0, #0x3a4
  406624:	str	wzr, [x0]
  406628:	b	4066b0 <ferror@plt+0x3f50>
  40662c:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  406630:	add	x0, x0, #0x460
  406634:	bl	405b78 <ferror@plt+0x3418>
  406638:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40663c:	add	x0, x0, #0x3a4
  406640:	ldr	w0, [x0]
  406644:	add	w1, w0, #0x1
  406648:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40664c:	add	x0, x0, #0x3a4
  406650:	str	w1, [x0]
  406654:	b	4066b0 <ferror@plt+0x3f50>
  406658:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  40665c:	add	x0, x0, #0x468
  406660:	bl	402440 <puts@plt>
  406664:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  406668:	add	x0, x0, #0x478
  40666c:	bl	402440 <puts@plt>
  406670:	str	wzr, [sp, #4592]
  406674:	b	4068d8 <ferror@plt+0x4178>
  406678:	bl	4049a0 <ferror@plt+0x2240>
  40667c:	str	wzr, [sp, #4592]
  406680:	b	4068d8 <ferror@plt+0x4178>
  406684:	mov	w0, #0xffffffff            	// #-1
  406688:	str	w0, [sp, #4592]
  40668c:	b	4068d8 <ferror@plt+0x4178>
  406690:	ldr	w2, [sp, #4564]
  406694:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  406698:	add	x1, x0, #0x4a0
  40669c:	mov	w0, #0x3                   	// #3
  4066a0:	bl	40d820 <ferror@plt+0xb0c0>
  4066a4:	mov	w0, #0xffffffff            	// #-1
  4066a8:	str	w0, [sp, #4592]
  4066ac:	b	4068d8 <ferror@plt+0x4178>
  4066b0:	b	406318 <ferror@plt+0x3bb8>
  4066b4:	ldr	w0, [sp, #4580]
  4066b8:	cmp	w0, #0x0
  4066bc:	b.ne	4066dc <ferror@plt+0x3f7c>  // b.any
  4066c0:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  4066c4:	add	x1, x0, #0x4c8
  4066c8:	mov	w0, #0x3                   	// #3
  4066cc:	bl	40d820 <ferror@plt+0xb0c0>
  4066d0:	mov	w0, #0xffffffff            	// #-1
  4066d4:	str	w0, [sp, #4592]
  4066d8:	b	4068d8 <ferror@plt+0x4178>
  4066dc:	ldr	x0, [sp, #4624]
  4066e0:	cmp	x0, #0x0
  4066e4:	b.ne	4066f4 <ferror@plt+0x3f94>  // b.any
  4066e8:	ldr	x0, [sp, #4616]
  4066ec:	cmp	x0, #0x0
  4066f0:	b.eq	406778 <ferror@plt+0x4018>  // b.none
  4066f4:	ldr	x0, [sp, #4624]
  4066f8:	cmp	x0, #0x0
  4066fc:	b.ne	40670c <ferror@plt+0x3fac>  // b.any
  406700:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  406704:	add	x0, x0, #0x168
  406708:	str	x0, [sp, #4624]
  40670c:	ldr	x0, [sp, #4616]
  406710:	cmp	x0, #0x0
  406714:	b.ne	406750 <ferror@plt+0x3ff0>  // b.any
  406718:	add	x0, sp, #0x20
  40671c:	bl	4026c0 <uname@plt>
  406720:	cmp	w0, #0x0
  406724:	b.ge	406744 <ferror@plt+0x3fe4>  // b.tcont
  406728:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  40672c:	add	x1, x0, #0x4e8
  406730:	mov	w0, #0x3                   	// #3
  406734:	bl	40d820 <ferror@plt+0xb0c0>
  406738:	mov	w0, #0xffffffff            	// #-1
  40673c:	str	w0, [sp, #4592]
  406740:	b	4068d8 <ferror@plt+0x4178>
  406744:	add	x0, sp, #0x20
  406748:	add	x0, x0, #0x82
  40674c:	str	x0, [sp, #4616]
  406750:	add	x5, sp, #0x1b8
  406754:	ldr	x4, [sp, #4616]
  406758:	ldr	x3, [sp, #4624]
  40675c:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  406760:	add	x2, x0, #0x500
  406764:	mov	x1, #0x1000                	// #4096
  406768:	mov	x0, x5
  40676c:	bl	402260 <snprintf@plt>
  406770:	add	x0, sp, #0x1b8
  406774:	str	x0, [sp, #4632]
  406778:	ldr	x1, [sp, #4648]
  40677c:	ldr	x0, [sp, #4632]
  406780:	bl	4102bc <ferror@plt+0xdb5c>
  406784:	str	x0, [sp, #4536]
  406788:	ldr	x0, [sp, #4536]
  40678c:	cmp	x0, #0x0
  406790:	b.ne	4067b0 <ferror@plt+0x4050>  // b.any
  406794:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  406798:	add	x1, x0, #0x518
  40679c:	mov	w0, #0x3                   	// #3
  4067a0:	bl	40d820 <ferror@plt+0xb0c0>
  4067a4:	mov	w0, #0xffffffff            	// #-1
  4067a8:	str	w0, [sp, #4592]
  4067ac:	b	4068d8 <ferror@plt+0x4178>
  4067b0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4067b4:	add	x0, x0, #0x3a4
  4067b8:	ldr	w0, [x0]
  4067bc:	mov	w1, w0
  4067c0:	ldr	x0, [sp, #4536]
  4067c4:	bl	40d998 <ferror@plt+0xb238>
  4067c8:	ldr	x0, [sp, #4536]
  4067cc:	bl	411484 <ferror@plt+0xed24>
  4067d0:	ldr	w0, [sp, #4604]
  4067d4:	cmp	w0, #0x0
  4067d8:	b.eq	4067ec <ferror@plt+0x408c>  // b.none
  4067dc:	ldr	x0, [sp, #4536]
  4067e0:	bl	404afc <ferror@plt+0x239c>
  4067e4:	str	w0, [sp, #4592]
  4067e8:	b	4068d0 <ferror@plt+0x4170>
  4067ec:	ldr	w0, [sp, #4600]
  4067f0:	cmp	w0, #0x0
  4067f4:	b.eq	406814 <ferror@plt+0x40b4>  // b.none
  4067f8:	ldr	x0, [sp, #4584]
  4067fc:	ldr	x0, [x0]
  406800:	mov	x1, x0
  406804:	ldr	x0, [sp, #4536]
  406808:	bl	404c64 <ferror@plt+0x2504>
  40680c:	str	w0, [sp, #4592]
  406810:	b	4068d0 <ferror@plt+0x4170>
  406814:	ldr	w0, [sp, #4596]
  406818:	cmp	w0, #0x0
  40681c:	b.eq	40683c <ferror@plt+0x40dc>  // b.none
  406820:	ldr	x0, [sp, #4584]
  406824:	ldr	x0, [x0]
  406828:	mov	x1, x0
  40682c:	ldr	x0, [sp, #4536]
  406830:	bl	404d98 <ferror@plt+0x2638>
  406834:	str	w0, [sp, #4592]
  406838:	b	4068d0 <ferror@plt+0x4170>
  40683c:	ldr	w0, [sp, #4608]
  406840:	cmp	w0, #0x0
  406844:	b.eq	406860 <ferror@plt+0x4100>  // b.none
  406848:	ldr	w2, [sp, #4580]
  40684c:	ldr	x1, [sp, #4584]
  406850:	ldr	x0, [sp, #4536]
  406854:	bl	4056a4 <ferror@plt+0x2f44>
  406858:	str	w0, [sp, #4592]
  40685c:	b	4068d0 <ferror@plt+0x4170>
  406860:	ldr	w0, [sp, #4612]
  406864:	cmp	w0, #0x0
  406868:	b.eq	406884 <ferror@plt+0x4124>  // b.none
  40686c:	ldr	w2, [sp, #4580]
  406870:	ldr	x1, [sp, #4584]
  406874:	ldr	x0, [sp, #4536]
  406878:	bl	405af4 <ferror@plt+0x3394>
  40687c:	str	w0, [sp, #4592]
  406880:	b	4068d0 <ferror@plt+0x4170>
  406884:	add	x0, sp, #0x1a8
  406888:	mov	x2, x0
  40688c:	ldr	w1, [sp, #4580]
  406890:	ldr	x0, [sp, #4584]
  406894:	bl	405c38 <ferror@plt+0x34d8>
  406898:	str	w0, [sp, #4592]
  40689c:	ldr	w0, [sp, #4592]
  4068a0:	cmp	w0, #0x0
  4068a4:	b.ne	4068d0 <ferror@plt+0x4170>  // b.any
  4068a8:	ldr	x0, [sp, #4584]
  4068ac:	ldr	x0, [x0]
  4068b0:	ldr	x1, [sp, #424]
  4068b4:	mov	x2, x1
  4068b8:	mov	x1, x0
  4068bc:	ldr	x0, [sp, #4536]
  4068c0:	bl	4057cc <ferror@plt+0x306c>
  4068c4:	str	w0, [sp, #4592]
  4068c8:	ldr	x0, [sp, #424]
  4068cc:	bl	402510 <free@plt>
  4068d0:	ldr	x0, [sp, #4536]
  4068d4:	bl	410520 <ferror@plt+0xddc0>
  4068d8:	bl	40d7f4 <ferror@plt+0xb094>
  4068dc:	ldr	x1, [sp, #4568]
  4068e0:	ldr	x0, [sp, #16]
  4068e4:	cmp	x1, x0
  4068e8:	b.eq	4068f4 <ferror@plt+0x4194>  // b.none
  4068ec:	ldr	x0, [sp, #4568]
  4068f0:	bl	402510 <free@plt>
  4068f4:	ldr	x0, [sp, #4648]
  4068f8:	bl	402510 <free@plt>
  4068fc:	ldr	w0, [sp, #4592]
  406900:	lsr	w0, w0, #31
  406904:	and	w0, w0, #0xff
  406908:	ldp	x29, x30, [sp]
  40690c:	mov	x12, #0x1230                	// #4656
  406910:	add	sp, sp, x12
  406914:	ret
  406918:	stp	x29, x30, [sp, #-32]!
  40691c:	mov	x29, sp
  406920:	str	x0, [sp, #24]
  406924:	ldr	x0, [sp, #24]
  406928:	ldr	x0, [x0]
  40692c:	bl	402510 <free@plt>
  406930:	nop
  406934:	ldp	x29, x30, [sp], #32
  406938:	ret
  40693c:	sub	sp, sp, #0x10
  406940:	str	x0, [sp, #8]
  406944:	ldr	x0, [sp, #8]
  406948:	ldr	x0, [x0]
  40694c:	add	sp, sp, #0x10
  406950:	ret
  406954:	stp	x29, x30, [sp, #-16]!
  406958:	mov	x29, sp
  40695c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406960:	add	x0, x0, #0x478
  406964:	ldr	x0, [x0]
  406968:	mov	x1, x0
  40696c:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  406970:	add	x0, x0, #0xbe0
  406974:	bl	402690 <printf@plt>
  406978:	nop
  40697c:	ldp	x29, x30, [sp], #16
  406980:	ret
  406984:	stp	x29, x30, [sp, #-288]!
  406988:	mov	x29, sp
  40698c:	str	x0, [sp, #56]
  406990:	str	x1, [sp, #232]
  406994:	str	x2, [sp, #240]
  406998:	str	x3, [sp, #248]
  40699c:	str	x4, [sp, #256]
  4069a0:	str	x5, [sp, #264]
  4069a4:	str	x6, [sp, #272]
  4069a8:	str	x7, [sp, #280]
  4069ac:	str	q0, [sp, #96]
  4069b0:	str	q1, [sp, #112]
  4069b4:	str	q2, [sp, #128]
  4069b8:	str	q3, [sp, #144]
  4069bc:	str	q4, [sp, #160]
  4069c0:	str	q5, [sp, #176]
  4069c4:	str	q6, [sp, #192]
  4069c8:	str	q7, [sp, #208]
  4069cc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4069d0:	add	x0, x0, #0x3a8
  4069d4:	ldr	w0, [x0]
  4069d8:	cmp	w0, #0x4
  4069dc:	b.le	406a54 <ferror@plt+0x42f4>
  4069e0:	add	x0, sp, #0x120
  4069e4:	str	x0, [sp, #64]
  4069e8:	add	x0, sp, #0x120
  4069ec:	str	x0, [sp, #72]
  4069f0:	add	x0, sp, #0xe0
  4069f4:	str	x0, [sp, #80]
  4069f8:	mov	w0, #0xffffffc8            	// #-56
  4069fc:	str	w0, [sp, #88]
  406a00:	mov	w0, #0xffffff80            	// #-128
  406a04:	str	w0, [sp, #92]
  406a08:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406a0c:	add	x0, x0, #0x470
  406a10:	ldr	x4, [x0]
  406a14:	add	x2, sp, #0x10
  406a18:	add	x3, sp, #0x40
  406a1c:	ldp	x0, x1, [x3]
  406a20:	stp	x0, x1, [x2]
  406a24:	ldp	x0, x1, [x3, #16]
  406a28:	stp	x0, x1, [x2, #16]
  406a2c:	add	x0, sp, #0x10
  406a30:	mov	x2, x0
  406a34:	ldr	x1, [sp, #56]
  406a38:	mov	x0, x4
  406a3c:	bl	402670 <vfprintf@plt>
  406a40:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  406a44:	add	x0, x0, #0x470
  406a48:	ldr	x0, [x0]
  406a4c:	bl	4025a0 <fflush@plt>
  406a50:	b	406a58 <ferror@plt+0x42f8>
  406a54:	nop
  406a58:	ldp	x29, x30, [sp], #288
  406a5c:	ret
  406a60:	stp	x29, x30, [sp, #-32]!
  406a64:	mov	x29, sp
  406a68:	mov	x1, #0x1                   	// #1
  406a6c:	mov	x0, #0x418                 	// #1048
  406a70:	bl	402320 <calloc@plt>
  406a74:	str	x0, [sp, #24]
  406a78:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  406a7c:	add	x0, x0, #0xfb8
  406a80:	bl	402370 <strdup@plt>
  406a84:	mov	x1, x0
  406a88:	ldr	x0, [sp, #24]
  406a8c:	str	x1, [x0]
  406a90:	ldr	x0, [sp, #24]
  406a94:	mov	w1, #0xffffff80            	// #-128
  406a98:	strb	w1, [x0, #16]
  406a9c:	ldr	x0, [sp, #24]
  406aa0:	ldp	x29, x30, [sp], #32
  406aa4:	ret
  406aa8:	stp	x29, x30, [sp, #-48]!
  406aac:	mov	x29, sp
  406ab0:	str	x0, [sp, #24]
  406ab4:	b	406ad4 <ferror@plt+0x4374>
  406ab8:	ldr	x0, [sp, #24]
  406abc:	str	x0, [sp, #40]
  406ac0:	ldr	x0, [sp, #40]
  406ac4:	ldr	x0, [x0]
  406ac8:	str	x0, [sp, #24]
  406acc:	ldr	x0, [sp, #40]
  406ad0:	bl	402510 <free@plt>
  406ad4:	ldr	x0, [sp, #24]
  406ad8:	cmp	x0, #0x0
  406adc:	b.ne	406ab8 <ferror@plt+0x4358>  // b.any
  406ae0:	nop
  406ae4:	nop
  406ae8:	ldp	x29, x30, [sp], #48
  406aec:	ret
  406af0:	stp	x29, x30, [sp, #-48]!
  406af4:	mov	x29, sp
  406af8:	str	x0, [sp, #24]
  406afc:	ldr	x0, [sp, #24]
  406b00:	ldrb	w0, [x0, #16]
  406b04:	str	w0, [sp, #44]
  406b08:	b	406b48 <ferror@plt+0x43e8>
  406b0c:	ldr	x1, [sp, #24]
  406b10:	ldrsw	x0, [sp, #44]
  406b14:	add	x0, x0, #0x2
  406b18:	lsl	x0, x0, #3
  406b1c:	add	x0, x1, x0
  406b20:	ldr	x0, [x0, #8]
  406b24:	str	x0, [sp, #32]
  406b28:	ldr	x0, [sp, #32]
  406b2c:	cmp	x0, #0x0
  406b30:	b.eq	406b3c <ferror@plt+0x43dc>  // b.none
  406b34:	ldr	x0, [sp, #32]
  406b38:	bl	406af0 <ferror@plt+0x4390>
  406b3c:	ldr	w0, [sp, #44]
  406b40:	add	w0, w0, #0x1
  406b44:	str	w0, [sp, #44]
  406b48:	ldr	x0, [sp, #24]
  406b4c:	ldrb	w0, [x0, #17]
  406b50:	mov	w1, w0
  406b54:	ldr	w0, [sp, #44]
  406b58:	cmp	w0, w1
  406b5c:	b.le	406b0c <ferror@plt+0x43ac>
  406b60:	ldr	x0, [sp, #24]
  406b64:	ldr	x0, [x0, #8]
  406b68:	bl	406aa8 <ferror@plt+0x4348>
  406b6c:	ldr	x0, [sp, #24]
  406b70:	ldr	x0, [x0]
  406b74:	bl	402510 <free@plt>
  406b78:	ldr	x0, [sp, #24]
  406b7c:	bl	402510 <free@plt>
  406b80:	nop
  406b84:	ldp	x29, x30, [sp], #48
  406b88:	ret
  406b8c:	stp	x29, x30, [sp, #-48]!
  406b90:	mov	x29, sp
  406b94:	str	x0, [sp, #24]
  406b98:	str	wzr, [sp, #44]
  406b9c:	b	406bf0 <ferror@plt+0x4490>
  406ba0:	ldrsw	x0, [sp, #44]
  406ba4:	ldr	x1, [sp, #24]
  406ba8:	add	x0, x1, x0
  406bac:	ldrb	w0, [x0]
  406bb0:	str	w0, [sp, #40]
  406bb4:	ldr	w0, [sp, #40]
  406bb8:	cmp	w0, #0x7f
  406bbc:	b.le	406be4 <ferror@plt+0x4484>
  406bc0:	ldr	w0, [sp, #40]
  406bc4:	and	w0, w0, #0xff
  406bc8:	ldr	x4, [sp, #24]
  406bcc:	ldr	w3, [sp, #40]
  406bd0:	mov	w2, w0
  406bd4:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  406bd8:	add	x1, x0, #0xfc0
  406bdc:	mov	w0, #0x2                   	// #2
  406be0:	bl	40d820 <ferror@plt+0xb0c0>
  406be4:	ldr	w0, [sp, #44]
  406be8:	add	w0, w0, #0x1
  406bec:	str	w0, [sp, #44]
  406bf0:	ldrsw	x0, [sp, #44]
  406bf4:	ldr	x1, [sp, #24]
  406bf8:	add	x0, x1, x0
  406bfc:	ldrb	w0, [x0]
  406c00:	cmp	w0, #0x0
  406c04:	b.ne	406ba0 <ferror@plt+0x4440>  // b.any
  406c08:	nop
  406c0c:	nop
  406c10:	ldp	x29, x30, [sp], #48
  406c14:	ret
  406c18:	stp	x29, x30, [sp, #-64]!
  406c1c:	mov	x29, sp
  406c20:	str	x0, [sp, #40]
  406c24:	str	x1, [sp, #32]
  406c28:	str	w2, [sp, #28]
  406c2c:	str	wzr, [sp, #52]
  406c30:	ldr	x0, [sp, #40]
  406c34:	ldr	x0, [x0]
  406c38:	str	x0, [sp, #56]
  406c3c:	b	406c6c <ferror@plt+0x450c>
  406c40:	ldr	x0, [sp, #56]
  406c44:	add	x0, x0, #0xc
  406c48:	ldr	x1, [sp, #32]
  406c4c:	bl	4024a0 <strcmp@plt>
  406c50:	cmp	w0, #0x0
  406c54:	b.ne	406c60 <ferror@plt+0x4500>  // b.any
  406c58:	mov	w0, #0x1                   	// #1
  406c5c:	str	w0, [sp, #52]
  406c60:	ldr	x0, [sp, #56]
  406c64:	ldr	x0, [x0]
  406c68:	str	x0, [sp, #56]
  406c6c:	ldr	x0, [sp, #56]
  406c70:	cmp	x0, #0x0
  406c74:	b.ne	406c40 <ferror@plt+0x44e0>  // b.any
  406c78:	b	406c88 <ferror@plt+0x4528>
  406c7c:	ldr	x0, [sp, #40]
  406c80:	ldr	x0, [x0]
  406c84:	str	x0, [sp, #40]
  406c88:	ldr	x0, [sp, #40]
  406c8c:	ldr	x0, [x0]
  406c90:	cmp	x0, #0x0
  406c94:	b.eq	406cb0 <ferror@plt+0x4550>  // b.none
  406c98:	ldr	x0, [sp, #40]
  406c9c:	ldr	x0, [x0]
  406ca0:	ldr	w0, [x0, #8]
  406ca4:	ldr	w1, [sp, #28]
  406ca8:	cmp	w1, w0
  406cac:	b.hi	406c7c <ferror@plt+0x451c>  // b.pmore
  406cb0:	ldr	x0, [sp, #32]
  406cb4:	bl	402110 <strlen@plt>
  406cb8:	str	w0, [sp, #48]
  406cbc:	ldrsw	x0, [sp, #48]
  406cc0:	add	x0, x0, #0x11
  406cc4:	mov	x1, #0x1                   	// #1
  406cc8:	bl	402320 <calloc@plt>
  406ccc:	str	x0, [sp, #56]
  406cd0:	ldr	x0, [sp, #40]
  406cd4:	ldr	x1, [x0]
  406cd8:	ldr	x0, [sp, #56]
  406cdc:	str	x1, [x0]
  406ce0:	ldr	x0, [sp, #56]
  406ce4:	ldr	w1, [sp, #28]
  406ce8:	str	w1, [x0, #8]
  406cec:	ldr	x0, [sp, #56]
  406cf0:	add	x3, x0, #0xc
  406cf4:	ldr	w0, [sp, #48]
  406cf8:	add	w0, w0, #0x1
  406cfc:	sxtw	x0, w0
  406d00:	mov	x2, x0
  406d04:	ldr	x1, [sp, #32]
  406d08:	mov	x0, x3
  406d0c:	bl	4020d0 <memcpy@plt>
  406d10:	ldr	x0, [sp, #40]
  406d14:	ldr	x1, [sp, #56]
  406d18:	str	x1, [x0]
  406d1c:	ldr	w0, [sp, #52]
  406d20:	ldp	x29, x30, [sp], #64
  406d24:	ret
  406d28:	stp	x29, x30, [sp, #-96]!
  406d2c:	mov	x29, sp
  406d30:	str	x0, [sp, #40]
  406d34:	str	x1, [sp, #32]
  406d38:	str	x2, [sp, #24]
  406d3c:	str	w3, [sp, #20]
  406d40:	str	wzr, [sp, #92]
  406d44:	ldr	x0, [sp, #32]
  406d48:	bl	406b8c <ferror@plt+0x442c>
  406d4c:	ldr	x0, [sp, #24]
  406d50:	bl	406b8c <ferror@plt+0x442c>
  406d54:	str	wzr, [sp, #88]
  406d58:	b	406e64 <ferror@plt+0x4704>
  406d5c:	ldr	x0, [sp, #40]
  406d60:	ldr	x1, [x0]
  406d64:	ldrsw	x0, [sp, #88]
  406d68:	add	x0, x1, x0
  406d6c:	ldrb	w0, [x0]
  406d70:	str	w0, [sp, #84]
  406d74:	ldr	w1, [sp, #92]
  406d78:	ldr	w0, [sp, #88]
  406d7c:	add	w0, w1, w0
  406d80:	sxtw	x0, w0
  406d84:	ldr	x1, [sp, #32]
  406d88:	add	x0, x1, x0
  406d8c:	ldrb	w0, [x0]
  406d90:	mov	w1, w0
  406d94:	ldr	w0, [sp, #84]
  406d98:	cmp	w0, w1
  406d9c:	b.eq	406e58 <ferror@plt+0x46f8>  // b.none
  406da0:	ldr	x0, [sp, #40]
  406da4:	ldr	x0, [x0]
  406da8:	str	x0, [sp, #72]
  406dac:	mov	x1, #0x1                   	// #1
  406db0:	mov	x0, #0x418                 	// #1048
  406db4:	bl	402320 <calloc@plt>
  406db8:	str	x0, [sp, #64]
  406dbc:	mov	x2, #0x418                 	// #1048
  406dc0:	ldr	x1, [sp, #40]
  406dc4:	ldr	x0, [sp, #64]
  406dc8:	bl	4020d0 <memcpy@plt>
  406dcc:	ldrsw	x0, [sp, #88]
  406dd0:	add	x0, x0, #0x1
  406dd4:	ldr	x1, [sp, #72]
  406dd8:	add	x0, x1, x0
  406ddc:	bl	402370 <strdup@plt>
  406de0:	mov	x1, x0
  406de4:	ldr	x0, [sp, #64]
  406de8:	str	x1, [x0]
  406dec:	mov	x2, #0x418                 	// #1048
  406df0:	mov	w1, #0x0                   	// #0
  406df4:	ldr	x0, [sp, #40]
  406df8:	bl	4022f0 <memset@plt>
  406dfc:	ldrsw	x0, [sp, #88]
  406e00:	ldr	x1, [sp, #72]
  406e04:	add	x0, x1, x0
  406e08:	strb	wzr, [x0]
  406e0c:	ldr	x0, [sp, #40]
  406e10:	ldr	x1, [sp, #72]
  406e14:	str	x1, [x0]
  406e18:	ldr	w0, [sp, #84]
  406e1c:	and	w1, w0, #0xff
  406e20:	ldr	x0, [sp, #40]
  406e24:	strb	w1, [x0, #16]
  406e28:	ldr	w0, [sp, #84]
  406e2c:	and	w1, w0, #0xff
  406e30:	ldr	x0, [sp, #40]
  406e34:	strb	w1, [x0, #17]
  406e38:	ldr	x1, [sp, #40]
  406e3c:	ldrsw	x0, [sp, #84]
  406e40:	add	x0, x0, #0x2
  406e44:	lsl	x0, x0, #3
  406e48:	add	x0, x1, x0
  406e4c:	ldr	x1, [sp, #64]
  406e50:	str	x1, [x0, #8]
  406e54:	b	406e80 <ferror@plt+0x4720>
  406e58:	ldr	w0, [sp, #88]
  406e5c:	add	w0, w0, #0x1
  406e60:	str	w0, [sp, #88]
  406e64:	ldr	x0, [sp, #40]
  406e68:	ldr	x1, [x0]
  406e6c:	ldrsw	x0, [sp, #88]
  406e70:	add	x0, x1, x0
  406e74:	ldrb	w0, [x0]
  406e78:	cmp	w0, #0x0
  406e7c:	b.ne	406d5c <ferror@plt+0x45fc>  // b.any
  406e80:	ldr	w1, [sp, #92]
  406e84:	ldr	w0, [sp, #88]
  406e88:	add	w0, w1, w0
  406e8c:	str	w0, [sp, #92]
  406e90:	ldrsw	x0, [sp, #92]
  406e94:	ldr	x1, [sp, #32]
  406e98:	add	x0, x1, x0
  406e9c:	ldrb	w0, [x0]
  406ea0:	str	w0, [sp, #84]
  406ea4:	ldr	w0, [sp, #84]
  406ea8:	cmp	w0, #0x0
  406eac:	b.ne	406ec8 <ferror@plt+0x4768>  // b.any
  406eb0:	ldr	x0, [sp, #40]
  406eb4:	add	x0, x0, #0x8
  406eb8:	ldr	w2, [sp, #20]
  406ebc:	ldr	x1, [sp, #24]
  406ec0:	bl	406c18 <ferror@plt+0x44b8>
  406ec4:	b	406ff0 <ferror@plt+0x4890>
  406ec8:	ldr	x1, [sp, #40]
  406ecc:	ldrsw	x0, [sp, #84]
  406ed0:	add	x0, x0, #0x2
  406ed4:	lsl	x0, x0, #3
  406ed8:	add	x0, x1, x0
  406edc:	ldr	x0, [x0, #8]
  406ee0:	cmp	x0, #0x0
  406ee4:	b.ne	406fc4 <ferror@plt+0x4864>  // b.any
  406ee8:	ldr	x0, [sp, #40]
  406eec:	ldrb	w0, [x0, #16]
  406ef0:	mov	w1, w0
  406ef4:	ldr	w0, [sp, #84]
  406ef8:	cmp	w0, w1
  406efc:	b.ge	406f10 <ferror@plt+0x47b0>  // b.tcont
  406f00:	ldr	w0, [sp, #84]
  406f04:	and	w1, w0, #0xff
  406f08:	ldr	x0, [sp, #40]
  406f0c:	strb	w1, [x0, #16]
  406f10:	ldr	x0, [sp, #40]
  406f14:	ldrb	w0, [x0, #17]
  406f18:	mov	w1, w0
  406f1c:	ldr	w0, [sp, #84]
  406f20:	cmp	w0, w1
  406f24:	b.le	406f38 <ferror@plt+0x47d8>
  406f28:	ldr	w0, [sp, #84]
  406f2c:	and	w1, w0, #0xff
  406f30:	ldr	x0, [sp, #40]
  406f34:	strb	w1, [x0, #17]
  406f38:	mov	x1, #0x1                   	// #1
  406f3c:	mov	x0, #0x418                 	// #1048
  406f40:	bl	402320 <calloc@plt>
  406f44:	mov	x2, x0
  406f48:	ldr	x1, [sp, #40]
  406f4c:	ldrsw	x0, [sp, #84]
  406f50:	add	x0, x0, #0x2
  406f54:	lsl	x0, x0, #3
  406f58:	add	x0, x1, x0
  406f5c:	str	x2, [x0, #8]
  406f60:	ldr	x1, [sp, #40]
  406f64:	ldrsw	x0, [sp, #84]
  406f68:	add	x0, x0, #0x2
  406f6c:	lsl	x0, x0, #3
  406f70:	add	x0, x1, x0
  406f74:	ldr	x0, [x0, #8]
  406f78:	str	x0, [sp, #56]
  406f7c:	ldrsw	x0, [sp, #92]
  406f80:	add	x0, x0, #0x1
  406f84:	ldr	x1, [sp, #32]
  406f88:	add	x0, x1, x0
  406f8c:	bl	402370 <strdup@plt>
  406f90:	mov	x1, x0
  406f94:	ldr	x0, [sp, #56]
  406f98:	str	x1, [x0]
  406f9c:	ldr	x0, [sp, #56]
  406fa0:	mov	w1, #0xffffff80            	// #-128
  406fa4:	strb	w1, [x0, #16]
  406fa8:	ldr	x0, [sp, #56]
  406fac:	add	x0, x0, #0x8
  406fb0:	ldr	w2, [sp, #20]
  406fb4:	ldr	x1, [sp, #24]
  406fb8:	bl	406c18 <ferror@plt+0x44b8>
  406fbc:	mov	w0, #0x0                   	// #0
  406fc0:	b	406ff0 <ferror@plt+0x4890>
  406fc4:	ldr	x1, [sp, #40]
  406fc8:	ldrsw	x0, [sp, #84]
  406fcc:	add	x0, x0, #0x2
  406fd0:	lsl	x0, x0, #3
  406fd4:	add	x0, x1, x0
  406fd8:	ldr	x0, [x0, #8]
  406fdc:	str	x0, [sp, #40]
  406fe0:	ldr	w0, [sp, #92]
  406fe4:	add	w0, w0, #0x1
  406fe8:	str	w0, [sp, #92]
  406fec:	b	406d54 <ferror@plt+0x45f4>
  406ff0:	ldp	x29, x30, [sp], #96
  406ff4:	ret
  406ff8:	sub	sp, sp, #0x10
  406ffc:	str	x0, [sp, #8]
  407000:	ldr	x0, [sp, #8]
  407004:	ldrb	w0, [x0, #16]
  407008:	sxtb	w0, w0
  40700c:	mvn	w0, w0
  407010:	and	w0, w0, #0xff
  407014:	lsr	w0, w0, #7
  407018:	and	w0, w0, #0xff
  40701c:	add	sp, sp, #0x10
  407020:	ret
  407024:	stp	x29, x30, [sp, #-112]!
  407028:	mov	x29, sp
  40702c:	str	x19, [sp, #16]
  407030:	str	x0, [sp, #40]
  407034:	str	x1, [sp, #32]
  407038:	str	xzr, [sp, #104]
  40703c:	str	wzr, [sp, #100]
  407040:	ldr	x0, [sp, #40]
  407044:	cmp	x0, #0x0
  407048:	b.ne	407054 <ferror@plt+0x48f4>  // b.any
  40704c:	mov	w0, #0x0                   	// #0
  407050:	b	407294 <ferror@plt+0x4b34>
  407054:	ldr	x0, [sp, #40]
  407058:	bl	406ff8 <ferror@plt+0x4898>
  40705c:	cmp	w0, #0x0
  407060:	b.eq	407114 <ferror@plt+0x49b4>  // b.none
  407064:	ldr	x0, [sp, #40]
  407068:	ldrb	w0, [x0, #17]
  40706c:	mov	w1, w0
  407070:	ldr	x0, [sp, #40]
  407074:	ldrb	w0, [x0, #16]
  407078:	sub	w0, w1, w0
  40707c:	add	w0, w0, #0x1
  407080:	str	w0, [sp, #100]
  407084:	ldrsw	x0, [sp, #100]
  407088:	lsl	x0, x0, #2
  40708c:	bl	4022b0 <malloc@plt>
  407090:	str	x0, [sp, #104]
  407094:	str	wzr, [sp, #84]
  407098:	b	407104 <ferror@plt+0x49a4>
  40709c:	ldr	x0, [sp, #40]
  4070a0:	ldrb	w0, [x0, #16]
  4070a4:	mov	w1, w0
  4070a8:	ldr	w0, [sp, #84]
  4070ac:	add	w0, w1, w0
  4070b0:	ldr	x1, [sp, #40]
  4070b4:	sxtw	x0, w0
  4070b8:	add	x0, x0, #0x2
  4070bc:	lsl	x0, x0, #3
  4070c0:	add	x0, x1, x0
  4070c4:	ldr	x0, [x0, #8]
  4070c8:	str	x0, [sp, #56]
  4070cc:	ldr	x1, [sp, #32]
  4070d0:	ldr	x0, [sp, #56]
  4070d4:	bl	407024 <ferror@plt+0x48c4>
  4070d8:	mov	w2, w0
  4070dc:	ldrsw	x0, [sp, #84]
  4070e0:	lsl	x0, x0, #2
  4070e4:	ldr	x1, [sp, #104]
  4070e8:	add	x19, x1, x0
  4070ec:	mov	w0, w2
  4070f0:	bl	402150 <htonl@plt>
  4070f4:	str	w0, [x19]
  4070f8:	ldr	w0, [sp, #84]
  4070fc:	add	w0, w0, #0x1
  407100:	str	w0, [sp, #84]
  407104:	ldr	w1, [sp, #84]
  407108:	ldr	w0, [sp, #100]
  40710c:	cmp	w1, w0
  407110:	b.lt	40709c <ferror@plt+0x493c>  // b.tstop
  407114:	ldr	x0, [sp, #32]
  407118:	bl	4021b0 <ftell@plt>
  40711c:	str	x0, [sp, #88]
  407120:	ldr	x0, [sp, #40]
  407124:	ldr	x0, [x0]
  407128:	ldrb	w0, [x0]
  40712c:	cmp	w0, #0x0
  407130:	b.eq	40715c <ferror@plt+0x49fc>  // b.none
  407134:	ldr	x0, [sp, #40]
  407138:	ldr	x0, [x0]
  40713c:	ldr	x1, [sp, #32]
  407140:	bl	402120 <fputs@plt>
  407144:	ldr	x1, [sp, #32]
  407148:	mov	w0, #0x0                   	// #0
  40714c:	bl	402210 <fputc@plt>
  407150:	ldr	x0, [sp, #88]
  407154:	orr	x0, x0, #0x80000000
  407158:	str	x0, [sp, #88]
  40715c:	ldr	w0, [sp, #100]
  407160:	cmp	w0, #0x0
  407164:	b.eq	4071ac <ferror@plt+0x4a4c>  // b.none
  407168:	ldr	x0, [sp, #40]
  40716c:	ldrb	w0, [x0, #16]
  407170:	ldr	x1, [sp, #32]
  407174:	bl	402210 <fputc@plt>
  407178:	ldr	x0, [sp, #40]
  40717c:	ldrb	w0, [x0, #17]
  407180:	ldr	x1, [sp, #32]
  407184:	bl	402210 <fputc@plt>
  407188:	ldrsw	x0, [sp, #100]
  40718c:	ldr	x3, [sp, #32]
  407190:	mov	x2, x0
  407194:	mov	x1, #0x4                   	// #4
  407198:	ldr	x0, [sp, #104]
  40719c:	bl	402570 <fwrite@plt>
  4071a0:	ldr	x0, [sp, #88]
  4071a4:	orr	x0, x0, #0x20000000
  4071a8:	str	x0, [sp, #88]
  4071ac:	ldr	x0, [sp, #104]
  4071b0:	bl	402510 <free@plt>
  4071b4:	ldr	x0, [sp, #40]
  4071b8:	ldr	x0, [x0, #8]
  4071bc:	cmp	x0, #0x0
  4071c0:	b.eq	407290 <ferror@plt+0x4b30>  // b.none
  4071c4:	str	wzr, [sp, #68]
  4071c8:	ldr	x0, [sp, #40]
  4071cc:	ldr	x0, [x0, #8]
  4071d0:	str	x0, [sp, #72]
  4071d4:	b	4071f0 <ferror@plt+0x4a90>
  4071d8:	ldr	w0, [sp, #68]
  4071dc:	add	w0, w0, #0x1
  4071e0:	str	w0, [sp, #68]
  4071e4:	ldr	x0, [sp, #72]
  4071e8:	ldr	x0, [x0]
  4071ec:	str	x0, [sp, #72]
  4071f0:	ldr	x0, [sp, #72]
  4071f4:	cmp	x0, #0x0
  4071f8:	b.ne	4071d8 <ferror@plt+0x4a78>  // b.any
  4071fc:	ldr	w0, [sp, #68]
  407200:	bl	402150 <htonl@plt>
  407204:	str	w0, [sp, #52]
  407208:	add	x0, sp, #0x34
  40720c:	ldr	x3, [sp, #32]
  407210:	mov	x2, #0x1                   	// #1
  407214:	mov	x1, #0x4                   	// #4
  407218:	bl	402570 <fwrite@plt>
  40721c:	ldr	x0, [sp, #40]
  407220:	ldr	x0, [x0, #8]
  407224:	str	x0, [sp, #72]
  407228:	b	407278 <ferror@plt+0x4b18>
  40722c:	ldr	x0, [sp, #72]
  407230:	ldr	w0, [x0, #8]
  407234:	bl	402150 <htonl@plt>
  407238:	str	w0, [sp, #52]
  40723c:	add	x0, sp, #0x34
  407240:	ldr	x3, [sp, #32]
  407244:	mov	x2, #0x1                   	// #1
  407248:	mov	x1, #0x4                   	// #4
  40724c:	bl	402570 <fwrite@plt>
  407250:	ldr	x0, [sp, #72]
  407254:	add	x0, x0, #0xc
  407258:	ldr	x1, [sp, #32]
  40725c:	bl	402120 <fputs@plt>
  407260:	ldr	x1, [sp, #32]
  407264:	mov	w0, #0x0                   	// #0
  407268:	bl	402210 <fputc@plt>
  40726c:	ldr	x0, [sp, #72]
  407270:	ldr	x0, [x0]
  407274:	str	x0, [sp, #72]
  407278:	ldr	x0, [sp, #72]
  40727c:	cmp	x0, #0x0
  407280:	b.ne	40722c <ferror@plt+0x4acc>  // b.any
  407284:	ldr	x0, [sp, #88]
  407288:	orr	x0, x0, #0x40000000
  40728c:	str	x0, [sp, #88]
  407290:	ldr	x0, [sp, #88]
  407294:	ldr	x19, [sp, #16]
  407298:	ldp	x29, x30, [sp], #112
  40729c:	ret
  4072a0:	stp	x29, x30, [sp, #-64]!
  4072a4:	mov	x29, sp
  4072a8:	str	x0, [sp, #24]
  4072ac:	str	x1, [sp, #16]
  4072b0:	mov	w0, #0xf457                	// #62551
  4072b4:	movk	w0, #0xb007, lsl #16
  4072b8:	bl	402150 <htonl@plt>
  4072bc:	str	w0, [sp, #44]
  4072c0:	add	x0, sp, #0x2c
  4072c4:	ldr	x3, [sp, #16]
  4072c8:	mov	x2, #0x1                   	// #1
  4072cc:	mov	x1, #0x4                   	// #4
  4072d0:	bl	402570 <fwrite@plt>
  4072d4:	mov	w0, #0x1                   	// #1
  4072d8:	movk	w0, #0x2, lsl #16
  4072dc:	bl	402150 <htonl@plt>
  4072e0:	str	w0, [sp, #44]
  4072e4:	add	x0, sp, #0x2c
  4072e8:	ldr	x3, [sp, #16]
  4072ec:	mov	x2, #0x1                   	// #1
  4072f0:	mov	x1, #0x4                   	// #4
  4072f4:	bl	402570 <fwrite@plt>
  4072f8:	ldr	x0, [sp, #16]
  4072fc:	bl	4021b0 <ftell@plt>
  407300:	str	x0, [sp, #56]
  407304:	ldr	x0, [sp, #56]
  407308:	cmp	x0, #0x0
  40730c:	b.ge	407330 <ferror@plt+0x4bd0>  // b.tcont
  407310:	adrp	x0, 423000 <ferror@plt+0x208a0>
  407314:	add	x3, x0, #0x608
  407318:	mov	w2, #0x1a0                 	// #416
  40731c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407320:	add	x1, x0, #0x10
  407324:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407328:	add	x0, x0, #0x20
  40732c:	bl	4026a0 <__assert_fail@plt>
  407330:	str	wzr, [sp, #44]
  407334:	add	x0, sp, #0x2c
  407338:	ldr	x3, [sp, #16]
  40733c:	mov	x2, #0x1                   	// #1
  407340:	mov	x1, #0x4                   	// #4
  407344:	bl	402570 <fwrite@plt>
  407348:	ldr	x1, [sp, #16]
  40734c:	ldr	x0, [sp, #24]
  407350:	bl	407024 <ferror@plt+0x48c4>
  407354:	bl	402150 <htonl@plt>
  407358:	str	w0, [sp, #44]
  40735c:	ldr	x0, [sp, #16]
  407360:	bl	4021b0 <ftell@plt>
  407364:	str	x0, [sp, #48]
  407368:	ldr	x0, [sp, #48]
  40736c:	cmp	x0, #0x0
  407370:	b.ge	407394 <ferror@plt+0x4c34>  // b.tcont
  407374:	adrp	x0, 423000 <ferror@plt+0x208a0>
  407378:	add	x3, x0, #0x608
  40737c:	mov	w2, #0x1a9                 	// #425
  407380:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407384:	add	x1, x0, #0x10
  407388:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40738c:	add	x0, x0, #0x38
  407390:	bl	4026a0 <__assert_fail@plt>
  407394:	mov	w2, #0x0                   	// #0
  407398:	ldr	x1, [sp, #56]
  40739c:	ldr	x0, [sp, #16]
  4073a0:	bl	402410 <fseek@plt>
  4073a4:	add	x0, sp, #0x2c
  4073a8:	ldr	x3, [sp, #16]
  4073ac:	mov	x2, #0x1                   	// #1
  4073b0:	mov	x1, #0x4                   	// #4
  4073b4:	bl	402570 <fwrite@plt>
  4073b8:	mov	w2, #0x0                   	// #0
  4073bc:	ldr	x1, [sp, #48]
  4073c0:	ldr	x0, [sp, #16]
  4073c4:	bl	402410 <fseek@plt>
  4073c8:	nop
  4073cc:	ldp	x29, x30, [sp], #64
  4073d0:	ret
  4073d4:	stp	x29, x30, [sp, #-32]!
  4073d8:	mov	x29, sp
  4073dc:	str	x0, [sp, #24]
  4073e0:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  4073e4:	add	x1, x0, #0xae0
  4073e8:	ldr	x0, [sp, #24]
  4073ec:	bl	4024a0 <strcmp@plt>
  4073f0:	cmp	w0, #0x0
  4073f4:	b.ne	407400 <ferror@plt+0x4ca0>  // b.any
  4073f8:	mov	w0, #0x1                   	// #1
  4073fc:	b	407424 <ferror@plt+0x4cc4>
  407400:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  407404:	add	x1, x0, #0xaf0
  407408:	ldr	x0, [sp, #24]
  40740c:	bl	4024a0 <strcmp@plt>
  407410:	cmp	w0, #0x0
  407414:	b.ne	407420 <ferror@plt+0x4cc0>  // b.any
  407418:	mov	w0, #0x2                   	// #2
  40741c:	b	407424 <ferror@plt+0x4cc4>
  407420:	mov	w0, #0x0                   	// #0
  407424:	ldp	x29, x30, [sp], #32
  407428:	ret
  40742c:	stp	x29, x30, [sp, #-64]!
  407430:	mov	x29, sp
  407434:	str	x0, [sp, #24]
  407438:	str	x1, [sp, #16]
  40743c:	ldr	x0, [sp, #16]
  407440:	bl	4073d4 <ferror@plt+0x4c74>
  407444:	str	w0, [sp, #52]
  407448:	ldr	w0, [sp, #52]
  40744c:	cmp	w0, #0x0
  407450:	b.eq	40745c <ferror@plt+0x4cfc>  // b.none
  407454:	str	xzr, [sp, #56]
  407458:	b	40746c <ferror@plt+0x4d0c>
  40745c:	ldr	x0, [sp, #16]
  407460:	bl	402110 <strlen@plt>
  407464:	add	x0, x0, #0x1
  407468:	str	x0, [sp, #56]
  40746c:	ldr	x0, [sp, #56]
  407470:	add	x0, x0, #0x18
  407474:	bl	4022b0 <malloc@plt>
  407478:	str	x0, [sp, #40]
  40747c:	ldr	x0, [sp, #40]
  407480:	cmp	x0, #0x0
  407484:	b.ne	4074a0 <ferror@plt+0x4d40>  // b.any
  407488:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40748c:	add	x1, x0, #0x50
  407490:	mov	w0, #0x3                   	// #3
  407494:	bl	40d820 <ferror@plt+0xb0c0>
  407498:	mov	w0, #0xfffffff4            	// #-12
  40749c:	b	407520 <ferror@plt+0x4dc0>
  4074a0:	ldr	x0, [sp, #40]
  4074a4:	ldr	w1, [sp, #52]
  4074a8:	str	w1, [x0, #8]
  4074ac:	ldr	w0, [sp, #52]
  4074b0:	cmp	w0, #0x0
  4074b4:	b.eq	4074c4 <ferror@plt+0x4d64>  // b.none
  4074b8:	ldr	x0, [sp, #40]
  4074bc:	str	xzr, [x0, #16]
  4074c0:	b	4074e8 <ferror@plt+0x4d88>
  4074c4:	ldr	x0, [sp, #56]
  4074c8:	sub	x1, x0, #0x1
  4074cc:	ldr	x0, [sp, #40]
  4074d0:	str	x1, [x0, #16]
  4074d4:	ldr	x0, [sp, #40]
  4074d8:	add	x0, x0, #0x18
  4074dc:	ldr	x2, [sp, #56]
  4074e0:	ldr	x1, [sp, #16]
  4074e4:	bl	4020d0 <memcpy@plt>
  4074e8:	ldr	w3, [sp, #52]
  4074ec:	ldr	x2, [sp, #16]
  4074f0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4074f4:	add	x1, x0, #0x70
  4074f8:	mov	w0, #0x7                   	// #7
  4074fc:	bl	40d820 <ferror@plt+0xb0c0>
  407500:	ldr	x0, [sp, #24]
  407504:	ldr	x1, [x0, #4128]
  407508:	ldr	x0, [sp, #40]
  40750c:	str	x1, [x0]
  407510:	ldr	x0, [sp, #24]
  407514:	ldr	x1, [sp, #40]
  407518:	str	x1, [x0, #4128]
  40751c:	mov	w0, #0x0                   	// #0
  407520:	ldp	x29, x30, [sp], #64
  407524:	ret
  407528:	stp	x29, x30, [sp, #-32]!
  40752c:	mov	x29, sp
  407530:	str	x0, [sp, #24]
  407534:	ldr	x0, [sp, #24]
  407538:	bl	402510 <free@plt>
  40753c:	nop
  407540:	ldp	x29, x30, [sp], #32
  407544:	ret
  407548:	stp	x29, x30, [sp, #-80]!
  40754c:	mov	x29, sp
  407550:	str	x0, [sp, #40]
  407554:	str	x1, [sp, #32]
  407558:	str	x2, [sp, #24]
  40755c:	ldr	x0, [sp, #32]
  407560:	bl	402110 <strlen@plt>
  407564:	str	x0, [sp, #72]
  407568:	ldr	x0, [sp, #24]
  40756c:	bl	402110 <strlen@plt>
  407570:	str	x0, [sp, #64]
  407574:	ldr	x1, [sp, #64]
  407578:	ldr	x0, [sp, #72]
  40757c:	add	x0, x1, x0
  407580:	add	x0, x0, #0x12
  407584:	bl	4022b0 <malloc@plt>
  407588:	str	x0, [sp, #56]
  40758c:	ldr	x0, [sp, #56]
  407590:	cmp	x0, #0x0
  407594:	b.ne	4075b0 <ferror@plt+0x4e50>  // b.any
  407598:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40759c:	add	x1, x0, #0x98
  4075a0:	mov	w0, #0x3                   	// #3
  4075a4:	bl	40d820 <ferror@plt+0xb0c0>
  4075a8:	mov	w0, #0xfffffff4            	// #-12
  4075ac:	b	407670 <ferror@plt+0x4f10>
  4075b0:	ldr	x0, [sp, #56]
  4075b4:	add	x0, x0, #0x10
  4075b8:	ldr	x2, [sp, #64]
  4075bc:	ldr	x1, [sp, #24]
  4075c0:	bl	4020d0 <memcpy@plt>
  4075c4:	ldr	x0, [sp, #64]
  4075c8:	str	x0, [sp, #48]
  4075cc:	ldr	x1, [sp, #56]
  4075d0:	ldr	x0, [sp, #48]
  4075d4:	add	x0, x1, x0
  4075d8:	mov	w1, #0x2f                  	// #47
  4075dc:	strb	w1, [x0, #16]
  4075e0:	ldr	x0, [sp, #48]
  4075e4:	add	x0, x0, #0x1
  4075e8:	str	x0, [sp, #48]
  4075ec:	ldr	x0, [sp, #56]
  4075f0:	add	x1, x0, #0x10
  4075f4:	ldr	x0, [sp, #48]
  4075f8:	add	x0, x1, x0
  4075fc:	ldr	x2, [sp, #72]
  407600:	ldr	x1, [sp, #32]
  407604:	bl	4020d0 <memcpy@plt>
  407608:	ldr	x1, [sp, #48]
  40760c:	ldr	x0, [sp, #72]
  407610:	add	x0, x1, x0
  407614:	str	x0, [sp, #48]
  407618:	ldr	x1, [sp, #56]
  40761c:	ldr	x0, [sp, #48]
  407620:	add	x0, x1, x0
  407624:	strb	wzr, [x0, #16]
  407628:	ldr	x0, [sp, #56]
  40762c:	ldr	x1, [sp, #48]
  407630:	str	x1, [x0, #8]
  407634:	ldr	x0, [sp, #56]
  407638:	add	x0, x0, #0x10
  40763c:	mov	x2, x0
  407640:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407644:	add	x1, x0, #0xb8
  407648:	mov	w0, #0x7                   	// #7
  40764c:	bl	40d820 <ferror@plt+0xb0c0>
  407650:	ldr	x0, [sp, #40]
  407654:	ldr	x1, [x0, #4120]
  407658:	ldr	x0, [sp, #56]
  40765c:	str	x1, [x0]
  407660:	ldr	x0, [sp, #40]
  407664:	ldr	x1, [sp, #56]
  407668:	str	x1, [x0, #4120]
  40766c:	mov	w0, #0x0                   	// #0
  407670:	ldp	x29, x30, [sp], #80
  407674:	ret
  407678:	stp	x29, x30, [sp, #-32]!
  40767c:	mov	x29, sp
  407680:	str	x0, [sp, #24]
  407684:	ldr	x0, [sp, #24]
  407688:	bl	402510 <free@plt>
  40768c:	nop
  407690:	ldp	x29, x30, [sp], #32
  407694:	ret
  407698:	stp	x29, x30, [sp, #-48]!
  40769c:	mov	x29, sp
  4076a0:	str	x0, [sp, #24]
  4076a4:	str	x1, [sp, #16]
  4076a8:	ldr	x0, [sp, #16]
  4076ac:	bl	402110 <strlen@plt>
  4076b0:	str	x0, [sp, #40]
  4076b4:	ldr	x0, [sp, #40]
  4076b8:	add	x0, x0, #0x11
  4076bc:	bl	4022b0 <malloc@plt>
  4076c0:	str	x0, [sp, #32]
  4076c4:	ldr	x0, [sp, #32]
  4076c8:	cmp	x0, #0x0
  4076cc:	b.ne	4076e8 <ferror@plt+0x4f88>  // b.any
  4076d0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4076d4:	add	x1, x0, #0xd0
  4076d8:	mov	w0, #0x3                   	// #3
  4076dc:	bl	40d820 <ferror@plt+0xb0c0>
  4076e0:	mov	w0, #0xfffffff4            	// #-12
  4076e4:	b	407740 <ferror@plt+0x4fe0>
  4076e8:	ldr	x0, [sp, #32]
  4076ec:	add	x0, x0, #0x10
  4076f0:	ldr	x1, [sp, #16]
  4076f4:	bl	4025b0 <strcpy@plt>
  4076f8:	ldr	x0, [sp, #32]
  4076fc:	ldr	x1, [sp, #40]
  407700:	str	x1, [x0, #8]
  407704:	ldr	x0, [sp, #32]
  407708:	add	x0, x0, #0x10
  40770c:	mov	x2, x0
  407710:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407714:	add	x1, x0, #0xf0
  407718:	mov	w0, #0x7                   	// #7
  40771c:	bl	40d820 <ferror@plt+0xb0c0>
  407720:	ldr	x0, [sp, #24]
  407724:	ldr	x1, [x0, #4136]
  407728:	ldr	x0, [sp, #32]
  40772c:	str	x1, [x0]
  407730:	ldr	x0, [sp, #24]
  407734:	ldr	x1, [sp, #32]
  407738:	str	x1, [x0, #4136]
  40773c:	mov	w0, #0x0                   	// #0
  407740:	ldp	x29, x30, [sp], #48
  407744:	ret
  407748:	stp	x29, x30, [sp, #-32]!
  40774c:	mov	x29, sp
  407750:	str	x0, [sp, #24]
  407754:	ldr	x0, [sp, #24]
  407758:	bl	402510 <free@plt>
  40775c:	nop
  407760:	ldp	x29, x30, [sp], #32
  407764:	ret
  407768:	stp	x29, x30, [sp, #-112]!
  40776c:	mov	x29, sp
  407770:	str	x0, [sp, #24]
  407774:	str	x1, [sp, #16]
  407778:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40777c:	add	x1, x0, #0x108
  407780:	ldr	x0, [sp, #16]
  407784:	bl	4024a0 <strcmp@plt>
  407788:	cmp	w0, #0x0
  40778c:	b.ne	407798 <ferror@plt+0x5038>  // b.any
  407790:	mov	w0, #0x1                   	// #1
  407794:	b	4077f0 <ferror@plt+0x5090>
  407798:	add	x0, sp, #0x28
  40779c:	mov	w2, #0x9                   	// #9
  4077a0:	ldr	x1, [sp, #16]
  4077a4:	bl	402650 <regcomp@plt>
  4077a8:	cmp	w0, #0x0
  4077ac:	b.eq	4077b8 <ferror@plt+0x5058>  // b.none
  4077b0:	mov	w0, #0x0                   	// #0
  4077b4:	b	4077f0 <ferror@plt+0x5090>
  4077b8:	ldr	x0, [sp, #24]
  4077bc:	ldr	x1, [x0]
  4077c0:	add	x0, sp, #0x28
  4077c4:	mov	w4, #0x0                   	// #0
  4077c8:	mov	x3, #0x0                   	// #0
  4077cc:	mov	x2, #0x0                   	// #0
  4077d0:	bl	402630 <regexec@plt>
  4077d4:	str	w0, [sp, #108]
  4077d8:	add	x0, sp, #0x28
  4077dc:	bl	402640 <regfree@plt>
  4077e0:	ldr	w0, [sp, #108]
  4077e4:	cmp	w0, #0x0
  4077e8:	cset	w0, eq  // eq = none
  4077ec:	and	w0, w0, #0xff
  4077f0:	ldp	x29, x30, [sp], #112
  4077f4:	ret
  4077f8:	stp	x29, x30, [sp, #-128]!
  4077fc:	mov	x29, sp
  407800:	str	x0, [sp, #24]
  407804:	str	x1, [sp, #16]
  407808:	str	wzr, [sp, #48]
  40780c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407810:	add	x1, x0, #0x110
  407814:	ldr	x0, [sp, #16]
  407818:	bl	4022a0 <fopen@plt>
  40781c:	str	x0, [sp, #120]
  407820:	ldr	x0, [sp, #120]
  407824:	cmp	x0, #0x0
  407828:	b.ne	407b20 <ferror@plt+0x53c0>  // b.any
  40782c:	bl	4026b0 <__errno_location@plt>
  407830:	ldr	w0, [x0]
  407834:	neg	w0, w0
  407838:	str	w0, [sp, #52]
  40783c:	ldr	x2, [sp, #16]
  407840:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407844:	add	x1, x0, #0x118
  407848:	mov	w0, #0x3                   	// #3
  40784c:	bl	40d820 <ferror@plt+0xb0c0>
  407850:	ldr	w0, [sp, #52]
  407854:	b	407b4c <ferror@plt+0x53ec>
  407858:	ldr	x0, [sp, #112]
  40785c:	ldrb	w0, [x0]
  407860:	cmp	w0, #0x0
  407864:	b.eq	407b0c <ferror@plt+0x53ac>  // b.none
  407868:	ldr	x0, [sp, #112]
  40786c:	ldrb	w0, [x0]
  407870:	cmp	w0, #0x23
  407874:	b.eq	407b0c <ferror@plt+0x53ac>  // b.none
  407878:	add	x0, sp, #0x28
  40787c:	mov	x2, x0
  407880:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407884:	add	x1, x0, #0x130
  407888:	ldr	x0, [sp, #112]
  40788c:	bl	402290 <strtok_r@plt>
  407890:	str	x0, [sp, #104]
  407894:	ldr	x0, [sp, #104]
  407898:	cmp	x0, #0x0
  40789c:	b.eq	407b14 <ferror@plt+0x53b4>  // b.none
  4078a0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4078a4:	add	x1, x0, #0x138
  4078a8:	ldr	x0, [sp, #104]
  4078ac:	bl	4024a0 <strcmp@plt>
  4078b0:	cmp	w0, #0x0
  4078b4:	b.ne	4078f4 <ferror@plt+0x5194>  // b.any
  4078b8:	b	4078c8 <ferror@plt+0x5168>
  4078bc:	ldr	x1, [sp, #56]
  4078c0:	ldr	x0, [sp, #24]
  4078c4:	bl	40742c <ferror@plt+0x4ccc>
  4078c8:	add	x0, sp, #0x28
  4078cc:	mov	x2, x0
  4078d0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4078d4:	add	x1, x0, #0x130
  4078d8:	mov	x0, #0x0                   	// #0
  4078dc:	bl	402290 <strtok_r@plt>
  4078e0:	str	x0, [sp, #56]
  4078e4:	ldr	x0, [sp, #56]
  4078e8:	cmp	x0, #0x0
  4078ec:	b.ne	4078bc <ferror@plt+0x515c>  // b.any
  4078f0:	b	407b18 <ferror@plt+0x53b8>
  4078f4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4078f8:	add	x1, x0, #0x140
  4078fc:	ldr	x0, [sp, #104]
  407900:	bl	4024a0 <strcmp@plt>
  407904:	cmp	w0, #0x0
  407908:	b.ne	4079d0 <ferror@plt+0x5270>  // b.any
  40790c:	add	x0, sp, #0x28
  407910:	mov	x2, x0
  407914:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407918:	add	x1, x0, #0x130
  40791c:	mov	x0, #0x0                   	// #0
  407920:	bl	402290 <strtok_r@plt>
  407924:	str	x0, [sp, #80]
  407928:	add	x0, sp, #0x28
  40792c:	mov	x2, x0
  407930:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407934:	add	x1, x0, #0x130
  407938:	mov	x0, #0x0                   	// #0
  40793c:	bl	402290 <strtok_r@plt>
  407940:	str	x0, [sp, #72]
  407944:	add	x0, sp, #0x28
  407948:	mov	x2, x0
  40794c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407950:	add	x1, x0, #0x130
  407954:	mov	x0, #0x0                   	// #0
  407958:	bl	402290 <strtok_r@plt>
  40795c:	str	x0, [sp, #64]
  407960:	ldr	x0, [sp, #80]
  407964:	cmp	x0, #0x0
  407968:	b.eq	407ad4 <ferror@plt+0x5374>  // b.none
  40796c:	ldr	x0, [sp, #72]
  407970:	cmp	x0, #0x0
  407974:	b.eq	407ad4 <ferror@plt+0x5374>  // b.none
  407978:	ldr	x0, [sp, #64]
  40797c:	cmp	x0, #0x0
  407980:	b.eq	407ad4 <ferror@plt+0x5374>  // b.none
  407984:	ldr	x1, [sp, #72]
  407988:	ldr	x0, [sp, #24]
  40798c:	bl	407768 <ferror@plt+0x5008>
  407990:	cmp	w0, #0x0
  407994:	b.ne	4079bc <ferror@plt+0x525c>  // b.any
  407998:	ldr	w0, [sp, #48]
  40799c:	ldr	x4, [sp, #72]
  4079a0:	mov	w3, w0
  4079a4:	ldr	x2, [sp, #16]
  4079a8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4079ac:	add	x1, x0, #0x150
  4079b0:	mov	w0, #0x6                   	// #6
  4079b4:	bl	40d820 <ferror@plt+0xb0c0>
  4079b8:	b	407b18 <ferror@plt+0x53b8>
  4079bc:	ldr	x2, [sp, #64]
  4079c0:	ldr	x1, [sp, #80]
  4079c4:	ldr	x0, [sp, #24]
  4079c8:	bl	407548 <ferror@plt+0x4de8>
  4079cc:	b	407b18 <ferror@plt+0x53b8>
  4079d0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4079d4:	add	x1, x0, #0x180
  4079d8:	ldr	x0, [sp, #104]
  4079dc:	bl	4024a0 <strcmp@plt>
  4079e0:	cmp	w0, #0x0
  4079e4:	b.ne	407a80 <ferror@plt+0x5320>  // b.any
  4079e8:	add	x0, sp, #0x28
  4079ec:	mov	x2, x0
  4079f0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4079f4:	add	x1, x0, #0x130
  4079f8:	mov	x0, #0x0                   	// #0
  4079fc:	bl	402290 <strtok_r@plt>
  407a00:	str	x0, [sp, #96]
  407a04:	add	x0, sp, #0x28
  407a08:	mov	x2, x0
  407a0c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407a10:	add	x1, x0, #0x130
  407a14:	mov	x0, #0x0                   	// #0
  407a18:	bl	402290 <strtok_r@plt>
  407a1c:	str	x0, [sp, #88]
  407a20:	ldr	x0, [sp, #96]
  407a24:	cmp	x0, #0x0
  407a28:	b.eq	407adc <ferror@plt+0x537c>  // b.none
  407a2c:	ldr	x0, [sp, #88]
  407a30:	cmp	x0, #0x0
  407a34:	b.eq	407adc <ferror@plt+0x537c>  // b.none
  407a38:	ldr	x1, [sp, #96]
  407a3c:	ldr	x0, [sp, #24]
  407a40:	bl	407768 <ferror@plt+0x5008>
  407a44:	cmp	w0, #0x0
  407a48:	b.ne	407a70 <ferror@plt+0x5310>  // b.any
  407a4c:	ldr	w0, [sp, #48]
  407a50:	ldr	x4, [sp, #96]
  407a54:	mov	w3, w0
  407a58:	ldr	x2, [sp, #16]
  407a5c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407a60:	add	x1, x0, #0x190
  407a64:	mov	w0, #0x6                   	// #6
  407a68:	bl	40d820 <ferror@plt+0xb0c0>
  407a6c:	b	407b18 <ferror@plt+0x53b8>
  407a70:	ldr	x1, [sp, #88]
  407a74:	ldr	x0, [sp, #24]
  407a78:	bl	407698 <ferror@plt+0x4f38>
  407a7c:	b	407b18 <ferror@plt+0x53b8>
  407a80:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407a84:	add	x1, x0, #0x1c0
  407a88:	ldr	x0, [sp, #104]
  407a8c:	bl	4024a0 <strcmp@plt>
  407a90:	cmp	w0, #0x0
  407a94:	b.eq	407ab0 <ferror@plt+0x5350>  // b.none
  407a98:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407a9c:	add	x1, x0, #0x1c8
  407aa0:	ldr	x0, [sp, #104]
  407aa4:	bl	4024a0 <strcmp@plt>
  407aa8:	cmp	w0, #0x0
  407aac:	b.ne	407ae4 <ferror@plt+0x5384>  // b.any
  407ab0:	ldr	w0, [sp, #48]
  407ab4:	ldr	x4, [sp, #104]
  407ab8:	mov	w3, w0
  407abc:	ldr	x2, [sp, #16]
  407ac0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407ac4:	add	x1, x0, #0x1d8
  407ac8:	mov	w0, #0x6                   	// #6
  407acc:	bl	40d820 <ferror@plt+0xb0c0>
  407ad0:	b	407b18 <ferror@plt+0x53b8>
  407ad4:	nop
  407ad8:	b	407ae8 <ferror@plt+0x5388>
  407adc:	nop
  407ae0:	b	407ae8 <ferror@plt+0x5388>
  407ae4:	nop
  407ae8:	ldr	w0, [sp, #48]
  407aec:	ldr	x4, [sp, #104]
  407af0:	mov	w3, w0
  407af4:	ldr	x2, [sp, #16]
  407af8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407afc:	add	x1, x0, #0x200
  407b00:	mov	w0, #0x3                   	// #3
  407b04:	bl	40d820 <ferror@plt+0xb0c0>
  407b08:	b	407b18 <ferror@plt+0x53b8>
  407b0c:	nop
  407b10:	b	407b18 <ferror@plt+0x53b8>
  407b14:	nop
  407b18:	ldr	x0, [sp, #112]
  407b1c:	bl	402510 <free@plt>
  407b20:	add	x0, sp, #0x30
  407b24:	mov	x1, x0
  407b28:	ldr	x0, [sp, #120]
  407b2c:	bl	40f9a8 <ferror@plt+0xd248>
  407b30:	str	x0, [sp, #112]
  407b34:	ldr	x0, [sp, #112]
  407b38:	cmp	x0, #0x0
  407b3c:	b.ne	407858 <ferror@plt+0x50f8>  // b.any
  407b40:	ldr	x0, [sp, #120]
  407b44:	bl	402270 <fclose@plt>
  407b48:	mov	w0, #0x0                   	// #0
  407b4c:	ldp	x29, x30, [sp], #128
  407b50:	ret
  407b54:	stp	x29, x30, [sp, #-192]!
  407b58:	mov	x29, sp
  407b5c:	str	x0, [sp, #40]
  407b60:	str	x1, [sp, #32]
  407b64:	str	x2, [sp, #24]
  407b68:	ldr	x0, [sp, #24]
  407b6c:	bl	402110 <strlen@plt>
  407b70:	str	x0, [sp, #184]
  407b74:	ldr	x0, [sp, #24]
  407b78:	ldrb	w0, [x0]
  407b7c:	cmp	w0, #0x2e
  407b80:	b.ne	407b8c <ferror@plt+0x542c>  // b.any
  407b84:	mov	w0, #0x1                   	// #1
  407b88:	b	407c38 <ferror@plt+0x54d8>
  407b8c:	ldr	x0, [sp, #184]
  407b90:	cmp	x0, #0x5
  407b94:	b.ls	407bc0 <ferror@plt+0x5460>  // b.plast
  407b98:	ldr	x0, [sp, #184]
  407b9c:	sub	x0, x0, #0x5
  407ba0:	ldr	x1, [sp, #24]
  407ba4:	add	x2, x1, x0
  407ba8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407bac:	add	x1, x0, #0x230
  407bb0:	mov	x0, x2
  407bb4:	bl	4024a0 <strcmp@plt>
  407bb8:	cmp	w0, #0x0
  407bbc:	b.eq	407be0 <ferror@plt+0x5480>  // b.none
  407bc0:	ldr	x3, [sp, #24]
  407bc4:	ldr	x2, [sp, #32]
  407bc8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407bcc:	add	x1, x0, #0x238
  407bd0:	mov	w0, #0x6                   	// #6
  407bd4:	bl	40d820 <ferror@plt+0xb0c0>
  407bd8:	mov	w0, #0x1                   	// #1
  407bdc:	b	407c38 <ferror@plt+0x54d8>
  407be0:	ldr	x0, [sp, #40]
  407be4:	bl	4025c0 <dirfd@plt>
  407be8:	mov	w4, w0
  407bec:	add	x0, sp, #0x38
  407bf0:	mov	w3, #0x0                   	// #0
  407bf4:	mov	x2, x0
  407bf8:	ldr	x1, [sp, #24]
  407bfc:	mov	w0, w4
  407c00:	bl	41f4e0 <ferror@plt+0x1cd80>
  407c04:	ldr	w0, [sp, #72]
  407c08:	and	w0, w0, #0xf000
  407c0c:	cmp	w0, #0x4, lsl #12
  407c10:	b.ne	407c34 <ferror@plt+0x54d4>  // b.any
  407c14:	ldr	x3, [sp, #24]
  407c18:	ldr	x2, [sp, #32]
  407c1c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407c20:	add	x1, x0, #0x260
  407c24:	mov	w0, #0x3                   	// #3
  407c28:	bl	40d820 <ferror@plt+0xb0c0>
  407c2c:	mov	w0, #0x1                   	// #1
  407c30:	b	407c38 <ferror@plt+0x54d8>
  407c34:	mov	w0, #0x0                   	// #0
  407c38:	ldp	x29, x30, [sp], #192
  407c3c:	ret
  407c40:	stp	x29, x30, [sp, #-32]!
  407c44:	mov	x29, sp
  407c48:	str	x0, [sp, #24]
  407c4c:	ldr	x0, [sp, #24]
  407c50:	bl	402510 <free@plt>
  407c54:	nop
  407c58:	ldp	x29, x30, [sp], #32
  407c5c:	ret
  407c60:	stp	x29, x30, [sp, #-112]!
  407c64:	mov	x29, sp
  407c68:	str	x0, [sp, #40]
  407c6c:	str	x1, [sp, #32]
  407c70:	str	x2, [sp, #24]
  407c74:	str	x3, [sp, #16]
  407c78:	ldr	x0, [sp, #24]
  407c7c:	bl	402110 <strlen@plt>
  407c80:	str	x0, [sp, #88]
  407c84:	ldr	x0, [sp, #16]
  407c88:	cmp	x0, #0x0
  407c8c:	b.eq	407ca0 <ferror@plt+0x5540>  // b.none
  407c90:	ldr	x0, [sp, #16]
  407c94:	bl	402110 <strlen@plt>
  407c98:	str	x0, [sp, #96]
  407c9c:	b	407ccc <ferror@plt+0x556c>
  407ca0:	ldr	x0, [sp, #24]
  407ca4:	bl	4024b0 <basename@plt>
  407ca8:	str	x0, [sp, #16]
  407cac:	ldr	x0, [sp, #16]
  407cb0:	bl	402110 <strlen@plt>
  407cb4:	str	x0, [sp, #96]
  407cb8:	ldr	x1, [sp, #88]
  407cbc:	ldr	x0, [sp, #96]
  407cc0:	sub	x0, x1, x0
  407cc4:	sub	x0, x0, #0x1
  407cc8:	str	x0, [sp, #88]
  407ccc:	ldr	x0, [sp, #32]
  407cd0:	ldr	x0, [x0]
  407cd4:	str	x0, [sp, #80]
  407cd8:	ldr	x0, [sp, #40]
  407cdc:	ldr	x0, [x0]
  407ce0:	str	x0, [sp, #72]
  407ce4:	str	xzr, [sp, #104]
  407ce8:	b	407d60 <ferror@plt+0x5600>
  407cec:	ldr	x0, [sp, #104]
  407cf0:	lsl	x0, x0, #3
  407cf4:	ldr	x1, [sp, #72]
  407cf8:	add	x0, x1, x0
  407cfc:	ldr	x0, [x0]
  407d00:	ldr	x0, [x0, #16]
  407d04:	mov	x1, x0
  407d08:	ldr	x0, [sp, #16]
  407d0c:	bl	4024a0 <strcmp@plt>
  407d10:	str	w0, [sp, #68]
  407d14:	ldr	w0, [sp, #68]
  407d18:	cmp	w0, #0x0
  407d1c:	b.ne	407d48 <ferror@plt+0x55e8>  // b.any
  407d20:	ldr	x0, [sp, #88]
  407d24:	ldr	x4, [sp, #16]
  407d28:	ldr	x3, [sp, #24]
  407d2c:	mov	w2, w0
  407d30:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407d34:	add	x1, x0, #0x2a0
  407d38:	mov	w0, #0x7                   	// #7
  407d3c:	bl	40d820 <ferror@plt+0xb0c0>
  407d40:	mov	w0, #0xffffffef            	// #-17
  407d44:	b	407f28 <ferror@plt+0x57c8>
  407d48:	ldr	w0, [sp, #68]
  407d4c:	cmp	w0, #0x0
  407d50:	b.lt	407d74 <ferror@plt+0x5614>  // b.tstop
  407d54:	ldr	x0, [sp, #104]
  407d58:	add	x0, x0, #0x1
  407d5c:	str	x0, [sp, #104]
  407d60:	ldr	x1, [sp, #104]
  407d64:	ldr	x0, [sp, #80]
  407d68:	cmp	x1, x0
  407d6c:	b.cc	407cec <ferror@plt+0x558c>  // b.lo, b.ul, b.last
  407d70:	b	407d78 <ferror@plt+0x5618>
  407d74:	nop
  407d78:	ldr	x1, [sp, #88]
  407d7c:	ldr	x0, [sp, #96]
  407d80:	add	x0, x1, x0
  407d84:	add	x0, x0, #0x1a
  407d88:	bl	4022b0 <malloc@plt>
  407d8c:	str	x0, [sp, #56]
  407d90:	ldr	x0, [sp, #56]
  407d94:	cmp	x0, #0x0
  407d98:	b.ne	407db4 <ferror@plt+0x5654>  // b.any
  407d9c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407da0:	add	x1, x0, #0x2d0
  407da4:	mov	w0, #0x3                   	// #3
  407da8:	bl	40d820 <ferror@plt+0xb0c0>
  407dac:	mov	w0, #0xfffffff4            	// #-12
  407db0:	b	407f28 <ferror@plt+0x57c8>
  407db4:	ldr	x0, [sp, #80]
  407db8:	add	x0, x0, #0x1
  407dbc:	lsl	x0, x0, #3
  407dc0:	mov	x1, x0
  407dc4:	ldr	x0, [sp, #72]
  407dc8:	bl	402350 <realloc@plt>
  407dcc:	str	x0, [sp, #48]
  407dd0:	ldr	x0, [sp, #48]
  407dd4:	cmp	x0, #0x0
  407dd8:	b.ne	407dfc <ferror@plt+0x569c>  // b.any
  407ddc:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407de0:	add	x1, x0, #0x2d0
  407de4:	mov	w0, #0x3                   	// #3
  407de8:	bl	40d820 <ferror@plt+0xb0c0>
  407dec:	ldr	x0, [sp, #56]
  407df0:	bl	402510 <free@plt>
  407df4:	mov	w0, #0xfffffff4            	// #-12
  407df8:	b	407f28 <ferror@plt+0x57c8>
  407dfc:	ldr	x0, [sp, #48]
  407e00:	str	x0, [sp, #72]
  407e04:	ldr	x0, [sp, #40]
  407e08:	ldr	x1, [sp, #72]
  407e0c:	str	x1, [x0]
  407e10:	ldr	x1, [sp, #104]
  407e14:	ldr	x0, [sp, #80]
  407e18:	cmp	x1, x0
  407e1c:	b.cs	407e64 <ferror@plt+0x5704>  // b.hs, b.nlast
  407e20:	ldr	x0, [sp, #104]
  407e24:	add	x0, x0, #0x1
  407e28:	lsl	x0, x0, #3
  407e2c:	ldr	x1, [sp, #72]
  407e30:	add	x3, x1, x0
  407e34:	ldr	x0, [sp, #104]
  407e38:	lsl	x0, x0, #3
  407e3c:	ldr	x1, [sp, #72]
  407e40:	add	x4, x1, x0
  407e44:	ldr	x1, [sp, #80]
  407e48:	ldr	x0, [sp, #104]
  407e4c:	sub	x0, x1, x0
  407e50:	lsl	x0, x0, #3
  407e54:	mov	x2, x0
  407e58:	mov	x1, x4
  407e5c:	mov	x0, x3
  407e60:	bl	4020e0 <memmove@plt>
  407e64:	ldr	x0, [sp, #104]
  407e68:	lsl	x0, x0, #3
  407e6c:	ldr	x1, [sp, #72]
  407e70:	add	x0, x1, x0
  407e74:	ldr	x1, [sp, #56]
  407e78:	str	x1, [x0]
  407e7c:	ldr	x0, [sp, #56]
  407e80:	ldr	x1, [sp, #88]
  407e84:	str	x1, [x0]
  407e88:	ldr	x0, [sp, #56]
  407e8c:	ldr	x1, [sp, #96]
  407e90:	str	x1, [x0, #8]
  407e94:	ldr	x0, [sp, #56]
  407e98:	add	x1, x0, #0x18
  407e9c:	ldr	x0, [sp, #88]
  407ea0:	add	x0, x0, #0x1
  407ea4:	add	x1, x1, x0
  407ea8:	ldr	x0, [sp, #56]
  407eac:	str	x1, [x0, #16]
  407eb0:	ldr	x0, [sp, #56]
  407eb4:	add	x0, x0, #0x18
  407eb8:	ldr	x2, [sp, #88]
  407ebc:	ldr	x1, [sp, #24]
  407ec0:	bl	4020d0 <memcpy@plt>
  407ec4:	ldr	x1, [sp, #56]
  407ec8:	ldr	x0, [sp, #88]
  407ecc:	add	x0, x1, x0
  407ed0:	mov	w1, #0x2f                  	// #47
  407ed4:	strb	w1, [x0, #24]
  407ed8:	ldr	x0, [sp, #56]
  407edc:	add	x1, x0, #0x18
  407ee0:	ldr	x0, [sp, #88]
  407ee4:	add	x0, x0, #0x1
  407ee8:	add	x0, x1, x0
  407eec:	ldr	x2, [sp, #96]
  407ef0:	ldr	x1, [sp, #16]
  407ef4:	bl	4020d0 <memcpy@plt>
  407ef8:	ldr	x1, [sp, #88]
  407efc:	ldr	x0, [sp, #96]
  407f00:	add	x0, x1, x0
  407f04:	add	x0, x0, #0x1
  407f08:	ldr	x1, [sp, #56]
  407f0c:	add	x0, x1, x0
  407f10:	strb	wzr, [x0, #24]
  407f14:	ldr	x0, [sp, #80]
  407f18:	add	x1, x0, #0x1
  407f1c:	ldr	x0, [sp, #32]
  407f20:	str	x1, [x0]
  407f24:	mov	w0, #0x0                   	// #0
  407f28:	ldp	x29, x30, [sp], #112
  407f2c:	ret
  407f30:	stp	x29, x30, [sp, #-208]!
  407f34:	mov	x29, sp
  407f38:	str	x0, [sp, #40]
  407f3c:	str	x1, [sp, #32]
  407f40:	str	x2, [sp, #24]
  407f44:	str	wzr, [sp, #196]
  407f48:	add	x0, sp, #0x38
  407f4c:	mov	x1, x0
  407f50:	ldr	x0, [sp, #24]
  407f54:	bl	41f4c0 <ferror@plt+0x1cd60>
  407f58:	cmp	w0, #0x0
  407f5c:	b.eq	407f8c <ferror@plt+0x582c>  // b.none
  407f60:	bl	4026b0 <__errno_location@plt>
  407f64:	ldr	w0, [x0]
  407f68:	neg	w0, w0
  407f6c:	str	w0, [sp, #196]
  407f70:	ldr	x2, [sp, #24]
  407f74:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407f78:	add	x1, x0, #0x2f8
  407f7c:	mov	w0, #0x7                   	// #7
  407f80:	bl	40d820 <ferror@plt+0xb0c0>
  407f84:	ldr	w0, [sp, #196]
  407f88:	b	408078 <ferror@plt+0x5918>
  407f8c:	ldr	w0, [sp, #72]
  407f90:	and	w0, w0, #0xf000
  407f94:	cmp	w0, #0x4, lsl #12
  407f98:	b.eq	407fb8 <ferror@plt+0x5858>  // b.none
  407f9c:	mov	x3, #0x0                   	// #0
  407fa0:	ldr	x2, [sp, #24]
  407fa4:	ldr	x1, [sp, #32]
  407fa8:	ldr	x0, [sp, #40]
  407fac:	bl	407c60 <ferror@plt+0x5500>
  407fb0:	mov	w0, #0x0                   	// #0
  407fb4:	b	408078 <ferror@plt+0x5918>
  407fb8:	ldr	x0, [sp, #24]
  407fbc:	bl	4021e0 <opendir@plt>
  407fc0:	str	x0, [sp, #184]
  407fc4:	ldr	x0, [sp, #184]
  407fc8:	cmp	x0, #0x0
  407fcc:	b.ne	407fec <ferror@plt+0x588c>  // b.any
  407fd0:	ldr	x2, [sp, #24]
  407fd4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  407fd8:	add	x1, x0, #0x318
  407fdc:	mov	w0, #0x3                   	// #3
  407fe0:	bl	40d820 <ferror@plt+0xb0c0>
  407fe4:	mov	w0, #0xffffffea            	// #-22
  407fe8:	b	408078 <ferror@plt+0x5918>
  407fec:	ldr	x0, [sp, #184]
  407ff0:	bl	402340 <readdir@plt>
  407ff4:	str	x0, [sp, #200]
  407ff8:	b	40804c <ferror@plt+0x58ec>
  407ffc:	ldr	x0, [sp, #200]
  408000:	add	x0, x0, #0x13
  408004:	mov	x2, x0
  408008:	ldr	x1, [sp, #24]
  40800c:	ldr	x0, [sp, #184]
  408010:	bl	407b54 <ferror@plt+0x53f4>
  408014:	cmp	w0, #0x0
  408018:	b.ne	40803c <ferror@plt+0x58dc>  // b.any
  40801c:	ldr	x0, [sp, #200]
  408020:	add	x0, x0, #0x13
  408024:	mov	x3, x0
  408028:	ldr	x2, [sp, #24]
  40802c:	ldr	x1, [sp, #32]
  408030:	ldr	x0, [sp, #40]
  408034:	bl	407c60 <ferror@plt+0x5500>
  408038:	b	408040 <ferror@plt+0x58e0>
  40803c:	nop
  408040:	ldr	x0, [sp, #184]
  408044:	bl	402340 <readdir@plt>
  408048:	str	x0, [sp, #200]
  40804c:	ldr	x0, [sp, #200]
  408050:	cmp	x0, #0x0
  408054:	b.ne	407ffc <ferror@plt+0x589c>  // b.any
  408058:	ldr	x0, [sp, #184]
  40805c:	bl	402380 <closedir@plt>
  408060:	ldr	x2, [sp, #24]
  408064:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408068:	add	x1, x0, #0x330
  40806c:	mov	w0, #0x7                   	// #7
  408070:	bl	40d820 <ferror@plt+0xb0c0>
  408074:	ldr	w0, [sp, #196]
  408078:	ldp	x29, x30, [sp], #208
  40807c:	ret
  408080:	stp	x29, x30, [sp, #-64]!
  408084:	mov	x29, sp
  408088:	str	x0, [sp, #24]
  40808c:	str	x1, [sp, #16]
  408090:	str	xzr, [sp, #40]
  408094:	str	xzr, [sp, #32]
  408098:	ldr	x0, [sp, #16]
  40809c:	cmp	x0, #0x0
  4080a0:	b.ne	4080b0 <ferror@plt+0x5950>  // b.any
  4080a4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4080a8:	add	x0, x0, #0x3b0
  4080ac:	str	x0, [sp, #16]
  4080b0:	str	xzr, [sp, #56]
  4080b4:	b	4080e4 <ferror@plt+0x5984>
  4080b8:	ldr	x0, [sp, #56]
  4080bc:	lsl	x0, x0, #3
  4080c0:	ldr	x1, [sp, #16]
  4080c4:	add	x0, x1, x0
  4080c8:	ldr	x2, [x0]
  4080cc:	add	x1, sp, #0x28
  4080d0:	add	x0, sp, #0x20
  4080d4:	bl	407f30 <ferror@plt+0x57d0>
  4080d8:	ldr	x0, [sp, #56]
  4080dc:	add	x0, x0, #0x1
  4080e0:	str	x0, [sp, #56]
  4080e4:	ldr	x0, [sp, #56]
  4080e8:	lsl	x0, x0, #3
  4080ec:	ldr	x1, [sp, #16]
  4080f0:	add	x0, x1, x0
  4080f4:	ldr	x0, [x0]
  4080f8:	cmp	x0, #0x0
  4080fc:	b.ne	4080b8 <ferror@plt+0x5958>  // b.any
  408100:	str	xzr, [sp, #56]
  408104:	b	408148 <ferror@plt+0x59e8>
  408108:	ldr	x1, [sp, #32]
  40810c:	ldr	x0, [sp, #56]
  408110:	lsl	x0, x0, #3
  408114:	add	x0, x1, x0
  408118:	ldr	x0, [x0]
  40811c:	str	x0, [sp, #48]
  408120:	ldr	x0, [sp, #48]
  408124:	add	x0, x0, #0x18
  408128:	mov	x1, x0
  40812c:	ldr	x0, [sp, #24]
  408130:	bl	4077f8 <ferror@plt+0x5098>
  408134:	ldr	x0, [sp, #48]
  408138:	bl	407c40 <ferror@plt+0x54e0>
  40813c:	ldr	x0, [sp, #56]
  408140:	add	x0, x0, #0x1
  408144:	str	x0, [sp, #56]
  408148:	ldr	x0, [sp, #40]
  40814c:	ldr	x1, [sp, #56]
  408150:	cmp	x1, x0
  408154:	b.cc	408108 <ferror@plt+0x59a8>  // b.lo, b.ul, b.last
  408158:	ldr	x0, [sp, #32]
  40815c:	bl	402510 <free@plt>
  408160:	ldr	x0, [sp, #24]
  408164:	ldr	x0, [x0, #4128]
  408168:	cmp	x0, #0x0
  40816c:	b.ne	408180 <ferror@plt+0x5a20>  // b.any
  408170:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408174:	add	x1, x0, #0x358
  408178:	ldr	x0, [sp, #24]
  40817c:	bl	40742c <ferror@plt+0x4ccc>
  408180:	mov	w0, #0x0                   	// #0
  408184:	ldp	x29, x30, [sp], #64
  408188:	ret
  40818c:	stp	x29, x30, [sp, #-64]!
  408190:	mov	x29, sp
  408194:	str	x0, [sp, #24]
  408198:	b	4081c4 <ferror@plt+0x5a64>
  40819c:	ldr	x0, [sp, #24]
  4081a0:	ldr	x0, [x0, #4120]
  4081a4:	str	x0, [sp, #40]
  4081a8:	ldr	x0, [sp, #24]
  4081ac:	ldr	x0, [x0, #4120]
  4081b0:	ldr	x1, [x0]
  4081b4:	ldr	x0, [sp, #24]
  4081b8:	str	x1, [x0, #4120]
  4081bc:	ldr	x0, [sp, #40]
  4081c0:	bl	407678 <ferror@plt+0x4f18>
  4081c4:	ldr	x0, [sp, #24]
  4081c8:	ldr	x0, [x0, #4120]
  4081cc:	cmp	x0, #0x0
  4081d0:	b.ne	40819c <ferror@plt+0x5a3c>  // b.any
  4081d4:	b	408200 <ferror@plt+0x5aa0>
  4081d8:	ldr	x0, [sp, #24]
  4081dc:	ldr	x0, [x0, #4128]
  4081e0:	str	x0, [sp, #48]
  4081e4:	ldr	x0, [sp, #24]
  4081e8:	ldr	x0, [x0, #4128]
  4081ec:	ldr	x1, [x0]
  4081f0:	ldr	x0, [sp, #24]
  4081f4:	str	x1, [x0, #4128]
  4081f8:	ldr	x0, [sp, #48]
  4081fc:	bl	407528 <ferror@plt+0x4dc8>
  408200:	ldr	x0, [sp, #24]
  408204:	ldr	x0, [x0, #4128]
  408208:	cmp	x0, #0x0
  40820c:	b.ne	4081d8 <ferror@plt+0x5a78>  // b.any
  408210:	b	40823c <ferror@plt+0x5adc>
  408214:	ldr	x0, [sp, #24]
  408218:	ldr	x0, [x0, #4136]
  40821c:	str	x0, [sp, #56]
  408220:	ldr	x0, [sp, #24]
  408224:	ldr	x0, [x0, #4136]
  408228:	ldr	x1, [x0]
  40822c:	ldr	x0, [sp, #24]
  408230:	str	x1, [x0, #4136]
  408234:	ldr	x0, [sp, #56]
  408238:	bl	407748 <ferror@plt+0x4fe8>
  40823c:	ldr	x0, [sp, #24]
  408240:	ldr	x0, [x0, #4136]
  408244:	cmp	x0, #0x0
  408248:	b.ne	408214 <ferror@plt+0x5ab4>  // b.any
  40824c:	nop
  408250:	nop
  408254:	ldp	x29, x30, [sp], #64
  408258:	ret
  40825c:	stp	x29, x30, [sp, #-32]!
  408260:	mov	x29, sp
  408264:	str	x0, [sp, #24]
  408268:	ldr	x0, [sp, #24]
  40826c:	ldr	x1, [x0]
  408270:	ldr	x0, [sp, #24]
  408274:	ldr	x0, [x0, #8]
  408278:	mov	x4, x0
  40827c:	mov	x3, x1
  408280:	ldr	x2, [sp, #24]
  408284:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408288:	add	x1, x0, #0x360
  40828c:	mov	w0, #0x7                   	// #7
  408290:	bl	40d820 <ferror@plt+0xb0c0>
  408294:	ldr	x0, [sp, #24]
  408298:	add	x0, x0, #0x30
  40829c:	bl	40e3b4 <ferror@plt+0xbc54>
  4082a0:	ldr	x0, [sp, #24]
  4082a4:	ldr	x0, [x0]
  4082a8:	bl	416fd0 <ferror@plt+0x14870>
  4082ac:	ldr	x0, [sp, #24]
  4082b0:	ldr	x0, [x0, #32]
  4082b4:	bl	41a7b4 <ferror@plt+0x18054>
  4082b8:	ldr	x0, [sp, #24]
  4082bc:	ldr	x0, [x0, #40]
  4082c0:	bl	41b1d0 <ferror@plt+0x18a70>
  4082c4:	ldr	x0, [sp, #24]
  4082c8:	ldr	x0, [x0, #24]
  4082cc:	bl	402510 <free@plt>
  4082d0:	ldr	x0, [sp, #24]
  4082d4:	ldr	x0, [x0, #8]
  4082d8:	bl	402510 <free@plt>
  4082dc:	ldr	x0, [sp, #24]
  4082e0:	bl	402510 <free@plt>
  4082e4:	nop
  4082e8:	ldp	x29, x30, [sp], #32
  4082ec:	ret
  4082f0:	stp	x29, x30, [sp, #-48]!
  4082f4:	mov	x29, sp
  4082f8:	str	x0, [sp, #24]
  4082fc:	str	x1, [sp, #16]
  408300:	ldr	x0, [sp, #24]
  408304:	ldr	x1, [x0, #8]
  408308:	ldr	x0, [sp, #16]
  40830c:	add	x2, x0, #0x10
  408310:	ldr	x0, [sp, #16]
  408314:	ldr	x0, [x0]
  408318:	cmp	x0, #0x0
  40831c:	b.eq	408330 <ferror@plt+0x5bd0>  // b.none
  408320:	ldr	x0, [sp, #16]
  408324:	ldr	x0, [x0]
  408328:	ldr	x0, [x0, #8]
  40832c:	b	408338 <ferror@plt+0x5bd8>
  408330:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408334:	add	x0, x0, #0x380
  408338:	mov	x4, x0
  40833c:	mov	x3, x2
  408340:	mov	x2, x1
  408344:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408348:	add	x1, x0, #0x390
  40834c:	mov	w0, #0x7                   	// #7
  408350:	bl	40d820 <ferror@plt+0xb0c0>
  408354:	ldr	x0, [sp, #16]
  408358:	ldr	x0, [x0]
  40835c:	cmp	x0, #0x0
  408360:	b.ne	40836c <ferror@plt+0x5c0c>  // b.any
  408364:	mov	w0, #0x0                   	// #0
  408368:	b	4083fc <ferror@plt+0x5c9c>
  40836c:	ldr	x0, [sp, #24]
  408370:	add	x2, x0, #0x30
  408374:	ldr	x0, [sp, #16]
  408378:	ldr	x0, [x0]
  40837c:	mov	x1, x0
  408380:	mov	x0, x2
  408384:	bl	40e330 <ferror@plt+0xbbd0>
  408388:	str	w0, [sp, #44]
  40838c:	ldr	w0, [sp, #44]
  408390:	cmn	w0, #0x11
  408394:	b.ne	4083a0 <ferror@plt+0x5c40>  // b.any
  408398:	mov	w0, #0x0                   	// #0
  40839c:	b	4083fc <ferror@plt+0x5c9c>
  4083a0:	ldr	w0, [sp, #44]
  4083a4:	cmp	w0, #0x0
  4083a8:	b.ge	4083b4 <ferror@plt+0x5c54>  // b.tcont
  4083ac:	ldr	w0, [sp, #44]
  4083b0:	b	4083fc <ferror@plt+0x5c9c>
  4083b4:	ldr	x0, [sp, #16]
  4083b8:	ldr	x0, [x0]
  4083bc:	ldrh	w1, [x0, #106]
  4083c0:	add	w1, w1, #0x1
  4083c4:	and	w1, w1, #0xffff
  4083c8:	strh	w1, [x0, #106]
  4083cc:	ldr	x0, [sp, #24]
  4083d0:	ldr	x1, [x0, #8]
  4083d4:	ldr	x0, [sp, #16]
  4083d8:	add	x2, x0, #0x10
  4083dc:	ldr	x0, [sp, #16]
  4083e0:	ldr	x0, [x0]
  4083e4:	ldr	x0, [x0, #8]
  4083e8:	mov	x3, x0
  4083ec:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4083f0:	add	x0, x0, #0x3a8
  4083f4:	bl	406984 <ferror@plt+0x4224>
  4083f8:	mov	w0, #0x0                   	// #0
  4083fc:	ldp	x29, x30, [sp], #48
  408400:	ret
  408404:	stp	x29, x30, [sp, #-32]!
  408408:	mov	x29, sp
  40840c:	str	x0, [sp, #24]
  408410:	ldr	x0, [sp, #24]
  408414:	add	x1, x0, #0x10
  408418:	ldr	x0, [sp, #24]
  40841c:	ldr	x2, [x0]
  408420:	ldr	x0, [sp, #24]
  408424:	ldr	x0, [x0]
  408428:	cmp	x0, #0x0
  40842c:	b.eq	408440 <ferror@plt+0x5ce0>  // b.none
  408430:	ldr	x0, [sp, #24]
  408434:	ldr	x0, [x0]
  408438:	ldr	x0, [x0, #8]
  40843c:	b	408448 <ferror@plt+0x5ce8>
  408440:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  408444:	add	x0, x0, #0xfb8
  408448:	mov	x5, x0
  40844c:	mov	x4, x2
  408450:	mov	x3, x1
  408454:	ldr	x2, [sp, #24]
  408458:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40845c:	add	x1, x0, #0x3c0
  408460:	mov	w0, #0x7                   	// #7
  408464:	bl	40d820 <ferror@plt+0xb0c0>
  408468:	ldr	x0, [sp, #24]
  40846c:	bl	402510 <free@plt>
  408470:	nop
  408474:	ldp	x29, x30, [sp], #32
  408478:	ret
  40847c:	stp	x29, x30, [sp, #-64]!
  408480:	mov	x29, sp
  408484:	str	x0, [sp, #40]
  408488:	str	x1, [sp, #32]
  40848c:	str	x2, [sp, #24]
  408490:	str	wzr, [sp, #60]
  408494:	ldr	x0, [sp, #40]
  408498:	ldr	x1, [sp, #32]
  40849c:	str	x1, [x0]
  4084a0:	ldr	x0, [sp, #40]
  4084a4:	ldr	x1, [sp, #24]
  4084a8:	str	x1, [x0, #8]
  4084ac:	ldr	x0, [sp, #40]
  4084b0:	add	x0, x0, #0x10
  4084b4:	mov	x1, #0x80                  	// #128
  4084b8:	bl	40e218 <ferror@plt+0xbab8>
  4084bc:	mov	x1, #0x0                   	// #0
  4084c0:	mov	w0, #0x200                 	// #512
  4084c4:	bl	40e428 <ferror@plt+0xbcc8>
  4084c8:	mov	x1, x0
  4084cc:	ldr	x0, [sp, #40]
  4084d0:	str	x1, [x0, #48]
  4084d4:	ldr	x0, [sp, #40]
  4084d8:	ldr	x0, [x0, #48]
  4084dc:	cmp	x0, #0x0
  4084e0:	b.ne	4084f8 <ferror@plt+0x5d98>  // b.any
  4084e4:	bl	4026b0 <__errno_location@plt>
  4084e8:	ldr	w0, [x0]
  4084ec:	neg	w0, w0
  4084f0:	str	w0, [sp, #60]
  4084f4:	b	408598 <ferror@plt+0x5e38>
  4084f8:	mov	x1, #0x0                   	// #0
  4084fc:	mov	w0, #0x200                 	// #512
  408500:	bl	40e428 <ferror@plt+0xbcc8>
  408504:	mov	x1, x0
  408508:	ldr	x0, [sp, #40]
  40850c:	str	x1, [x0, #56]
  408510:	ldr	x0, [sp, #40]
  408514:	ldr	x0, [x0, #56]
  408518:	cmp	x0, #0x0
  40851c:	b.ne	408534 <ferror@plt+0x5dd4>  // b.any
  408520:	bl	4026b0 <__errno_location@plt>
  408524:	ldr	w0, [x0]
  408528:	neg	w0, w0
  40852c:	str	w0, [sp, #60]
  408530:	b	40858c <ferror@plt+0x5e2c>
  408534:	adrp	x0, 408000 <ferror@plt+0x58a0>
  408538:	add	x1, x0, #0x404
  40853c:	mov	w0, #0x800                 	// #2048
  408540:	bl	40e428 <ferror@plt+0xbcc8>
  408544:	mov	x1, x0
  408548:	ldr	x0, [sp, #40]
  40854c:	str	x1, [x0, #64]
  408550:	ldr	x0, [sp, #40]
  408554:	ldr	x0, [x0, #64]
  408558:	cmp	x0, #0x0
  40855c:	b.ne	408584 <ferror@plt+0x5e24>  // b.any
  408560:	bl	4026b0 <__errno_location@plt>
  408564:	ldr	w0, [x0]
  408568:	neg	w0, w0
  40856c:	str	w0, [sp, #60]
  408570:	nop
  408574:	ldr	x0, [sp, #40]
  408578:	ldr	x0, [x0, #56]
  40857c:	bl	40e504 <ferror@plt+0xbda4>
  408580:	b	40858c <ferror@plt+0x5e2c>
  408584:	mov	w0, #0x0                   	// #0
  408588:	b	40859c <ferror@plt+0x5e3c>
  40858c:	ldr	x0, [sp, #40]
  408590:	ldr	x0, [x0, #48]
  408594:	bl	40e504 <ferror@plt+0xbda4>
  408598:	ldr	w0, [sp, #60]
  40859c:	ldp	x29, x30, [sp], #64
  4085a0:	ret
  4085a4:	stp	x29, x30, [sp, #-48]!
  4085a8:	mov	x29, sp
  4085ac:	str	x0, [sp, #24]
  4085b0:	ldr	x0, [sp, #24]
  4085b4:	ldr	x0, [x0, #64]
  4085b8:	bl	40e504 <ferror@plt+0xbda4>
  4085bc:	ldr	x0, [sp, #24]
  4085c0:	ldr	x0, [x0, #48]
  4085c4:	bl	40e504 <ferror@plt+0xbda4>
  4085c8:	ldr	x0, [sp, #24]
  4085cc:	ldr	x0, [x0, #56]
  4085d0:	bl	40e504 <ferror@plt+0xbda4>
  4085d4:	str	xzr, [sp, #40]
  4085d8:	b	408604 <ferror@plt+0x5ea4>
  4085dc:	ldr	x0, [sp, #24]
  4085e0:	ldr	x1, [x0, #16]
  4085e4:	ldr	x0, [sp, #40]
  4085e8:	lsl	x0, x0, #3
  4085ec:	add	x0, x1, x0
  4085f0:	ldr	x0, [x0]
  4085f4:	bl	40825c <ferror@plt+0x5afc>
  4085f8:	ldr	x0, [sp, #40]
  4085fc:	add	x0, x0, #0x1
  408600:	str	x0, [sp, #40]
  408604:	ldr	x0, [sp, #24]
  408608:	ldr	x0, [x0, #24]
  40860c:	ldr	x1, [sp, #40]
  408610:	cmp	x1, x0
  408614:	b.cc	4085dc <ferror@plt+0x5e7c>  // b.lo, b.ul, b.last
  408618:	ldr	x0, [sp, #24]
  40861c:	add	x0, x0, #0x10
  408620:	bl	40e3b4 <ferror@plt+0xbc54>
  408624:	ldr	x0, [sp, #24]
  408628:	ldr	x0, [x0, #8]
  40862c:	bl	410520 <ferror@plt+0xddc0>
  408630:	nop
  408634:	ldp	x29, x30, [sp], #48
  408638:	ret
  40863c:	stp	x29, x30, [sp, #-112]!
  408640:	mov	x29, sp
  408644:	str	x19, [sp, #16]
  408648:	str	x0, [sp, #40]
  40864c:	str	x1, [sp, #32]
  408650:	ldr	x0, [sp, #40]
  408654:	ldr	x0, [x0]
  408658:	str	x0, [sp, #96]
  40865c:	ldr	x0, [sp, #32]
  408660:	bl	417678 <ferror@plt+0x14f18>
  408664:	str	x0, [sp, #88]
  408668:	ldr	x0, [sp, #88]
  40866c:	bl	402110 <strlen@plt>
  408670:	add	x0, x0, #0x1
  408674:	str	x0, [sp, #80]
  408678:	ldr	x0, [sp, #80]
  40867c:	add	x0, x0, #0x78
  408680:	mov	x1, x0
  408684:	mov	x0, #0x1                   	// #1
  408688:	bl	402320 <calloc@plt>
  40868c:	str	x0, [sp, #72]
  408690:	ldr	x0, [sp, #72]
  408694:	cmp	x0, #0x0
  408698:	b.ne	4086a4 <ferror@plt+0x5f44>  // b.any
  40869c:	mov	w0, #0xfffffff4            	// #-12
  4086a0:	b	408954 <ferror@plt+0x61f4>
  4086a4:	ldr	x0, [sp, #72]
  4086a8:	ldr	x1, [sp, #32]
  4086ac:	str	x1, [x0]
  4086b0:	ldr	x0, [sp, #40]
  4086b4:	ldr	x0, [x0, #24]
  4086b8:	add	w0, w0, #0x1
  4086bc:	mov	w1, w0
  4086c0:	ldr	x0, [sp, #72]
  4086c4:	str	w1, [x0, #96]
  4086c8:	ldr	x0, [sp, #72]
  4086cc:	mov	w1, #0x7fffffff            	// #2147483647
  4086d0:	str	w1, [x0, #100]
  4086d4:	ldr	x0, [sp, #72]
  4086d8:	add	x0, x0, #0x78
  4086dc:	ldr	x2, [sp, #80]
  4086e0:	ldr	x1, [sp, #88]
  4086e4:	bl	4020d0 <memcpy@plt>
  4086e8:	ldr	x0, [sp, #72]
  4086ec:	ldr	x1, [sp, #80]
  4086f0:	str	x1, [x0, #88]
  4086f4:	ldr	x0, [sp, #72]
  4086f8:	add	x0, x0, #0x30
  4086fc:	mov	x1, #0x4                   	// #4
  408700:	bl	40e218 <ferror@plt+0xbab8>
  408704:	ldr	x0, [sp, #32]
  408708:	bl	4176a4 <ferror@plt+0x14f44>
  40870c:	bl	402370 <strdup@plt>
  408710:	mov	x1, x0
  408714:	ldr	x0, [sp, #72]
  408718:	str	x1, [x0, #8]
  40871c:	ldr	x0, [sp, #72]
  408720:	ldr	x0, [x0, #8]
  408724:	mov	w1, #0x2f                  	// #47
  408728:	bl	4023d0 <strrchr@plt>
  40872c:	str	x0, [sp, #64]
  408730:	ldr	x0, [sp, #72]
  408734:	ldr	x0, [x0, #8]
  408738:	ldr	x1, [sp, #64]
  40873c:	sub	x0, x1, x0
  408740:	mov	x1, x0
  408744:	ldr	x0, [sp, #72]
  408748:	str	x1, [x0, #80]
  40874c:	ldr	x0, [sp, #72]
  408750:	ldr	x3, [x0, #8]
  408754:	ldr	x0, [sp, #96]
  408758:	add	x1, x0, #0x8
  40875c:	ldr	x0, [sp, #96]
  408760:	ldr	x0, [x0, #4104]
  408764:	mov	x2, x0
  408768:	mov	x0, x3
  40876c:	bl	4022d0 <strncmp@plt>
  408770:	cmp	w0, #0x0
  408774:	b.ne	4087bc <ferror@plt+0x605c>  // b.any
  408778:	ldr	x0, [sp, #72]
  40877c:	ldr	x1, [x0, #8]
  408780:	ldr	x0, [sp, #96]
  408784:	ldr	x0, [x0, #4104]
  408788:	add	x0, x1, x0
  40878c:	ldrb	w0, [x0]
  408790:	cmp	w0, #0x2f
  408794:	b.ne	4087bc <ferror@plt+0x605c>  // b.any
  408798:	ldr	x0, [sp, #72]
  40879c:	ldr	x1, [x0, #8]
  4087a0:	ldr	x0, [sp, #96]
  4087a4:	ldr	x0, [x0, #4104]
  4087a8:	add	x0, x0, #0x1
  4087ac:	add	x1, x1, x0
  4087b0:	ldr	x0, [sp, #72]
  4087b4:	str	x1, [x0, #16]
  4087b8:	b	4087c4 <ferror@plt+0x6064>
  4087bc:	ldr	x0, [sp, #72]
  4087c0:	str	xzr, [x0, #16]
  4087c4:	ldr	x0, [sp, #40]
  4087c8:	ldr	x3, [x0, #56]
  4087cc:	ldr	x0, [sp, #72]
  4087d0:	add	x0, x0, #0x78
  4087d4:	ldr	x2, [sp, #72]
  4087d8:	mov	x1, x0
  4087dc:	mov	x0, x3
  4087e0:	bl	40ea80 <ferror@plt+0xc320>
  4087e4:	str	w0, [sp, #108]
  4087e8:	ldr	w0, [sp, #108]
  4087ec:	cmp	w0, #0x0
  4087f0:	b.ge	408824 <ferror@plt+0x60c4>  // b.tcont
  4087f4:	ldr	x0, [sp, #72]
  4087f8:	add	x19, x0, #0x78
  4087fc:	ldr	w0, [sp, #108]
  408800:	neg	w0, w0
  408804:	bl	4023a0 <strerror@plt>
  408808:	mov	x3, x0
  40880c:	mov	x2, x19
  408810:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408814:	add	x1, x0, #0x3e0
  408818:	mov	w0, #0x3                   	// #3
  40881c:	bl	40d820 <ferror@plt+0xb0c0>
  408820:	b	40893c <ferror@plt+0x61dc>
  408824:	ldr	x0, [sp, #72]
  408828:	ldr	x0, [x0, #16]
  40882c:	cmp	x0, #0x0
  408830:	b.eq	408910 <ferror@plt+0x61b0>  // b.none
  408834:	ldr	x0, [sp, #72]
  408838:	ldr	x0, [x0, #16]
  40883c:	ldr	x1, [sp, #64]
  408840:	sub	x0, x1, x0
  408844:	mov	x1, x0
  408848:	ldr	x0, [sp, #80]
  40884c:	add	x0, x1, x0
  408850:	add	x0, x0, #0x3
  408854:	str	x0, [sp, #56]
  408858:	ldr	x0, [sp, #72]
  40885c:	ldr	x2, [x0, #16]
  408860:	ldr	x0, [sp, #56]
  408864:	add	x0, x0, #0x1
  408868:	mov	x1, x0
  40886c:	mov	x0, x2
  408870:	bl	40f23c <ferror@plt+0xcadc>
  408874:	mov	x1, x0
  408878:	ldr	x0, [sp, #72]
  40887c:	str	x1, [x0, #24]
  408880:	ldr	x0, [sp, #72]
  408884:	ldr	x1, [x0, #24]
  408888:	ldr	x0, [sp, #56]
  40888c:	add	x0, x1, x0
  408890:	strb	wzr, [x0]
  408894:	ldr	x0, [sp, #40]
  408898:	ldr	x3, [x0, #48]
  40889c:	ldr	x0, [sp, #72]
  4088a0:	ldr	x0, [x0, #24]
  4088a4:	ldr	x2, [sp, #72]
  4088a8:	mov	x1, x0
  4088ac:	mov	x0, x3
  4088b0:	bl	40ea80 <ferror@plt+0xc320>
  4088b4:	str	w0, [sp, #108]
  4088b8:	ldr	w0, [sp, #108]
  4088bc:	cmp	w0, #0x0
  4088c0:	b.ge	408910 <ferror@plt+0x61b0>  // b.tcont
  4088c4:	ldr	x0, [sp, #72]
  4088c8:	ldr	x19, [x0, #24]
  4088cc:	ldr	w0, [sp, #108]
  4088d0:	neg	w0, w0
  4088d4:	bl	4023a0 <strerror@plt>
  4088d8:	mov	x3, x0
  4088dc:	mov	x2, x19
  4088e0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4088e4:	add	x1, x0, #0x3e0
  4088e8:	mov	w0, #0x3                   	// #3
  4088ec:	bl	40d820 <ferror@plt+0xb0c0>
  4088f0:	ldr	x0, [sp, #40]
  4088f4:	ldr	x2, [x0, #56]
  4088f8:	ldr	x0, [sp, #72]
  4088fc:	add	x0, x0, #0x78
  408900:	mov	x1, x0
  408904:	mov	x0, x2
  408908:	bl	40ed5c <ferror@plt+0xc5fc>
  40890c:	b	40893c <ferror@plt+0x61dc>
  408910:	ldr	x0, [sp, #72]
  408914:	ldr	x0, [x0, #8]
  408918:	mov	x4, x0
  40891c:	ldr	x3, [sp, #32]
  408920:	ldr	x2, [sp, #72]
  408924:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408928:	add	x1, x0, #0x3f8
  40892c:	mov	w0, #0x7                   	// #7
  408930:	bl	40d820 <ferror@plt+0xb0c0>
  408934:	mov	w0, #0x0                   	// #0
  408938:	b	408954 <ferror@plt+0x61f4>
  40893c:	ldr	x0, [sp, #72]
  408940:	ldr	x0, [x0, #24]
  408944:	bl	402510 <free@plt>
  408948:	ldr	x0, [sp, #72]
  40894c:	bl	402510 <free@plt>
  408950:	ldr	w0, [sp, #108]
  408954:	ldr	x19, [sp, #16]
  408958:	ldp	x29, x30, [sp], #112
  40895c:	ret
  408960:	stp	x29, x30, [sp, #-32]!
  408964:	mov	x29, sp
  408968:	str	x0, [sp, #24]
  40896c:	str	x1, [sp, #16]
  408970:	ldr	x0, [sp, #16]
  408974:	ldr	x1, [x0]
  408978:	ldr	x0, [sp, #16]
  40897c:	ldr	x0, [x0, #8]
  408980:	mov	x4, x0
  408984:	mov	x3, x1
  408988:	ldr	x2, [sp, #16]
  40898c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408990:	add	x1, x0, #0x418
  408994:	mov	w0, #0x7                   	// #7
  408998:	bl	40d820 <ferror@plt+0xb0c0>
  40899c:	ldr	x0, [sp, #16]
  4089a0:	ldr	x0, [x0, #24]
  4089a4:	cmp	x0, #0x0
  4089a8:	b.eq	4089c8 <ferror@plt+0x6268>  // b.none
  4089ac:	ldr	x0, [sp, #24]
  4089b0:	ldr	x2, [x0, #48]
  4089b4:	ldr	x0, [sp, #16]
  4089b8:	ldr	x0, [x0, #24]
  4089bc:	mov	x1, x0
  4089c0:	mov	x0, x2
  4089c4:	bl	40ed5c <ferror@plt+0xc5fc>
  4089c8:	ldr	x0, [sp, #24]
  4089cc:	ldr	x2, [x0, #56]
  4089d0:	ldr	x0, [sp, #16]
  4089d4:	add	x0, x0, #0x78
  4089d8:	mov	x1, x0
  4089dc:	mov	x0, x2
  4089e0:	bl	40ed5c <ferror@plt+0xc5fc>
  4089e4:	ldr	x0, [sp, #16]
  4089e8:	bl	40825c <ferror@plt+0x5afc>
  4089ec:	mov	w0, #0x0                   	// #0
  4089f0:	ldp	x29, x30, [sp], #32
  4089f4:	ret
  4089f8:	sub	sp, sp, #0x10
  4089fc:	str	x0, [sp, #8]
  408a00:	ldr	x0, [sp, #8]
  408a04:	ldr	w0, [x0, #8]
  408a08:	cmp	w0, #0x1
  408a0c:	b.eq	408a24 <ferror@plt+0x62c4>  // b.none
  408a10:	cmp	w0, #0x2
  408a14:	b.ne	408a30 <ferror@plt+0x62d0>  // b.any
  408a18:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408a1c:	add	x0, x0, #0x180
  408a20:	b	408a38 <ferror@plt+0x62d8>
  408a24:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408a28:	add	x0, x0, #0x438
  408a2c:	b	408a38 <ferror@plt+0x62d8>
  408a30:	ldr	x0, [sp, #8]
  408a34:	add	x0, x0, #0x18
  408a38:	add	sp, sp, #0x10
  408a3c:	ret
  408a40:	stp	x29, x30, [sp, #-48]!
  408a44:	mov	x29, sp
  408a48:	str	x0, [sp, #40]
  408a4c:	str	x1, [sp, #32]
  408a50:	str	x2, [sp, #24]
  408a54:	str	x3, [sp, #16]
  408a58:	ldr	x1, [sp, #32]
  408a5c:	ldr	x0, [sp, #16]
  408a60:	cmp	x1, x0
  408a64:	b.hi	408a70 <ferror@plt+0x6310>  // b.pmore
  408a68:	mov	w0, #0x0                   	// #0
  408a6c:	b	408ab4 <ferror@plt+0x6354>
  408a70:	ldr	x1, [sp, #40]
  408a74:	ldr	x0, [sp, #16]
  408a78:	add	x0, x1, x0
  408a7c:	ldrb	w0, [x0]
  408a80:	cmp	w0, #0x2f
  408a84:	b.eq	408a90 <ferror@plt+0x6330>  // b.none
  408a88:	mov	w0, #0x0                   	// #0
  408a8c:	b	408ab4 <ferror@plt+0x6354>
  408a90:	ldr	x2, [sp, #16]
  408a94:	ldr	x1, [sp, #24]
  408a98:	ldr	x0, [sp, #40]
  408a9c:	bl	402460 <memcmp@plt>
  408aa0:	cmp	w0, #0x0
  408aa4:	b.eq	408ab0 <ferror@plt+0x6350>  // b.none
  408aa8:	mov	w0, #0x0                   	// #0
  408aac:	b	408ab4 <ferror@plt+0x6354>
  408ab0:	mov	w0, #0x1                   	// #1
  408ab4:	ldp	x29, x30, [sp], #48
  408ab8:	ret
  408abc:	stp	x29, x30, [sp, #-176]!
  408ac0:	mov	x29, sp
  408ac4:	str	x0, [sp, #56]
  408ac8:	str	x1, [sp, #48]
  408acc:	str	x2, [sp, #40]
  408ad0:	str	x3, [sp, #32]
  408ad4:	str	x4, [sp, #24]
  408ad8:	str	x5, [sp, #16]
  408adc:	ldr	x0, [sp, #56]
  408ae0:	ldr	x0, [x0]
  408ae4:	str	x0, [sp, #96]
  408ae8:	ldr	x1, [sp, #40]
  408aec:	ldr	x0, [sp, #24]
  408af0:	add	x0, x1, x0
  408af4:	str	x0, [sp, #88]
  408af8:	ldr	x0, [sp, #48]
  408afc:	ldr	x1, [x0, #80]
  408b00:	ldr	x0, [sp, #48]
  408b04:	ldr	x0, [x0, #88]
  408b08:	add	x0, x1, x0
  408b0c:	str	x0, [sp, #80]
  408b10:	ldr	x0, [sp, #48]
  408b14:	ldr	x0, [x0, #8]
  408b18:	str	x0, [sp, #72]
  408b1c:	mov	w0, #0xffffffff            	// #-1
  408b20:	str	w0, [sp, #144]
  408b24:	mov	w0, #0xffffffff            	// #-1
  408b28:	str	w0, [sp, #140]
  408b2c:	mov	w0, #0xffffffff            	// #-1
  408b30:	str	w0, [sp, #136]
  408b34:	str	xzr, [sp, #128]
  408b38:	str	xzr, [sp, #120]
  408b3c:	str	xzr, [sp, #112]
  408b40:	str	xzr, [sp, #104]
  408b44:	ldr	x3, [sp, #16]
  408b48:	ldr	x2, [sp, #72]
  408b4c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408b50:	add	x1, x0, #0x448
  408b54:	mov	w0, #0x7                   	// #7
  408b58:	bl	40d820 <ferror@plt+0xb0c0>
  408b5c:	ldr	x0, [sp, #96]
  408b60:	add	x1, x0, #0x8
  408b64:	ldr	x0, [sp, #96]
  408b68:	ldr	x0, [x0, #4104]
  408b6c:	mov	x2, x0
  408b70:	ldr	x0, [sp, #16]
  408b74:	bl	4022d0 <strncmp@plt>
  408b78:	cmp	w0, #0x0
  408b7c:	b.ne	408bb0 <ferror@plt+0x6450>  // b.any
  408b80:	ldr	x0, [sp, #96]
  408b84:	ldr	x0, [x0, #4104]
  408b88:	add	x0, x0, #0x1
  408b8c:	ldr	x1, [sp, #16]
  408b90:	add	x0, x1, x0
  408b94:	str	x0, [sp, #112]
  408b98:	ldr	x0, [sp, #96]
  408b9c:	ldr	x0, [x0, #4104]
  408ba0:	ldr	x1, [sp, #88]
  408ba4:	sub	x0, x1, x0
  408ba8:	sub	x0, x0, #0x1
  408bac:	str	x0, [sp, #128]
  408bb0:	ldr	x0, [sp, #96]
  408bb4:	add	x1, x0, #0x8
  408bb8:	ldr	x0, [sp, #96]
  408bbc:	ldr	x0, [x0, #4104]
  408bc0:	mov	x2, x0
  408bc4:	ldr	x0, [sp, #72]
  408bc8:	bl	4022d0 <strncmp@plt>
  408bcc:	cmp	w0, #0x0
  408bd0:	b.ne	408c04 <ferror@plt+0x64a4>  // b.any
  408bd4:	ldr	x0, [sp, #96]
  408bd8:	ldr	x0, [x0, #4104]
  408bdc:	add	x0, x0, #0x1
  408be0:	ldr	x1, [sp, #72]
  408be4:	add	x0, x1, x0
  408be8:	str	x0, [sp, #104]
  408bec:	ldr	x0, [sp, #96]
  408bf0:	ldr	x0, [x0, #4104]
  408bf4:	ldr	x1, [sp, #80]
  408bf8:	sub	x0, x1, x0
  408bfc:	sub	x0, x0, #0x1
  408c00:	str	x0, [sp, #120]
  408c04:	ldr	x0, [sp, #96]
  408c08:	ldr	x0, [x0, #4120]
  408c0c:	str	x0, [sp, #168]
  408c10:	b	408cac <ferror@plt+0x654c>
  408c14:	ldr	x0, [sp, #168]
  408c18:	add	x0, x0, #0x10
  408c1c:	mov	x2, x0
  408c20:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408c24:	add	x1, x0, #0x470
  408c28:	mov	w0, #0x7                   	// #7
  408c2c:	bl	40d820 <ferror@plt+0xb0c0>
  408c30:	ldr	x0, [sp, #168]
  408c34:	ldr	x0, [x0, #8]
  408c38:	ldr	x1, [sp, #128]
  408c3c:	cmp	x1, x0
  408c40:	b.ne	408c68 <ferror@plt+0x6508>  // b.any
  408c44:	ldr	x0, [sp, #168]
  408c48:	add	x0, x0, #0x10
  408c4c:	ldr	x2, [sp, #128]
  408c50:	ldr	x1, [sp, #112]
  408c54:	bl	402460 <memcmp@plt>
  408c58:	cmp	w0, #0x0
  408c5c:	b.ne	408c68 <ferror@plt+0x6508>  // b.any
  408c60:	mov	w0, #0x0                   	// #0
  408c64:	b	408efc <ferror@plt+0x679c>
  408c68:	ldr	x0, [sp, #168]
  408c6c:	ldr	x0, [x0, #8]
  408c70:	ldr	x1, [sp, #120]
  408c74:	cmp	x1, x0
  408c78:	b.ne	408ca0 <ferror@plt+0x6540>  // b.any
  408c7c:	ldr	x0, [sp, #168]
  408c80:	add	x0, x0, #0x10
  408c84:	ldr	x2, [sp, #120]
  408c88:	ldr	x1, [sp, #104]
  408c8c:	bl	402460 <memcmp@plt>
  408c90:	cmp	w0, #0x0
  408c94:	b.ne	408ca0 <ferror@plt+0x6540>  // b.any
  408c98:	mov	w0, #0x1                   	// #1
  408c9c:	b	408efc <ferror@plt+0x679c>
  408ca0:	ldr	x0, [sp, #168]
  408ca4:	ldr	x0, [x0]
  408ca8:	str	x0, [sp, #168]
  408cac:	ldr	x0, [sp, #168]
  408cb0:	cmp	x0, #0x0
  408cb4:	b.ne	408c14 <ferror@plt+0x64b4>  // b.any
  408cb8:	str	wzr, [sp, #148]
  408cbc:	ldr	x0, [sp, #96]
  408cc0:	ldr	x0, [x0, #4128]
  408cc4:	str	x0, [sp, #160]
  408cc8:	b	408e98 <ferror@plt+0x6738>
  408ccc:	ldr	x0, [sp, #160]
  408cd0:	bl	4089f8 <ferror@plt+0x6298>
  408cd4:	mov	x2, x0
  408cd8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408cdc:	add	x1, x0, #0x480
  408ce0:	mov	w0, #0x7                   	// #7
  408ce4:	bl	40d820 <ferror@plt+0xb0c0>
  408ce8:	ldr	x0, [sp, #160]
  408cec:	ldr	w0, [x0, #8]
  408cf0:	cmp	w0, #0x1
  408cf4:	b.ne	408d04 <ferror@plt+0x65a4>  // b.any
  408cf8:	ldr	w0, [sp, #148]
  408cfc:	str	w0, [sp, #144]
  408d00:	b	408e80 <ferror@plt+0x6720>
  408d04:	ldr	x0, [sp, #160]
  408d08:	ldr	w0, [x0, #8]
  408d0c:	cmp	w0, #0x2
  408d10:	b.ne	408dbc <ferror@plt+0x665c>  // b.any
  408d14:	ldr	x0, [sp, #96]
  408d18:	ldr	x0, [x0, #4136]
  408d1c:	str	x0, [sp, #152]
  408d20:	b	408dac <ferror@plt+0x664c>
  408d24:	ldr	x0, [sp, #152]
  408d28:	add	x1, x0, #0x10
  408d2c:	ldr	x0, [sp, #152]
  408d30:	ldr	x0, [x0, #8]
  408d34:	mov	x3, x0
  408d38:	mov	x2, x1
  408d3c:	ldr	x1, [sp, #88]
  408d40:	ldr	x0, [sp, #16]
  408d44:	bl	408a40 <ferror@plt+0x62e0>
  408d48:	and	w0, w0, #0xff
  408d4c:	cmp	w0, #0x0
  408d50:	b.eq	408d5c <ferror@plt+0x65fc>  // b.none
  408d54:	ldr	w0, [sp, #148]
  408d58:	str	w0, [sp, #136]
  408d5c:	ldr	x0, [sp, #152]
  408d60:	add	x1, x0, #0x10
  408d64:	ldr	x0, [sp, #152]
  408d68:	ldr	x0, [x0, #8]
  408d6c:	mov	x3, x0
  408d70:	mov	x2, x1
  408d74:	ldr	x1, [sp, #80]
  408d78:	ldr	x0, [sp, #72]
  408d7c:	bl	408a40 <ferror@plt+0x62e0>
  408d80:	and	w0, w0, #0xff
  408d84:	cmp	w0, #0x0
  408d88:	b.eq	408d94 <ferror@plt+0x6634>  // b.none
  408d8c:	ldr	w0, [sp, #148]
  408d90:	str	w0, [sp, #140]
  408d94:	ldr	x0, [sp, #152]
  408d98:	ldr	x0, [x0]
  408d9c:	str	x0, [sp, #152]
  408da0:	ldr	w0, [sp, #148]
  408da4:	add	w0, w0, #0x1
  408da8:	str	w0, [sp, #148]
  408dac:	ldr	x0, [sp, #152]
  408db0:	cmp	x0, #0x0
  408db4:	b.ne	408d24 <ferror@plt+0x65c4>  // b.any
  408db8:	b	408e80 <ferror@plt+0x6720>
  408dbc:	ldr	x0, [sp, #160]
  408dc0:	ldr	x0, [x0, #16]
  408dc4:	ldr	x1, [sp, #128]
  408dc8:	cmp	x1, x0
  408dcc:	b.ls	408e20 <ferror@plt+0x66c0>  // b.plast
  408dd0:	ldr	x0, [sp, #160]
  408dd4:	ldr	x0, [x0, #16]
  408dd8:	ldr	x1, [sp, #112]
  408ddc:	add	x0, x1, x0
  408de0:	ldrb	w0, [x0]
  408de4:	cmp	w0, #0x2f
  408de8:	b.ne	408e20 <ferror@plt+0x66c0>  // b.any
  408dec:	ldr	x0, [sp, #160]
  408df0:	add	x3, x0, #0x18
  408df4:	ldr	x0, [sp, #160]
  408df8:	ldr	x0, [x0, #16]
  408dfc:	mov	x2, x0
  408e00:	ldr	x1, [sp, #112]
  408e04:	mov	x0, x3
  408e08:	bl	402460 <memcmp@plt>
  408e0c:	cmp	w0, #0x0
  408e10:	b.ne	408e20 <ferror@plt+0x66c0>  // b.any
  408e14:	ldr	w0, [sp, #148]
  408e18:	str	w0, [sp, #136]
  408e1c:	b	408e80 <ferror@plt+0x6720>
  408e20:	ldr	x0, [sp, #160]
  408e24:	ldr	x0, [x0, #16]
  408e28:	ldr	x1, [sp, #120]
  408e2c:	cmp	x1, x0
  408e30:	b.ls	408e80 <ferror@plt+0x6720>  // b.plast
  408e34:	ldr	x0, [sp, #160]
  408e38:	ldr	x0, [x0, #16]
  408e3c:	ldr	x1, [sp, #104]
  408e40:	add	x0, x1, x0
  408e44:	ldrb	w0, [x0]
  408e48:	cmp	w0, #0x2f
  408e4c:	b.ne	408e80 <ferror@plt+0x6720>  // b.any
  408e50:	ldr	x0, [sp, #160]
  408e54:	add	x3, x0, #0x18
  408e58:	ldr	x0, [sp, #160]
  408e5c:	ldr	x0, [x0, #16]
  408e60:	mov	x2, x0
  408e64:	ldr	x1, [sp, #104]
  408e68:	mov	x0, x3
  408e6c:	bl	402460 <memcmp@plt>
  408e70:	cmp	w0, #0x0
  408e74:	b.ne	408e80 <ferror@plt+0x6720>  // b.any
  408e78:	ldr	w0, [sp, #148]
  408e7c:	str	w0, [sp, #140]
  408e80:	ldr	x0, [sp, #160]
  408e84:	ldr	x0, [x0]
  408e88:	str	x0, [sp, #160]
  408e8c:	ldr	w0, [sp, #148]
  408e90:	add	w0, w0, #0x1
  408e94:	str	w0, [sp, #148]
  408e98:	ldr	x0, [sp, #160]
  408e9c:	cmp	x0, #0x0
  408ea0:	b.ne	408ccc <ferror@plt+0x656c>  // b.any
  408ea4:	ldr	w0, [sp, #136]
  408ea8:	cmp	w0, #0x0
  408eac:	b.ge	408eb8 <ferror@plt+0x6758>  // b.tcont
  408eb0:	ldr	w0, [sp, #144]
  408eb4:	str	w0, [sp, #136]
  408eb8:	ldr	w0, [sp, #140]
  408ebc:	cmp	w0, #0x0
  408ec0:	b.ge	408ecc <ferror@plt+0x676c>  // b.tcont
  408ec4:	ldr	w0, [sp, #144]
  408ec8:	str	w0, [sp, #140]
  408ecc:	ldr	w4, [sp, #136]
  408ed0:	ldr	w3, [sp, #140]
  408ed4:	ldr	w2, [sp, #144]
  408ed8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408edc:	add	x1, x0, #0x490
  408ee0:	mov	w0, #0x7                   	// #7
  408ee4:	bl	40d820 <ferror@plt+0xb0c0>
  408ee8:	ldr	w1, [sp, #136]
  408eec:	ldr	w0, [sp, #140]
  408ef0:	cmp	w1, w0
  408ef4:	cset	w0, le
  408ef8:	and	w0, w0, #0xff
  408efc:	ldp	x29, x30, [sp], #176
  408f00:	ret
  408f04:	mov	x12, #0x1070                	// #4208
  408f08:	sub	sp, sp, x12
  408f0c:	stp	x29, x30, [sp]
  408f10:	mov	x29, sp
  408f14:	str	x19, [sp, #16]
  408f18:	str	x0, [sp, #56]
  408f1c:	str	x1, [sp, #48]
  408f20:	str	x2, [sp, #40]
  408f24:	str	x3, [sp, #32]
  408f28:	ldr	x1, [sp, #32]
  408f2c:	ldr	x0, [sp, #48]
  408f30:	add	x0, x1, x0
  408f34:	ldr	x1, [sp, #40]
  408f38:	bl	40f690 <ferror@plt+0xcf30>
  408f3c:	and	w0, w0, #0xff
  408f40:	eor	w0, w0, #0x1
  408f44:	and	w0, w0, #0xff
  408f48:	cmp	w0, #0x0
  408f4c:	b.eq	408f58 <ferror@plt+0x67f8>  // b.none
  408f50:	mov	w0, #0x0                   	// #0
  408f54:	b	409168 <ferror@plt+0x6a08>
  408f58:	add	x1, sp, #0x48
  408f5c:	add	x0, sp, #0x50
  408f60:	mov	x2, x1
  408f64:	mov	x1, x0
  408f68:	ldr	x0, [sp, #32]
  408f6c:	bl	40f634 <ferror@plt+0xced4>
  408f70:	cmp	x0, #0x0
  408f74:	b.ne	408f94 <ferror@plt+0x6834>  // b.any
  408f78:	ldr	x2, [sp, #32]
  408f7c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408f80:	add	x1, x0, #0x4c0
  408f84:	mov	w0, #0x3                   	// #3
  408f88:	bl	40d820 <ferror@plt+0xb0c0>
  408f8c:	mov	w0, #0xffffffea            	// #-22
  408f90:	b	409168 <ferror@plt+0x6a08>
  408f94:	ldr	x0, [sp, #56]
  408f98:	ldr	x0, [x0]
  408f9c:	ldr	x0, [x0, #4104]
  408fa0:	add	x0, x0, #0x1
  408fa4:	ldr	x1, [sp, #32]
  408fa8:	add	x0, x1, x0
  408fac:	str	x0, [sp, #4200]
  408fb0:	add	x0, sp, #0x50
  408fb4:	mov	x3, x0
  408fb8:	ldr	x2, [sp, #4200]
  408fbc:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  408fc0:	add	x1, x0, #0x4e8
  408fc4:	mov	w0, #0x7                   	// #7
  408fc8:	bl	40d820 <ferror@plt+0xb0c0>
  408fcc:	ldr	x0, [sp, #56]
  408fd0:	ldr	x0, [x0, #56]
  408fd4:	add	x1, sp, #0x50
  408fd8:	bl	40eca0 <ferror@plt+0xc540>
  408fdc:	str	x0, [sp, #4192]
  408fe0:	ldr	x0, [sp, #4192]
  408fe4:	cmp	x0, #0x0
  408fe8:	b.eq	4090ac <ferror@plt+0x694c>  // b.none
  408fec:	ldr	x0, [sp, #72]
  408ff0:	ldr	x5, [sp, #32]
  408ff4:	mov	x4, x0
  408ff8:	ldr	x3, [sp, #40]
  408ffc:	ldr	x2, [sp, #48]
  409000:	ldr	x1, [sp, #4192]
  409004:	ldr	x0, [sp, #56]
  409008:	bl	408abc <ferror@plt+0x635c>
  40900c:	cmp	w0, #0x0
  409010:	b.eq	40903c <ferror@plt+0x68dc>  // b.none
  409014:	ldr	x0, [sp, #4192]
  409018:	ldr	x0, [x0, #8]
  40901c:	mov	x3, x0
  409020:	ldr	x2, [sp, #32]
  409024:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409028:	add	x1, x0, #0x4f8
  40902c:	mov	w0, #0x7                   	// #7
  409030:	bl	40d820 <ferror@plt+0xb0c0>
  409034:	mov	w0, #0x0                   	// #0
  409038:	b	409168 <ferror@plt+0x6a08>
  40903c:	ldr	x0, [sp, #4192]
  409040:	ldr	x0, [x0, #16]
  409044:	ldr	x3, [sp, #4200]
  409048:	mov	x2, x0
  40904c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409050:	add	x1, x0, #0x520
  409054:	mov	w0, #0x7                   	// #7
  409058:	bl	40d820 <ferror@plt+0xb0c0>
  40905c:	ldr	x1, [sp, #4192]
  409060:	ldr	x0, [sp, #56]
  409064:	bl	408960 <ferror@plt+0x6200>
  409068:	str	w0, [sp, #4188]
  40906c:	ldr	w0, [sp, #4188]
  409070:	cmp	w0, #0x0
  409074:	b.ge	4090b4 <ferror@plt+0x6954>  // b.tcont
  409078:	ldr	x0, [sp, #4192]
  40907c:	ldr	x19, [x0, #8]
  409080:	ldr	w0, [sp, #4188]
  409084:	neg	w0, w0
  409088:	bl	4023a0 <strerror@plt>
  40908c:	mov	x3, x0
  409090:	mov	x2, x19
  409094:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409098:	add	x1, x0, #0x550
  40909c:	mov	w0, #0x3                   	// #3
  4090a0:	bl	40d820 <ferror@plt+0xb0c0>
  4090a4:	ldr	w0, [sp, #4188]
  4090a8:	b	409168 <ferror@plt+0x6a08>
  4090ac:	nop
  4090b0:	b	4090b8 <ferror@plt+0x6958>
  4090b4:	nop
  4090b8:	ldr	x0, [sp, #56]
  4090bc:	ldr	x0, [x0, #8]
  4090c0:	add	x1, sp, #0x1, lsl #12
  4090c4:	add	x1, x1, #0x50
  4090c8:	mov	x2, x1
  4090cc:	ldr	x1, [sp, #32]
  4090d0:	bl	416d40 <ferror@plt+0x145e0>
  4090d4:	str	w0, [sp, #4188]
  4090d8:	ldr	w0, [sp, #4188]
  4090dc:	cmp	w0, #0x0
  4090e0:	b.ge	409110 <ferror@plt+0x69b0>  // b.tcont
  4090e4:	ldr	w0, [sp, #4188]
  4090e8:	neg	w0, w0
  4090ec:	bl	4023a0 <strerror@plt>
  4090f0:	mov	x3, x0
  4090f4:	ldr	x2, [sp, #32]
  4090f8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4090fc:	add	x1, x0, #0x570
  409100:	mov	w0, #0x3                   	// #3
  409104:	bl	40d820 <ferror@plt+0xb0c0>
  409108:	ldr	w0, [sp, #4188]
  40910c:	b	409168 <ferror@plt+0x6a08>
  409110:	ldr	x0, [sp, #4176]
  409114:	mov	x1, x0
  409118:	ldr	x0, [sp, #56]
  40911c:	bl	40863c <ferror@plt+0x5edc>
  409120:	str	w0, [sp, #4188]
  409124:	ldr	w0, [sp, #4188]
  409128:	cmp	w0, #0x0
  40912c:	b.ge	409164 <ferror@plt+0x6a04>  // b.tcont
  409130:	ldr	w0, [sp, #4188]
  409134:	neg	w0, w0
  409138:	bl	4023a0 <strerror@plt>
  40913c:	mov	x3, x0
  409140:	ldr	x2, [sp, #32]
  409144:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409148:	add	x1, x0, #0x590
  40914c:	mov	w0, #0x3                   	// #3
  409150:	bl	40d820 <ferror@plt+0xb0c0>
  409154:	ldr	x0, [sp, #4176]
  409158:	bl	416fd0 <ferror@plt+0x14870>
  40915c:	ldr	w0, [sp, #4188]
  409160:	b	409168 <ferror@plt+0x6a08>
  409164:	mov	w0, #0x0                   	// #0
  409168:	ldr	x19, [sp, #16]
  40916c:	ldp	x29, x30, [sp]
  409170:	mov	x12, #0x1070                	// #4208
  409174:	add	sp, sp, x12
  409178:	ret
  40917c:	stp	x29, x30, [sp, #-240]!
  409180:	mov	x29, sp
  409184:	str	x0, [sp, #40]
  409188:	str	x1, [sp, #32]
  40918c:	str	x2, [sp, #24]
  409190:	str	x3, [sp, #16]
  409194:	str	wzr, [sp, #236]
  409198:	ldr	x0, [sp, #32]
  40919c:	bl	4025c0 <dirfd@plt>
  4091a0:	str	w0, [sp, #228]
  4091a4:	b	4094d0 <ferror@plt+0x6d70>
  4091a8:	ldr	x0, [sp, #216]
  4091ac:	add	x0, x0, #0x13
  4091b0:	str	x0, [sp, #208]
  4091b4:	ldr	x0, [sp, #208]
  4091b8:	ldrb	w0, [x0]
  4091bc:	cmp	w0, #0x2e
  4091c0:	b.ne	409204 <ferror@plt+0x6aa4>  // b.any
  4091c4:	ldr	x0, [sp, #208]
  4091c8:	add	x0, x0, #0x1
  4091cc:	ldrb	w0, [x0]
  4091d0:	cmp	w0, #0x0
  4091d4:	b.eq	4094d0 <ferror@plt+0x6d70>  // b.none
  4091d8:	ldr	x0, [sp, #208]
  4091dc:	add	x0, x0, #0x1
  4091e0:	ldrb	w0, [x0]
  4091e4:	cmp	w0, #0x2e
  4091e8:	b.ne	409204 <ferror@plt+0x6aa4>  // b.any
  4091ec:	ldr	x0, [sp, #208]
  4091f0:	add	x0, x0, #0x2
  4091f4:	ldrb	w0, [x0]
  4091f8:	cmp	w0, #0x0
  4091fc:	b.ne	409204 <ferror@plt+0x6aa4>  // b.any
  409200:	b	4094d0 <ferror@plt+0x6d70>
  409204:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409208:	add	x1, x0, #0x5b0
  40920c:	ldr	x0, [sp, #208]
  409210:	bl	4024a0 <strcmp@plt>
  409214:	cmp	w0, #0x0
  409218:	b.eq	4094d0 <ferror@plt+0x6d70>  // b.none
  40921c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409220:	add	x1, x0, #0x5b8
  409224:	ldr	x0, [sp, #208]
  409228:	bl	4024a0 <strcmp@plt>
  40922c:	cmp	w0, #0x0
  409230:	b.ne	409238 <ferror@plt+0x6ad8>  // b.any
  409234:	b	4094d0 <ferror@plt+0x6d70>
  409238:	ldr	x0, [sp, #208]
  40923c:	bl	402110 <strlen@plt>
  409240:	str	x0, [sp, #200]
  409244:	ldr	x1, [sp, #24]
  409248:	ldr	x0, [sp, #200]
  40924c:	add	x0, x1, x0
  409250:	add	x0, x0, #0x2
  409254:	mov	x1, x0
  409258:	ldr	x0, [sp, #16]
  40925c:	bl	40f114 <ferror@plt+0xc9b4>
  409260:	cmp	w0, #0x0
  409264:	b.ge	409284 <ferror@plt+0x6b24>  // b.tcont
  409268:	mov	w0, #0xfffffff4            	// #-12
  40926c:	str	w0, [sp, #236]
  409270:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409274:	add	x1, x0, #0x5c0
  409278:	mov	w0, #0x3                   	// #3
  40927c:	bl	40d820 <ferror@plt+0xb0c0>
  409280:	b	4094d0 <ferror@plt+0x6d70>
  409284:	ldr	x0, [sp, #16]
  409288:	bl	40693c <ferror@plt+0x41dc>
  40928c:	str	x0, [sp, #192]
  409290:	ldr	x1, [sp, #192]
  409294:	ldr	x0, [sp, #24]
  409298:	add	x3, x1, x0
  40929c:	ldr	x0, [sp, #200]
  4092a0:	add	x0, x0, #0x1
  4092a4:	mov	x2, x0
  4092a8:	ldr	x1, [sp, #208]
  4092ac:	mov	x0, x3
  4092b0:	bl	4020d0 <memcpy@plt>
  4092b4:	ldr	x0, [sp, #216]
  4092b8:	ldrb	w0, [x0, #18]
  4092bc:	cmp	w0, #0x8
  4092c0:	b.ne	4092cc <ferror@plt+0x6b6c>  // b.any
  4092c4:	strb	wzr, [sp, #235]
  4092c8:	b	409380 <ferror@plt+0x6c20>
  4092cc:	ldr	x0, [sp, #216]
  4092d0:	ldrb	w0, [x0, #18]
  4092d4:	cmp	w0, #0x4
  4092d8:	b.ne	4092e8 <ferror@plt+0x6b88>  // b.any
  4092dc:	mov	w0, #0x1                   	// #1
  4092e0:	strb	w0, [sp, #235]
  4092e4:	b	409380 <ferror@plt+0x6c20>
  4092e8:	add	x0, sp, #0x30
  4092ec:	mov	w3, #0x0                   	// #0
  4092f0:	mov	x2, x0
  4092f4:	ldr	x1, [sp, #208]
  4092f8:	ldr	w0, [sp, #228]
  4092fc:	bl	41f4e0 <ferror@plt+0x1cd80>
  409300:	cmp	w0, #0x0
  409304:	b.ge	409324 <ferror@plt+0x6bc4>  // b.tcont
  409308:	ldr	x3, [sp, #208]
  40930c:	ldr	w2, [sp, #228]
  409310:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409314:	add	x1, x0, #0x5d0
  409318:	mov	w0, #0x3                   	// #3
  40931c:	bl	40d820 <ferror@plt+0xb0c0>
  409320:	b	4094d0 <ferror@plt+0x6d70>
  409324:	ldr	w0, [sp, #64]
  409328:	and	w0, w0, #0xf000
  40932c:	cmp	w0, #0x8, lsl #12
  409330:	b.ne	40933c <ferror@plt+0x6bdc>  // b.any
  409334:	strb	wzr, [sp, #235]
  409338:	b	409380 <ferror@plt+0x6c20>
  40933c:	ldr	w0, [sp, #64]
  409340:	and	w0, w0, #0xf000
  409344:	cmp	w0, #0x4, lsl #12
  409348:	b.ne	409358 <ferror@plt+0x6bf8>  // b.any
  40934c:	mov	w0, #0x1                   	// #1
  409350:	strb	w0, [sp, #235]
  409354:	b	409380 <ferror@plt+0x6c20>
  409358:	ldr	w0, [sp, #64]
  40935c:	and	w0, w0, #0xf000
  409360:	mov	w3, w0
  409364:	ldr	x2, [sp, #192]
  409368:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40936c:	add	x1, x0, #0x5e8
  409370:	mov	w0, #0x3                   	// #3
  409374:	bl	40d820 <ferror@plt+0xb0c0>
  409378:	nop
  40937c:	b	4094d0 <ferror@plt+0x6d70>
  409380:	ldrb	w0, [sp, #235]
  409384:	cmp	w0, #0x0
  409388:	b.eq	40946c <ferror@plt+0x6d0c>  // b.none
  40938c:	mov	w2, #0x0                   	// #0
  409390:	ldr	x1, [sp, #208]
  409394:	ldr	w0, [sp, #228]
  409398:	bl	402680 <openat@plt>
  40939c:	str	w0, [sp, #188]
  4093a0:	ldr	w0, [sp, #188]
  4093a4:	cmp	w0, #0x0
  4093a8:	b.ge	4093c8 <ferror@plt+0x6c68>  // b.tcont
  4093ac:	ldr	x3, [sp, #208]
  4093b0:	ldr	w2, [sp, #228]
  4093b4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4093b8:	add	x1, x0, #0x608
  4093bc:	mov	w0, #0x3                   	// #3
  4093c0:	bl	40d820 <ferror@plt+0xb0c0>
  4093c4:	b	4094d0 <ferror@plt+0x6d70>
  4093c8:	ldr	w0, [sp, #188]
  4093cc:	bl	4023f0 <fdopendir@plt>
  4093d0:	str	x0, [sp, #176]
  4093d4:	ldr	x0, [sp, #176]
  4093d8:	cmp	x0, #0x0
  4093dc:	b.ne	409400 <ferror@plt+0x6ca0>  // b.any
  4093e0:	ldr	w2, [sp, #188]
  4093e4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4093e8:	add	x1, x0, #0x628
  4093ec:	mov	w0, #0x3                   	// #3
  4093f0:	bl	40d820 <ferror@plt+0xb0c0>
  4093f4:	ldr	w0, [sp, #188]
  4093f8:	bl	4023b0 <close@plt>
  4093fc:	b	4094d0 <ferror@plt+0x6d70>
  409400:	ldr	x1, [sp, #24]
  409404:	ldr	x0, [sp, #200]
  409408:	add	x0, x1, x0
  40940c:	ldr	x1, [sp, #192]
  409410:	add	x0, x1, x0
  409414:	mov	w1, #0x2f                  	// #47
  409418:	strb	w1, [x0]
  40941c:	ldr	x1, [sp, #24]
  409420:	ldr	x0, [sp, #200]
  409424:	add	x0, x1, x0
  409428:	add	x0, x0, #0x1
  40942c:	ldr	x1, [sp, #192]
  409430:	add	x0, x1, x0
  409434:	strb	wzr, [x0]
  409438:	ldr	x1, [sp, #24]
  40943c:	ldr	x0, [sp, #200]
  409440:	add	x0, x1, x0
  409444:	add	x0, x0, #0x1
  409448:	ldr	x3, [sp, #16]
  40944c:	mov	x2, x0
  409450:	ldr	x1, [sp, #176]
  409454:	ldr	x0, [sp, #40]
  409458:	bl	40917c <ferror@plt+0x6a1c>
  40945c:	str	w0, [sp, #236]
  409460:	ldr	x0, [sp, #176]
  409464:	bl	402380 <closedir@plt>
  409468:	b	409484 <ferror@plt+0x6d24>
  40946c:	ldr	x3, [sp, #192]
  409470:	ldr	x2, [sp, #200]
  409474:	ldr	x1, [sp, #24]
  409478:	ldr	x0, [sp, #40]
  40947c:	bl	408f04 <ferror@plt+0x67a4>
  409480:	str	w0, [sp, #236]
  409484:	ldr	w0, [sp, #236]
  409488:	cmp	w0, #0x0
  40948c:	b.ge	4094d0 <ferror@plt+0x6d70>  // b.tcont
  409490:	ldr	x1, [sp, #24]
  409494:	ldr	x0, [sp, #200]
  409498:	add	x0, x1, x0
  40949c:	ldr	x1, [sp, #192]
  4094a0:	add	x0, x1, x0
  4094a4:	strb	wzr, [x0]
  4094a8:	ldr	w0, [sp, #236]
  4094ac:	neg	w0, w0
  4094b0:	bl	4023a0 <strerror@plt>
  4094b4:	mov	x3, x0
  4094b8:	ldr	x2, [sp, #192]
  4094bc:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4094c0:	add	x1, x0, #0x640
  4094c4:	mov	w0, #0x3                   	// #3
  4094c8:	bl	40d820 <ferror@plt+0xb0c0>
  4094cc:	str	wzr, [sp, #236]
  4094d0:	ldr	x0, [sp, #32]
  4094d4:	bl	402340 <readdir@plt>
  4094d8:	str	x0, [sp, #216]
  4094dc:	ldr	x0, [sp, #216]
  4094e0:	cmp	x0, #0x0
  4094e4:	b.ne	4091a8 <ferror@plt+0x6a48>  // b.any
  4094e8:	ldr	w0, [sp, #236]
  4094ec:	ldp	x29, x30, [sp], #240
  4094f0:	ret
  4094f4:	stp	x29, x30, [sp, #-368]!
  4094f8:	mov	x29, sp
  4094fc:	str	x19, [sp, #16]
  409500:	str	x0, [sp, #40]
  409504:	str	x1, [sp, #32]
  409508:	add	x0, sp, #0x50
  40950c:	str	x0, [sp, #56]
  409510:	mov	x0, #0x100                 	// #256
  409514:	str	x0, [sp, #64]
  409518:	strb	wzr, [sp, #72]
  40951c:	ldr	x0, [sp, #32]
  409520:	bl	4021e0 <opendir@plt>
  409524:	str	x0, [sp, #352]
  409528:	ldr	x0, [sp, #352]
  40952c:	cmp	x0, #0x0
  409530:	b.ne	409560 <ferror@plt+0x6e00>  // b.any
  409534:	bl	4026b0 <__errno_location@plt>
  409538:	ldr	w0, [x0]
  40953c:	neg	w0, w0
  409540:	str	w0, [sp, #364]
  409544:	ldr	x2, [sp, #32]
  409548:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40954c:	add	x1, x0, #0x650
  409550:	mov	w0, #0x3                   	// #3
  409554:	bl	40d820 <ferror@plt+0xb0c0>
  409558:	ldr	w19, [sp, #364]
  40955c:	b	409604 <ferror@plt+0x6ea4>
  409560:	ldr	x0, [sp, #32]
  409564:	bl	402110 <strlen@plt>
  409568:	str	x0, [sp, #344]
  40956c:	ldr	x0, [sp, #344]
  409570:	add	x1, x0, #0x2
  409574:	add	x0, sp, #0x38
  409578:	bl	40f114 <ferror@plt+0xc9b4>
  40957c:	cmp	w0, #0x0
  409580:	b.ge	409590 <ferror@plt+0x6e30>  // b.tcont
  409584:	mov	w0, #0xfffffff4            	// #-12
  409588:	str	w0, [sp, #364]
  40958c:	b	4095f8 <ferror@plt+0x6e98>
  409590:	add	x0, sp, #0x38
  409594:	bl	40693c <ferror@plt+0x41dc>
  409598:	str	x0, [sp, #336]
  40959c:	ldr	x2, [sp, #344]
  4095a0:	ldr	x1, [sp, #32]
  4095a4:	ldr	x0, [sp, #336]
  4095a8:	bl	4020d0 <memcpy@plt>
  4095ac:	ldr	x1, [sp, #336]
  4095b0:	ldr	x0, [sp, #344]
  4095b4:	add	x0, x1, x0
  4095b8:	mov	w1, #0x2f                  	// #47
  4095bc:	strb	w1, [x0]
  4095c0:	ldr	x0, [sp, #344]
  4095c4:	add	x0, x0, #0x1
  4095c8:	str	x0, [sp, #344]
  4095cc:	ldr	x1, [sp, #336]
  4095d0:	ldr	x0, [sp, #344]
  4095d4:	add	x0, x1, x0
  4095d8:	strb	wzr, [x0]
  4095dc:	add	x0, sp, #0x38
  4095e0:	mov	x3, x0
  4095e4:	ldr	x2, [sp, #344]
  4095e8:	ldr	x1, [sp, #352]
  4095ec:	ldr	x0, [sp, #40]
  4095f0:	bl	40917c <ferror@plt+0x6a1c>
  4095f4:	str	w0, [sp, #364]
  4095f8:	ldr	x0, [sp, #352]
  4095fc:	bl	402380 <closedir@plt>
  409600:	ldr	w19, [sp, #364]
  409604:	add	x0, sp, #0x38
  409608:	bl	40f1e4 <ferror@plt+0xca84>
  40960c:	mov	w0, w19
  409610:	ldr	x19, [sp, #16]
  409614:	ldp	x29, x30, [sp], #368
  409618:	ret
  40961c:	stp	x29, x30, [sp, #-48]!
  409620:	mov	x29, sp
  409624:	str	x0, [sp, #24]
  409628:	ldr	x0, [sp, #24]
  40962c:	ldr	x0, [x0]
  409630:	add	x0, x0, #0x8
  409634:	mov	x1, x0
  409638:	ldr	x0, [sp, #24]
  40963c:	bl	4094f4 <ferror@plt+0x6d94>
  409640:	str	w0, [sp, #36]
  409644:	ldr	w0, [sp, #36]
  409648:	cmp	w0, #0x0
  40964c:	b.ge	409658 <ferror@plt+0x6ef8>  // b.tcont
  409650:	ldr	w0, [sp, #36]
  409654:	b	4096b4 <ferror@plt+0x6f54>
  409658:	ldr	x0, [sp, #24]
  40965c:	ldr	x0, [x0]
  409660:	ldr	x0, [x0, #4136]
  409664:	str	x0, [sp, #40]
  409668:	b	4096a4 <ferror@plt+0x6f44>
  40966c:	ldr	x0, [sp, #40]
  409670:	add	x0, x0, #0x10
  409674:	mov	x1, x0
  409678:	ldr	x0, [sp, #24]
  40967c:	bl	4094f4 <ferror@plt+0x6d94>
  409680:	str	w0, [sp, #36]
  409684:	ldr	w0, [sp, #36]
  409688:	cmp	w0, #0x0
  40968c:	b.ge	409698 <ferror@plt+0x6f38>  // b.tcont
  409690:	ldr	w0, [sp, #36]
  409694:	cmn	w0, #0x2
  409698:	ldr	x0, [sp, #40]
  40969c:	ldr	x0, [x0]
  4096a0:	str	x0, [sp, #40]
  4096a4:	ldr	x0, [sp, #40]
  4096a8:	cmp	x0, #0x0
  4096ac:	b.ne	40966c <ferror@plt+0x6f0c>  // b.any
  4096b0:	mov	w0, #0x0                   	// #0
  4096b4:	ldp	x29, x30, [sp], #48
  4096b8:	ret
  4096bc:	sub	sp, sp, #0x20
  4096c0:	str	x0, [sp, #8]
  4096c4:	str	x1, [sp]
  4096c8:	ldr	x0, [sp, #8]
  4096cc:	ldr	x0, [x0]
  4096d0:	str	x0, [sp, #24]
  4096d4:	ldr	x0, [sp]
  4096d8:	ldr	x0, [x0]
  4096dc:	str	x0, [sp, #16]
  4096e0:	ldr	x0, [sp, #24]
  4096e4:	ldr	w1, [x0, #96]
  4096e8:	ldr	x0, [sp, #16]
  4096ec:	ldr	w0, [x0, #96]
  4096f0:	sub	w0, w1, w0
  4096f4:	add	sp, sp, #0x20
  4096f8:	ret
  4096fc:	stp	x29, x30, [sp, #-80]!
  409700:	mov	x29, sp
  409704:	str	x0, [sp, #24]
  409708:	ldr	x0, [sp, #24]
  40970c:	ldr	x0, [x0, #56]
  409710:	add	x1, sp, #0x30
  409714:	bl	40ef68 <ferror@plt+0xc808>
  409718:	b	409760 <ferror@plt+0x7000>
  40971c:	ldr	x0, [sp, #40]
  409720:	str	x0, [sp, #72]
  409724:	ldr	x0, [sp, #24]
  409728:	ldr	x0, [x0, #24]
  40972c:	and	w1, w0, #0xffff
  409730:	ldr	x0, [sp, #72]
  409734:	strh	w1, [x0, #104]
  409738:	ldr	x0, [sp, #24]
  40973c:	add	x0, x0, #0x10
  409740:	ldr	x1, [sp, #72]
  409744:	bl	40e284 <ferror@plt+0xbb24>
  409748:	str	w0, [sp, #68]
  40974c:	ldr	w0, [sp, #68]
  409750:	cmp	w0, #0x0
  409754:	b.ge	409760 <ferror@plt+0x7000>  // b.tcont
  409758:	ldr	w0, [sp, #68]
  40975c:	b	409784 <ferror@plt+0x7024>
  409760:	add	x1, sp, #0x28
  409764:	add	x0, sp, #0x30
  409768:	mov	x2, x1
  40976c:	mov	x1, #0x0                   	// #0
  409770:	bl	40efa0 <ferror@plt+0xc840>
  409774:	and	w0, w0, #0xff
  409778:	cmp	w0, #0x0
  40977c:	b.ne	40971c <ferror@plt+0x6fbc>  // b.any
  409780:	mov	w0, #0x0                   	// #0
  409784:	ldp	x29, x30, [sp], #80
  409788:	ret
  40978c:	stp	x29, x30, [sp, #-64]!
  409790:	mov	x29, sp
  409794:	str	x0, [sp, #40]
  409798:	str	x1, [sp, #32]
  40979c:	str	w2, [sp, #28]
  4097a0:	str	x3, [sp, #16]
  4097a4:	mov	w1, #0x0                   	// #0
  4097a8:	ldr	x0, [sp, #40]
  4097ac:	bl	4022c0 <open@plt>
  4097b0:	str	w0, [sp, #52]
  4097b4:	ldr	w0, [sp, #52]
  4097b8:	cmp	w0, #0x0
  4097bc:	b.ge	4097dc <ferror@plt+0x707c>  // b.tcont
  4097c0:	ldr	x2, [sp, #40]
  4097c4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4097c8:	add	x1, x0, #0x650
  4097cc:	mov	w0, #0x4                   	// #4
  4097d0:	bl	40d820 <ferror@plt+0xb0c0>
  4097d4:	mov	x0, #0x0                   	// #0
  4097d8:	b	409860 <ferror@plt+0x7100>
  4097dc:	ldr	w2, [sp, #28]
  4097e0:	ldr	x1, [sp, #32]
  4097e4:	ldr	w0, [sp, #52]
  4097e8:	bl	402680 <openat@plt>
  4097ec:	str	w0, [sp, #48]
  4097f0:	ldr	w0, [sp, #48]
  4097f4:	cmp	w0, #0x0
  4097f8:	b.ge	40981c <ferror@plt+0x70bc>  // b.tcont
  4097fc:	ldr	x3, [sp, #40]
  409800:	ldr	x2, [sp, #32]
  409804:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409808:	add	x1, x0, #0x678
  40980c:	mov	w0, #0x4                   	// #4
  409810:	bl	40d820 <ferror@plt+0xb0c0>
  409814:	str	xzr, [sp, #56]
  409818:	b	409854 <ferror@plt+0x70f4>
  40981c:	ldr	x1, [sp, #16]
  409820:	ldr	w0, [sp, #48]
  409824:	bl	402300 <fdopen@plt>
  409828:	str	x0, [sp, #56]
  40982c:	ldr	x0, [sp, #56]
  409830:	cmp	x0, #0x0
  409834:	b.ne	409854 <ferror@plt+0x70f4>  // b.any
  409838:	ldr	x2, [sp, #32]
  40983c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409840:	add	x1, x0, #0x698
  409844:	mov	w0, #0x4                   	// #4
  409848:	bl	40d820 <ferror@plt+0xb0c0>
  40984c:	ldr	w0, [sp, #48]
  409850:	bl	4023b0 <close@plt>
  409854:	ldr	w0, [sp, #52]
  409858:	bl	4023b0 <close@plt>
  40985c:	ldr	x0, [sp, #56]
  409860:	ldp	x29, x30, [sp], #64
  409864:	ret
  409868:	mov	x12, #0x1060                	// #4192
  40986c:	sub	sp, sp, x12
  409870:	stp	x29, x30, [sp]
  409874:	mov	x29, sp
  409878:	str	x0, [sp, #24]
  40987c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409880:	add	x0, x0, #0x6c0
  409884:	str	x0, [sp, #4176]
  409888:	str	wzr, [sp, #4188]
  40988c:	str	wzr, [sp, #4172]
  409890:	ldr	x0, [sp, #24]
  409894:	ldr	x0, [x0]
  409898:	add	x4, x0, #0x8
  40989c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  4098a0:	add	x3, x0, #0x110
  4098a4:	mov	w2, #0x0                   	// #0
  4098a8:	ldr	x1, [sp, #4176]
  4098ac:	mov	x0, x4
  4098b0:	bl	40978c <ferror@plt+0x702c>
  4098b4:	str	x0, [sp, #4160]
  4098b8:	ldr	x0, [sp, #4160]
  4098bc:	cmp	x0, #0x0
  4098c0:	b.eq	409a78 <ferror@plt+0x7318>  // b.none
  4098c4:	b	409934 <ferror@plt+0x71d4>
  4098c8:	add	x0, sp, #0x20
  4098cc:	bl	402110 <strlen@plt>
  4098d0:	str	x0, [sp, #4128]
  4098d4:	ldr	w0, [sp, #4188]
  4098d8:	add	w0, w0, #0x1
  4098dc:	str	w0, [sp, #4188]
  4098e0:	ldr	x0, [sp, #4128]
  4098e4:	cmp	x0, #0x0
  4098e8:	b.ne	4098f0 <ferror@plt+0x7190>  // b.any
  4098ec:	b	409934 <ferror@plt+0x71d4>
  4098f0:	ldr	x0, [sp, #4128]
  4098f4:	sub	x0, x0, #0x1
  4098f8:	add	x1, sp, #0x20
  4098fc:	ldrb	w0, [x1, x0]
  409900:	cmp	w0, #0xa
  409904:	b.eq	409934 <ferror@plt+0x71d4>  // b.none
  409908:	ldr	x0, [sp, #24]
  40990c:	ldr	x0, [x0]
  409910:	add	x0, x0, #0x8
  409914:	ldr	w4, [sp, #4188]
  409918:	ldr	x3, [sp, #4176]
  40991c:	mov	x2, x0
  409920:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409924:	add	x1, x0, #0x6d0
  409928:	mov	w0, #0x3                   	// #3
  40992c:	bl	40d820 <ferror@plt+0xb0c0>
  409930:	b	409a6c <ferror@plt+0x730c>
  409934:	add	x0, sp, #0x20
  409938:	ldr	x2, [sp, #4160]
  40993c:	mov	w1, #0x1000                	// #4096
  409940:	bl	402730 <fgets@plt>
  409944:	cmp	x0, #0x0
  409948:	b.ne	4098c8 <ferror@plt+0x7168>  // b.any
  40994c:	ldr	w0, [sp, #4188]
  409950:	add	w0, w0, #0x1
  409954:	str	w0, [sp, #4172]
  409958:	str	wzr, [sp, #4188]
  40995c:	mov	w2, #0x0                   	// #0
  409960:	mov	x1, #0x0                   	// #0
  409964:	ldr	x0, [sp, #4160]
  409968:	bl	402410 <fseek@plt>
  40996c:	b	4099e4 <ferror@plt+0x7284>
  409970:	add	x0, sp, #0x20
  409974:	bl	402110 <strlen@plt>
  409978:	str	x0, [sp, #4144]
  40997c:	ldr	w0, [sp, #4188]
  409980:	add	w0, w0, #0x1
  409984:	str	w0, [sp, #4188]
  409988:	ldr	x0, [sp, #4144]
  40998c:	cmp	x0, #0x0
  409990:	b.ne	409998 <ferror@plt+0x7238>  // b.any
  409994:	b	4099e4 <ferror@plt+0x7284>
  409998:	ldr	x0, [sp, #4144]
  40999c:	sub	x0, x0, #0x1
  4099a0:	add	x1, sp, #0x20
  4099a4:	strb	wzr, [x1, x0]
  4099a8:	ldr	x0, [sp, #24]
  4099ac:	ldr	x0, [x0, #48]
  4099b0:	add	x1, sp, #0x20
  4099b4:	bl	40eca0 <ferror@plt+0xc540>
  4099b8:	str	x0, [sp, #4136]
  4099bc:	ldr	x0, [sp, #4136]
  4099c0:	cmp	x0, #0x0
  4099c4:	b.ne	4099cc <ferror@plt+0x726c>  // b.any
  4099c8:	b	4099e4 <ferror@plt+0x7284>
  4099cc:	ldr	w1, [sp, #4188]
  4099d0:	ldr	w0, [sp, #4172]
  4099d4:	sub	w0, w1, w0
  4099d8:	mov	w1, w0
  4099dc:	ldr	x0, [sp, #4136]
  4099e0:	str	w1, [x0, #96]
  4099e4:	add	x0, sp, #0x20
  4099e8:	ldr	x2, [sp, #4160]
  4099ec:	mov	w1, #0x1000                	// #4096
  4099f0:	bl	402730 <fgets@plt>
  4099f4:	cmp	x0, #0x0
  4099f8:	b.ne	409970 <ferror@plt+0x7210>  // b.any
  4099fc:	ldr	x0, [sp, #24]
  409a00:	add	x2, x0, #0x10
  409a04:	adrp	x0, 409000 <ferror@plt+0x68a0>
  409a08:	add	x1, x0, #0x6bc
  409a0c:	mov	x0, x2
  409a10:	bl	40e3e8 <ferror@plt+0xbc88>
  409a14:	str	wzr, [sp, #4188]
  409a18:	b	409a54 <ferror@plt+0x72f4>
  409a1c:	ldr	x0, [sp, #24]
  409a20:	ldr	x1, [x0, #16]
  409a24:	ldr	w0, [sp, #4188]
  409a28:	lsl	x0, x0, #3
  409a2c:	add	x0, x1, x0
  409a30:	ldr	x0, [x0]
  409a34:	str	x0, [sp, #4152]
  409a38:	ldr	w0, [sp, #4188]
  409a3c:	and	w1, w0, #0xffff
  409a40:	ldr	x0, [sp, #4152]
  409a44:	strh	w1, [x0, #104]
  409a48:	ldr	w0, [sp, #4188]
  409a4c:	add	w0, w0, #0x1
  409a50:	str	w0, [sp, #4188]
  409a54:	ldr	w1, [sp, #4188]
  409a58:	ldr	x0, [sp, #24]
  409a5c:	ldr	x0, [x0, #24]
  409a60:	cmp	x1, x0
  409a64:	b.cc	409a1c <ferror@plt+0x72bc>  // b.lo, b.ul, b.last
  409a68:	nop
  409a6c:	ldr	x0, [sp, #4160]
  409a70:	bl	402270 <fclose@plt>
  409a74:	b	409a7c <ferror@plt+0x731c>
  409a78:	nop
  409a7c:	ldp	x29, x30, [sp]
  409a80:	mov	x12, #0x1060                	// #4192
  409a84:	add	sp, sp, x12
  409a88:	ret
  409a8c:	stp	x29, x30, [sp, #-96]!
  409a90:	mov	x29, sp
  409a94:	str	x0, [sp, #56]
  409a98:	str	x1, [sp, #48]
  409a9c:	strb	w2, [sp, #47]
  409aa0:	str	x3, [sp, #32]
  409aa4:	str	x4, [sp, #24]
  409aa8:	ldrb	w0, [sp, #47]
  409aac:	eor	w0, w0, #0x1
  409ab0:	and	w0, w0, #0xff
  409ab4:	cmp	w0, #0x0
  409ab8:	b.eq	409ae8 <ferror@plt+0x7388>  // b.none
  409abc:	ldr	x0, [sp, #48]
  409ac0:	ldrb	w1, [x0]
  409ac4:	ldr	x0, [sp, #56]
  409ac8:	ldr	x0, [x0]
  409acc:	add	x0, x0, #0x1, lsl #12
  409ad0:	ldrb	w0, [x0, #16]
  409ad4:	cmp	w1, w0
  409ad8:	b.ne	409ae8 <ferror@plt+0x7388>  // b.any
  409adc:	ldr	x0, [sp, #48]
  409ae0:	add	x0, x0, #0x1
  409ae4:	str	x0, [sp, #48]
  409ae8:	ldr	x0, [sp, #48]
  409aec:	bl	402110 <strlen@plt>
  409af0:	add	x0, x0, #0x1
  409af4:	str	x0, [sp, #88]
  409af8:	ldr	x0, [sp, #88]
  409afc:	add	x0, x0, #0x10
  409b00:	bl	4022b0 <malloc@plt>
  409b04:	str	x0, [sp, #80]
  409b08:	ldr	x0, [sp, #80]
  409b0c:	cmp	x0, #0x0
  409b10:	b.ne	409b1c <ferror@plt+0x73bc>  // b.any
  409b14:	mov	w0, #0xfffffff4            	// #-12
  409b18:	b	409bd4 <ferror@plt+0x7474>
  409b1c:	ldr	x0, [sp, #80]
  409b20:	ldr	x1, [sp, #24]
  409b24:	str	x1, [x0]
  409b28:	ldr	x0, [sp, #80]
  409b2c:	ldr	x1, [sp, #32]
  409b30:	str	x1, [x0, #8]
  409b34:	ldr	x0, [sp, #80]
  409b38:	add	x0, x0, #0x10
  409b3c:	ldr	x2, [sp, #88]
  409b40:	ldr	x1, [sp, #48]
  409b44:	bl	4020d0 <memcpy@plt>
  409b48:	ldr	x0, [sp, #56]
  409b4c:	ldr	x3, [x0, #64]
  409b50:	ldr	x0, [sp, #80]
  409b54:	add	x0, x0, #0x10
  409b58:	ldr	x2, [sp, #80]
  409b5c:	mov	x1, x0
  409b60:	mov	x0, x3
  409b64:	bl	40e868 <ferror@plt+0xc108>
  409b68:	str	w0, [sp, #76]
  409b6c:	ldr	w0, [sp, #76]
  409b70:	cmp	w0, #0x0
  409b74:	b.ge	409b88 <ferror@plt+0x7428>  // b.tcont
  409b78:	ldr	x0, [sp, #80]
  409b7c:	bl	402510 <free@plt>
  409b80:	ldr	w0, [sp, #76]
  409b84:	b	409bd4 <ferror@plt+0x7474>
  409b88:	ldr	x0, [sp, #80]
  409b8c:	add	x1, x0, #0x10
  409b90:	ldr	x0, [sp, #24]
  409b94:	cmp	x0, #0x0
  409b98:	b.eq	409ba8 <ferror@plt+0x7448>  // b.none
  409b9c:	ldr	x0, [sp, #24]
  409ba0:	ldr	x0, [x0, #8]
  409ba4:	b	409bb0 <ferror@plt+0x7450>
  409ba8:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  409bac:	add	x0, x0, #0xfb8
  409bb0:	mov	x5, x0
  409bb4:	ldr	x4, [sp, #24]
  409bb8:	mov	x3, x1
  409bbc:	ldr	x2, [sp, #80]
  409bc0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409bc4:	add	x1, x0, #0x6f8
  409bc8:	mov	w0, #0x7                   	// #7
  409bcc:	bl	40d820 <ferror@plt+0xb0c0>
  409bd0:	mov	w0, #0x0                   	// #0
  409bd4:	ldp	x29, x30, [sp], #96
  409bd8:	ret
  409bdc:	stp	x29, x30, [sp, #-32]!
  409be0:	mov	x29, sp
  409be4:	str	x0, [sp, #24]
  409be8:	str	x1, [sp, #16]
  409bec:	ldr	x0, [sp, #16]
  409bf0:	ldrb	w0, [x0]
  409bf4:	cmp	w0, #0x2e
  409bf8:	b.ne	409c08 <ferror@plt+0x74a8>  // b.any
  409bfc:	ldr	x0, [sp, #16]
  409c00:	add	x0, x0, #0x1
  409c04:	str	x0, [sp, #16]
  409c08:	ldr	x0, [sp, #16]
  409c0c:	ldrb	w1, [x0]
  409c10:	ldr	x0, [sp, #24]
  409c14:	ldr	x0, [x0]
  409c18:	add	x0, x0, #0x1, lsl #12
  409c1c:	ldrb	w0, [x0, #16]
  409c20:	cmp	w1, w0
  409c24:	b.ne	409c34 <ferror@plt+0x74d4>  // b.any
  409c28:	ldr	x0, [sp, #16]
  409c2c:	add	x0, x0, #0x1
  409c30:	str	x0, [sp, #16]
  409c34:	ldr	x0, [sp, #24]
  409c38:	ldr	x0, [x0, #64]
  409c3c:	ldr	x1, [sp, #16]
  409c40:	bl	40eca0 <ferror@plt+0xc540>
  409c44:	ldp	x29, x30, [sp], #32
  409c48:	ret
  409c4c:	stp	x29, x30, [sp, #-112]!
  409c50:	mov	x29, sp
  409c54:	str	x19, [sp, #16]
  409c58:	str	x0, [sp, #40]
  409c5c:	ldr	x0, [sp, #40]
  409c60:	ldr	x0, [x0, #24]
  409c64:	mov	x2, x0
  409c68:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409c6c:	add	x1, x0, #0x718
  409c70:	mov	w0, #0x7                   	// #7
  409c74:	bl	40d820 <ferror@plt+0xb0c0>
  409c78:	ldr	x0, [sp, #40]
  409c7c:	ldr	x0, [x0, #16]
  409c80:	str	x0, [sp, #104]
  409c84:	ldr	x0, [sp, #40]
  409c88:	ldr	x0, [x0, #24]
  409c8c:	lsl	x0, x0, #3
  409c90:	ldr	x1, [sp, #104]
  409c94:	add	x0, x1, x0
  409c98:	str	x0, [sp, #88]
  409c9c:	b	409dfc <ferror@plt+0x769c>
  409ca0:	ldr	x0, [sp, #104]
  409ca4:	ldr	x0, [x0]
  409ca8:	str	x0, [sp, #80]
  409cac:	str	xzr, [sp, #48]
  409cb0:	ldr	x0, [sp, #80]
  409cb4:	ldr	x0, [x0]
  409cb8:	add	x1, sp, #0x30
  409cbc:	bl	41abbc <ferror@plt+0x1845c>
  409cc0:	str	w0, [sp, #76]
  409cc4:	ldr	w0, [sp, #76]
  409cc8:	cmp	w0, #0x0
  409ccc:	b.ge	409d2c <ferror@plt+0x75cc>  // b.tcont
  409cd0:	ldr	w0, [sp, #76]
  409cd4:	cmn	w0, #0x2
  409cd8:	b.ne	409cfc <ferror@plt+0x759c>  // b.any
  409cdc:	ldr	x0, [sp, #80]
  409ce0:	ldr	x0, [x0, #8]
  409ce4:	mov	x2, x0
  409ce8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409cec:	add	x1, x0, #0x738
  409cf0:	mov	w0, #0x7                   	// #7
  409cf4:	bl	40d820 <ferror@plt+0xb0c0>
  409cf8:	b	409da4 <ferror@plt+0x7644>
  409cfc:	ldr	x0, [sp, #80]
  409d00:	ldr	x19, [x0, #8]
  409d04:	ldr	w0, [sp, #76]
  409d08:	neg	w0, w0
  409d0c:	bl	4023a0 <strerror@plt>
  409d10:	mov	x3, x0
  409d14:	mov	x2, x19
  409d18:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409d1c:	add	x1, x0, #0x758
  409d20:	mov	w0, #0x3                   	// #3
  409d24:	bl	40d820 <ferror@plt+0xb0c0>
  409d28:	b	409da4 <ferror@plt+0x7644>
  409d2c:	ldr	x0, [sp, #48]
  409d30:	str	x0, [sp, #96]
  409d34:	b	409d90 <ferror@plt+0x7630>
  409d38:	ldr	x0, [sp, #96]
  409d3c:	bl	41ad8c <ferror@plt+0x1862c>
  409d40:	str	x0, [sp, #64]
  409d44:	ldr	x0, [sp, #96]
  409d48:	bl	41add4 <ferror@plt+0x18674>
  409d4c:	str	x0, [sp, #56]
  409d50:	ldr	x4, [sp, #80]
  409d54:	ldr	x3, [sp, #56]
  409d58:	mov	w2, #0x0                   	// #0
  409d5c:	ldr	x1, [sp, #64]
  409d60:	ldr	x0, [sp, #40]
  409d64:	bl	409a8c <ferror@plt+0x732c>
  409d68:	ldr	x0, [sp, #96]
  409d6c:	ldr	x0, [x0]
  409d70:	ldr	x1, [sp, #48]
  409d74:	cmp	x0, x1
  409d78:	b.eq	409d88 <ferror@plt+0x7628>  // b.none
  409d7c:	ldr	x0, [sp, #96]
  409d80:	ldr	x0, [x0]
  409d84:	b	409d8c <ferror@plt+0x762c>
  409d88:	mov	x0, #0x0                   	// #0
  409d8c:	str	x0, [sp, #96]
  409d90:	ldr	x0, [sp, #96]
  409d94:	cmp	x0, #0x0
  409d98:	b.ne	409d38 <ferror@plt+0x75d8>  // b.any
  409d9c:	ldr	x0, [sp, #48]
  409da0:	bl	41ae1c <ferror@plt+0x186bc>
  409da4:	ldr	x0, [sp, #80]
  409da8:	ldr	x2, [x0]
  409dac:	ldr	x0, [sp, #80]
  409db0:	add	x0, x0, #0x20
  409db4:	mov	x1, x0
  409db8:	mov	x0, x2
  409dbc:	bl	41a3c8 <ferror@plt+0x17c68>
  409dc0:	ldr	x0, [sp, #80]
  409dc4:	ldr	x2, [x0]
  409dc8:	ldr	x0, [sp, #80]
  409dcc:	add	x0, x0, #0x28
  409dd0:	mov	x1, x0
  409dd4:	mov	x0, x2
  409dd8:	bl	41af00 <ferror@plt+0x187a0>
  409ddc:	ldr	x0, [sp, #80]
  409de0:	ldr	x0, [x0]
  409de4:	bl	416fd0 <ferror@plt+0x14870>
  409de8:	ldr	x0, [sp, #80]
  409dec:	str	xzr, [x0]
  409df0:	ldr	x0, [sp, #104]
  409df4:	add	x0, x0, #0x8
  409df8:	str	x0, [sp, #104]
  409dfc:	ldr	x1, [sp, #104]
  409e00:	ldr	x0, [sp, #88]
  409e04:	cmp	x1, x0
  409e08:	b.cc	409ca0 <ferror@plt+0x7540>  // b.lo, b.ul, b.last
  409e0c:	ldr	x0, [sp, #40]
  409e10:	ldr	x19, [x0, #24]
  409e14:	ldr	x0, [sp, #40]
  409e18:	ldr	x0, [x0, #64]
  409e1c:	bl	40ef50 <ferror@plt+0xc7f0>
  409e20:	mov	w3, w0
  409e24:	mov	x2, x19
  409e28:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409e2c:	add	x1, x0, #0x780
  409e30:	mov	w0, #0x7                   	// #7
  409e34:	bl	40d820 <ferror@plt+0xb0c0>
  409e38:	mov	w0, #0x0                   	// #0
  409e3c:	ldr	x19, [sp, #16]
  409e40:	ldp	x29, x30, [sp], #112
  409e44:	ret
  409e48:	stp	x29, x30, [sp, #-96]!
  409e4c:	mov	x29, sp
  409e50:	str	x0, [sp, #24]
  409e54:	str	x1, [sp, #16]
  409e58:	ldr	x0, [sp, #24]
  409e5c:	ldr	x0, [x0]
  409e60:	str	x0, [sp, #80]
  409e64:	ldr	x0, [sp, #16]
  409e68:	ldr	x0, [x0, #8]
  409e6c:	mov	x2, x0
  409e70:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409e74:	add	x1, x0, #0x7b0
  409e78:	mov	w0, #0x7                   	// #7
  409e7c:	bl	40d820 <ferror@plt+0xb0c0>
  409e80:	ldr	x0, [sp, #16]
  409e84:	ldr	x0, [x0, #40]
  409e88:	str	x0, [sp, #88]
  409e8c:	b	40a02c <ferror@plt+0x78cc>
  409e90:	ldr	x0, [sp, #88]
  409e94:	bl	41b0f8 <ferror@plt+0x18998>
  409e98:	str	x0, [sp, #72]
  409e9c:	ldr	x0, [sp, #88]
  409ea0:	bl	41b140 <ferror@plt+0x189e0>
  409ea4:	str	x0, [sp, #64]
  409ea8:	ldr	x0, [sp, #88]
  409eac:	bl	41b188 <ferror@plt+0x18a28>
  409eb0:	str	w0, [sp, #60]
  409eb4:	ldr	x1, [sp, #72]
  409eb8:	ldr	x0, [sp, #24]
  409ebc:	bl	409bdc <ferror@plt+0x747c>
  409ec0:	str	x0, [sp, #48]
  409ec4:	ldr	w0, [sp, #60]
  409ec8:	cmp	w0, #0x57
  409ecc:	cset	w0, eq  // eq = none
  409ed0:	and	w0, w0, #0xff
  409ed4:	strb	w0, [sp, #47]
  409ed8:	ldr	x0, [sp, #48]
  409edc:	cmp	x0, #0x0
  409ee0:	b.ne	409f4c <ferror@plt+0x77ec>  // b.any
  409ee4:	ldr	x0, [sp, #16]
  409ee8:	ldr	x0, [x0, #8]
  409eec:	ldr	x4, [sp, #72]
  409ef0:	ldr	w3, [sp, #60]
  409ef4:	mov	x2, x0
  409ef8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409efc:	add	x1, x0, #0x7c8
  409f00:	mov	w0, #0x7                   	// #7
  409f04:	bl	40d820 <ferror@plt+0xb0c0>
  409f08:	ldr	x0, [sp, #80]
  409f0c:	add	x0, x0, #0x1, lsl #12
  409f10:	ldrb	w0, [x0, #18]
  409f14:	cmp	w0, #0x0
  409f18:	b.eq	409ffc <ferror@plt+0x789c>  // b.none
  409f1c:	ldrb	w0, [sp, #47]
  409f20:	cmp	w0, #0x0
  409f24:	b.ne	409ffc <ferror@plt+0x789c>  // b.any
  409f28:	ldr	x0, [sp, #16]
  409f2c:	ldr	x0, [x0, #8]
  409f30:	ldr	x3, [sp, #72]
  409f34:	mov	x2, x0
  409f38:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409f3c:	add	x1, x0, #0x7f0
  409f40:	mov	w0, #0x4                   	// #4
  409f44:	bl	40d820 <ferror@plt+0xb0c0>
  409f48:	b	409ffc <ferror@plt+0x789c>
  409f4c:	ldr	x0, [sp, #80]
  409f50:	add	x0, x0, #0x1, lsl #12
  409f54:	ldrb	w0, [x0, #17]
  409f58:	cmp	w0, #0x0
  409f5c:	b.eq	409fec <ferror@plt+0x788c>  // b.none
  409f60:	ldr	x0, [sp, #48]
  409f64:	ldr	x0, [x0, #8]
  409f68:	ldr	x1, [sp, #64]
  409f6c:	cmp	x1, x0
  409f70:	b.eq	409fec <ferror@plt+0x788c>  // b.none
  409f74:	ldrb	w0, [sp, #47]
  409f78:	cmp	w0, #0x0
  409f7c:	b.ne	409fec <ferror@plt+0x788c>  // b.any
  409f80:	ldr	x0, [sp, #48]
  409f84:	add	x1, x0, #0x10
  409f88:	ldr	x0, [sp, #48]
  409f8c:	ldr	x2, [x0, #8]
  409f90:	ldr	x0, [sp, #16]
  409f94:	ldr	x0, [x0, #8]
  409f98:	ldr	x5, [sp, #64]
  409f9c:	mov	x4, x0
  409fa0:	mov	x3, x2
  409fa4:	mov	x2, x1
  409fa8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409fac:	add	x1, x0, #0x810
  409fb0:	mov	w0, #0x7                   	// #7
  409fb4:	bl	40d820 <ferror@plt+0xb0c0>
  409fb8:	ldr	x0, [sp, #80]
  409fbc:	add	x0, x0, #0x1, lsl #12
  409fc0:	ldrb	w0, [x0, #18]
  409fc4:	cmp	w0, #0x0
  409fc8:	b.eq	409fec <ferror@plt+0x788c>  // b.none
  409fcc:	ldr	x0, [sp, #16]
  409fd0:	ldr	x0, [x0, #8]
  409fd4:	ldr	x3, [sp, #72]
  409fd8:	mov	x2, x0
  409fdc:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  409fe0:	add	x1, x0, #0x838
  409fe4:	mov	w0, #0x4                   	// #4
  409fe8:	bl	40d820 <ferror@plt+0xb0c0>
  409fec:	ldr	x1, [sp, #48]
  409ff0:	ldr	x0, [sp, #16]
  409ff4:	bl	4082f0 <ferror@plt+0x5b90>
  409ff8:	b	40a000 <ferror@plt+0x78a0>
  409ffc:	nop
  40a000:	ldr	x0, [sp, #88]
  40a004:	ldr	x0, [x0]
  40a008:	ldr	x1, [sp, #16]
  40a00c:	ldr	x1, [x1, #40]
  40a010:	cmp	x0, x1
  40a014:	b.eq	40a024 <ferror@plt+0x78c4>  // b.none
  40a018:	ldr	x0, [sp, #88]
  40a01c:	ldr	x0, [x0]
  40a020:	b	40a028 <ferror@plt+0x78c8>
  40a024:	mov	x0, #0x0                   	// #0
  40a028:	str	x0, [sp, #88]
  40a02c:	ldr	x0, [sp, #88]
  40a030:	cmp	x0, #0x0
  40a034:	b.ne	409e90 <ferror@plt+0x7730>  // b.any
  40a038:	mov	w0, #0x0                   	// #0
  40a03c:	ldp	x29, x30, [sp], #96
  40a040:	ret
  40a044:	stp	x29, x30, [sp, #-80]!
  40a048:	mov	x29, sp
  40a04c:	str	x19, [sp, #16]
  40a050:	str	x0, [sp, #40]
  40a054:	ldr	x0, [sp, #40]
  40a058:	ldr	x19, [x0, #24]
  40a05c:	ldr	x0, [sp, #40]
  40a060:	ldr	x0, [x0, #64]
  40a064:	bl	40ef50 <ferror@plt+0xc7f0>
  40a068:	mov	w3, w0
  40a06c:	mov	x2, x19
  40a070:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a074:	add	x1, x0, #0x868
  40a078:	mov	w0, #0x7                   	// #7
  40a07c:	bl	40d820 <ferror@plt+0xb0c0>
  40a080:	ldr	x0, [sp, #40]
  40a084:	ldr	x0, [x0, #16]
  40a088:	str	x0, [sp, #72]
  40a08c:	ldr	x0, [sp, #40]
  40a090:	ldr	x0, [x0, #24]
  40a094:	lsl	x0, x0, #3
  40a098:	ldr	x1, [sp, #72]
  40a09c:	add	x0, x1, x0
  40a0a0:	str	x0, [sp, #64]
  40a0a4:	b	40a0fc <ferror@plt+0x799c>
  40a0a8:	ldr	x0, [sp, #72]
  40a0ac:	ldr	x0, [x0]
  40a0b0:	str	x0, [sp, #56]
  40a0b4:	ldr	x0, [sp, #56]
  40a0b8:	ldr	x0, [x0, #40]
  40a0bc:	cmp	x0, #0x0
  40a0c0:	b.ne	40a0e4 <ferror@plt+0x7984>  // b.any
  40a0c4:	ldr	x0, [sp, #56]
  40a0c8:	ldr	x0, [x0, #8]
  40a0cc:	mov	x2, x0
  40a0d0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a0d4:	add	x1, x0, #0x898
  40a0d8:	mov	w0, #0x7                   	// #7
  40a0dc:	bl	40d820 <ferror@plt+0xb0c0>
  40a0e0:	b	40a0f0 <ferror@plt+0x7990>
  40a0e4:	ldr	x1, [sp, #56]
  40a0e8:	ldr	x0, [sp, #40]
  40a0ec:	bl	409e48 <ferror@plt+0x76e8>
  40a0f0:	ldr	x0, [sp, #72]
  40a0f4:	add	x0, x0, #0x8
  40a0f8:	str	x0, [sp, #72]
  40a0fc:	ldr	x1, [sp, #72]
  40a100:	ldr	x0, [sp, #64]
  40a104:	cmp	x1, x0
  40a108:	b.cc	40a0a8 <ferror@plt+0x7948>  // b.lo, b.ul, b.last
  40a10c:	ldr	x0, [sp, #40]
  40a110:	ldr	x19, [x0, #24]
  40a114:	ldr	x0, [sp, #40]
  40a118:	ldr	x0, [x0, #64]
  40a11c:	bl	40ef50 <ferror@plt+0xc7f0>
  40a120:	mov	w3, w0
  40a124:	mov	x2, x19
  40a128:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a12c:	add	x1, x0, #0x8c0
  40a130:	mov	w0, #0x7                   	// #7
  40a134:	bl	40d820 <ferror@plt+0xb0c0>
  40a138:	mov	w0, #0x0                   	// #0
  40a13c:	ldr	x19, [sp, #16]
  40a140:	ldp	x29, x30, [sp], #80
  40a144:	ret
  40a148:	sub	sp, sp, #0x20
  40a14c:	str	x0, [sp, #8]
  40a150:	str	x1, [sp]
  40a154:	ldr	x0, [sp, #8]
  40a158:	ldr	x0, [x0]
  40a15c:	str	x0, [sp, #24]
  40a160:	ldr	x0, [sp]
  40a164:	ldr	x0, [x0]
  40a168:	str	x0, [sp, #16]
  40a16c:	ldr	x0, [sp, #24]
  40a170:	ldr	w1, [x0, #100]
  40a174:	ldr	x0, [sp, #16]
  40a178:	ldr	w0, [x0, #100]
  40a17c:	sub	w0, w1, w0
  40a180:	add	sp, sp, #0x20
  40a184:	ret
  40a188:	stp	x29, x30, [sp, #-64]!
  40a18c:	mov	x29, sp
  40a190:	str	x0, [sp, #24]
  40a194:	ldr	x0, [sp, #24]
  40a198:	ldr	x0, [x0, #16]
  40a19c:	str	x0, [sp, #56]
  40a1a0:	ldr	x0, [sp, #24]
  40a1a4:	ldr	x0, [x0, #24]
  40a1a8:	lsl	x0, x0, #3
  40a1ac:	ldr	x1, [sp, #56]
  40a1b0:	add	x0, x1, x0
  40a1b4:	str	x0, [sp, #48]
  40a1b8:	b	40a1fc <ferror@plt+0x7a9c>
  40a1bc:	ldr	x0, [sp, #56]
  40a1c0:	ldr	x0, [x0]
  40a1c4:	str	x0, [sp, #40]
  40a1c8:	ldr	x0, [sp, #40]
  40a1cc:	ldr	x0, [x0, #56]
  40a1d0:	cmp	x0, #0x1
  40a1d4:	b.ls	40a1f0 <ferror@plt+0x7a90>  // b.plast
  40a1d8:	ldr	x0, [sp, #40]
  40a1dc:	add	x2, x0, #0x30
  40a1e0:	adrp	x0, 40a000 <ferror@plt+0x78a0>
  40a1e4:	add	x1, x0, #0x148
  40a1e8:	mov	x0, x2
  40a1ec:	bl	40e3e8 <ferror@plt+0xbc88>
  40a1f0:	ldr	x0, [sp, #56]
  40a1f4:	add	x0, x0, #0x8
  40a1f8:	str	x0, [sp, #56]
  40a1fc:	ldr	x1, [sp, #56]
  40a200:	ldr	x0, [sp, #48]
  40a204:	cmp	x1, x0
  40a208:	b.cc	40a1bc <ferror@plt+0x7a5c>  // b.lo, b.ul, b.last
  40a20c:	nop
  40a210:	nop
  40a214:	ldp	x29, x30, [sp], #64
  40a218:	ret
  40a21c:	stp	x29, x30, [sp, #-48]!
  40a220:	mov	x29, sp
  40a224:	str	x0, [sp, #24]
  40a228:	str	x1, [sp, #16]
  40a22c:	mov	x0, #0x10                  	// #16
  40a230:	bl	4022b0 <malloc@plt>
  40a234:	str	x0, [sp, #40]
  40a238:	ldr	x0, [sp, #40]
  40a23c:	cmp	x0, #0x0
  40a240:	b.ne	40a24c <ferror@plt+0x7aec>  // b.any
  40a244:	mov	x0, #0x0                   	// #0
  40a248:	b	40a268 <ferror@plt+0x7b08>
  40a24c:	ldr	x0, [sp, #40]
  40a250:	ldr	x1, [sp, #16]
  40a254:	str	x1, [x0]
  40a258:	ldr	x0, [sp, #40]
  40a25c:	ldr	x1, [sp, #24]
  40a260:	str	x1, [x0, #8]
  40a264:	ldr	x0, [sp, #40]
  40a268:	ldp	x29, x30, [sp], #48
  40a26c:	ret
  40a270:	stp	x29, x30, [sp, #-48]!
  40a274:	mov	x29, sp
  40a278:	str	x0, [sp, #24]
  40a27c:	str	x1, [sp, #16]
  40a280:	ldr	x0, [sp, #24]
  40a284:	ldr	x0, [x0]
  40a288:	ldr	x1, [sp, #16]
  40a28c:	bl	411c40 <ferror@plt+0xf4e0>
  40a290:	str	x0, [sp, #40]
  40a294:	ldr	x0, [sp, #24]
  40a298:	ldr	x1, [sp, #40]
  40a29c:	str	x1, [x0]
  40a2a0:	nop
  40a2a4:	ldp	x29, x30, [sp], #48
  40a2a8:	ret
  40a2ac:	stp	x29, x30, [sp, #-160]!
  40a2b0:	mov	x29, sp
  40a2b4:	str	x19, [sp, #16]
  40a2b8:	str	x0, [sp, #56]
  40a2bc:	str	x1, [sp, #48]
  40a2c0:	str	x2, [sp, #40]
  40a2c4:	str	x3, [sp, #32]
  40a2c8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a2cc:	add	x1, x0, #0x908
  40a2d0:	add	x0, sp, #0x68
  40a2d4:	ldr	w2, [x1]
  40a2d8:	str	w2, [x0]
  40a2dc:	ldrb	w1, [x1, #4]
  40a2e0:	strb	w1, [x0, #4]
  40a2e4:	add	x0, sp, #0x48
  40a2e8:	mov	x1, #0x3                   	// #3
  40a2ec:	bl	40e218 <ferror@plt+0xbab8>
  40a2f0:	str	xzr, [sp, #152]
  40a2f4:	ldr	x0, [sp, #48]
  40a2f8:	ldr	x0, [x0]
  40a2fc:	str	x0, [sp, #136]
  40a300:	str	wzr, [sp, #144]
  40a304:	b	40a37c <ferror@plt+0x7c1c>
  40a308:	ldr	x0, [sp, #136]
  40a30c:	ldr	x0, [x0, #8]
  40a310:	ldr	x1, [x0, #88]
  40a314:	ldr	x0, [sp, #152]
  40a318:	add	x0, x1, x0
  40a31c:	sub	x0, x0, #0x1
  40a320:	str	x0, [sp, #152]
  40a324:	add	x0, sp, #0x48
  40a328:	ldr	x1, [sp, #136]
  40a32c:	bl	40e284 <ferror@plt+0xbb24>
  40a330:	ldr	x0, [sp, #136]
  40a334:	ldr	x0, [x0, #8]
  40a338:	add	x0, x0, #0x78
  40a33c:	mov	x2, #0x0                   	// #0
  40a340:	mov	x1, x0
  40a344:	ldr	x0, [sp, #32]
  40a348:	bl	40e868 <ferror@plt+0xc108>
  40a34c:	str	w0, [sp, #116]
  40a350:	ldr	w0, [sp, #116]
  40a354:	cmp	w0, #0x0
  40a358:	b.eq	40a364 <ferror@plt+0x7c04>  // b.none
  40a35c:	ldr	w0, [sp, #116]
  40a360:	b	40a4e4 <ferror@plt+0x7d84>
  40a364:	ldr	x0, [sp, #136]
  40a368:	ldr	x0, [x0]
  40a36c:	str	x0, [sp, #136]
  40a370:	ldr	w0, [sp, #144]
  40a374:	add	w0, w0, #0x1
  40a378:	str	w0, [sp, #144]
  40a37c:	ldr	x0, [sp, #136]
  40a380:	cmp	x0, #0x0
  40a384:	b.ne	40a308 <ferror@plt+0x7ba8>  // b.any
  40a388:	ldr	x0, [sp, #48]
  40a38c:	ldr	x0, [x0, #8]
  40a390:	ldr	x1, [x0, #88]
  40a394:	ldr	x0, [sp, #152]
  40a398:	add	x0, x1, x0
  40a39c:	sub	x0, x0, #0x1
  40a3a0:	str	x0, [sp, #152]
  40a3a4:	ldrsw	x19, [sp, #144]
  40a3a8:	add	x0, sp, #0x68
  40a3ac:	bl	402110 <strlen@plt>
  40a3b0:	mul	x1, x19, x0
  40a3b4:	ldr	x0, [sp, #152]
  40a3b8:	add	x0, x1, x0
  40a3bc:	add	x0, x0, #0x1
  40a3c0:	bl	4022b0 <malloc@plt>
  40a3c4:	str	x0, [sp, #128]
  40a3c8:	str	xzr, [sp, #152]
  40a3cc:	ldr	x0, [sp, #80]
  40a3d0:	sub	w0, w0, #0x1
  40a3d4:	str	w0, [sp, #148]
  40a3d8:	b	40a48c <ferror@plt+0x7d2c>
  40a3dc:	ldr	x1, [sp, #72]
  40a3e0:	ldrsw	x0, [sp, #148]
  40a3e4:	lsl	x0, x0, #3
  40a3e8:	add	x0, x1, x0
  40a3ec:	ldr	x0, [x0]
  40a3f0:	str	x0, [sp, #136]
  40a3f4:	ldr	x0, [sp, #136]
  40a3f8:	ldr	x0, [x0, #8]
  40a3fc:	ldr	x0, [x0, #88]
  40a400:	sub	x0, x0, #0x1
  40a404:	str	x0, [sp, #120]
  40a408:	ldr	x1, [sp, #128]
  40a40c:	ldr	x0, [sp, #152]
  40a410:	add	x3, x1, x0
  40a414:	ldr	x0, [sp, #136]
  40a418:	ldr	x0, [x0, #8]
  40a41c:	add	x0, x0, #0x78
  40a420:	ldr	x2, [sp, #120]
  40a424:	mov	x1, x0
  40a428:	mov	x0, x3
  40a42c:	bl	4020d0 <memcpy@plt>
  40a430:	ldr	x1, [sp, #152]
  40a434:	ldr	x0, [sp, #120]
  40a438:	add	x0, x1, x0
  40a43c:	str	x0, [sp, #152]
  40a440:	ldr	x1, [sp, #128]
  40a444:	ldr	x0, [sp, #152]
  40a448:	add	x0, x1, x0
  40a44c:	add	x1, sp, #0x68
  40a450:	bl	4025b0 <strcpy@plt>
  40a454:	add	x0, sp, #0x68
  40a458:	bl	402110 <strlen@plt>
  40a45c:	mov	x1, x0
  40a460:	ldr	x0, [sp, #152]
  40a464:	add	x0, x0, x1
  40a468:	str	x0, [sp, #152]
  40a46c:	ldr	x0, [sp, #136]
  40a470:	ldr	x0, [x0, #8]
  40a474:	mov	x1, x0
  40a478:	ldr	x0, [sp, #40]
  40a47c:	bl	40a270 <ferror@plt+0x7b10>
  40a480:	ldr	w0, [sp, #148]
  40a484:	sub	w0, w0, #0x1
  40a488:	str	w0, [sp, #148]
  40a48c:	ldr	w0, [sp, #148]
  40a490:	cmp	w0, #0x0
  40a494:	b.ge	40a3dc <ferror@plt+0x7c7c>  // b.tcont
  40a498:	ldr	x1, [sp, #128]
  40a49c:	ldr	x0, [sp, #152]
  40a4a0:	add	x2, x1, x0
  40a4a4:	ldr	x0, [sp, #48]
  40a4a8:	ldr	x0, [x0, #8]
  40a4ac:	add	x0, x0, #0x78
  40a4b0:	mov	x1, x0
  40a4b4:	mov	x0, x2
  40a4b8:	bl	4025b0 <strcpy@plt>
  40a4bc:	ldr	x2, [sp, #128]
  40a4c0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a4c4:	add	x1, x0, #0x8f0
  40a4c8:	mov	w0, #0x3                   	// #3
  40a4cc:	bl	40d820 <ferror@plt+0xb0c0>
  40a4d0:	ldr	x0, [sp, #128]
  40a4d4:	bl	402510 <free@plt>
  40a4d8:	add	x0, sp, #0x48
  40a4dc:	bl	40e3b4 <ferror@plt+0xbc54>
  40a4e0:	mov	w0, #0x0                   	// #0
  40a4e4:	ldr	x19, [sp, #16]
  40a4e8:	ldp	x29, x30, [sp], #160
  40a4ec:	ret
  40a4f0:	stp	x29, x30, [sp, #-160]!
  40a4f4:	mov	x29, sp
  40a4f8:	str	x0, [sp, #56]
  40a4fc:	str	x1, [sp, #48]
  40a500:	str	x2, [sp, #40]
  40a504:	str	x3, [sp, #32]
  40a508:	str	x4, [sp, #24]
  40a50c:	str	x5, [sp, #16]
  40a510:	str	xzr, [sp, #152]
  40a514:	mov	w0, #0xfffffff4            	// #-12
  40a518:	str	w0, [sp, #132]
  40a51c:	mov	x1, #0x0                   	// #0
  40a520:	ldr	x0, [sp, #48]
  40a524:	bl	40a21c <ferror@plt+0x7abc>
  40a528:	str	x0, [sp, #120]
  40a52c:	ldr	x0, [sp, #120]
  40a530:	cmp	x0, #0x0
  40a534:	b.ne	40a54c <ferror@plt+0x7dec>  // b.any
  40a538:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a53c:	add	x1, x0, #0x910
  40a540:	mov	w0, #0x3                   	// #3
  40a544:	bl	40d820 <ferror@plt+0xb0c0>
  40a548:	b	40a774 <ferror@plt+0x8014>
  40a54c:	ldr	x1, [sp, #120]
  40a550:	ldr	x0, [sp, #152]
  40a554:	bl	411a48 <ferror@plt+0xf2e8>
  40a558:	str	x0, [sp, #112]
  40a55c:	ldr	x0, [sp, #112]
  40a560:	cmp	x0, #0x0
  40a564:	b.ne	40a57c <ferror@plt+0x7e1c>  // b.any
  40a568:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a56c:	add	x1, x0, #0x910
  40a570:	mov	w0, #0x3                   	// #3
  40a574:	bl	40d820 <ferror@plt+0xb0c0>
  40a578:	b	40a774 <ferror@plt+0x8014>
  40a57c:	ldr	x0, [sp, #112]
  40a580:	str	x0, [sp, #152]
  40a584:	str	xzr, [sp, #136]
  40a588:	ldr	x0, [sp, #136]
  40a58c:	add	x1, x0, #0x1
  40a590:	str	x1, [sp, #136]
  40a594:	lsl	x0, x0, #3
  40a598:	ldr	x1, [sp, #32]
  40a59c:	add	x0, x1, x0
  40a5a0:	ldr	x1, [sp, #120]
  40a5a4:	str	x1, [x0]
  40a5a8:	b	40a764 <ferror@plt+0x8004>
  40a5ac:	ldr	x0, [sp, #136]
  40a5b0:	sub	x0, x0, #0x1
  40a5b4:	str	x0, [sp, #136]
  40a5b8:	ldr	x0, [sp, #136]
  40a5bc:	lsl	x0, x0, #3
  40a5c0:	ldr	x1, [sp, #32]
  40a5c4:	add	x0, x1, x0
  40a5c8:	ldr	x0, [x0]
  40a5cc:	str	x0, [sp, #104]
  40a5d0:	ldr	x0, [sp, #104]
  40a5d4:	ldr	x0, [x0, #8]
  40a5d8:	str	x0, [sp, #96]
  40a5dc:	ldr	x0, [sp, #96]
  40a5e0:	ldrb	w0, [x0, #108]
  40a5e4:	cmp	w0, #0x0
  40a5e8:	b.eq	40a630 <ferror@plt+0x7ed0>  // b.none
  40a5ec:	ldr	x0, [sp, #120]
  40a5f0:	ldr	x0, [x0, #8]
  40a5f4:	ldr	x1, [sp, #96]
  40a5f8:	cmp	x1, x0
  40a5fc:	b.ne	40a630 <ferror@plt+0x7ed0>  // b.any
  40a600:	ldr	x3, [sp, #16]
  40a604:	ldr	x2, [sp, #40]
  40a608:	ldr	x1, [sp, #104]
  40a60c:	ldr	x0, [sp, #56]
  40a610:	bl	40a2ac <ferror@plt+0x7b4c>
  40a614:	str	w0, [sp, #92]
  40a618:	ldr	w0, [sp, #92]
  40a61c:	cmp	w0, #0x0
  40a620:	b.eq	40a764 <ferror@plt+0x8004>  // b.none
  40a624:	ldr	w0, [sp, #92]
  40a628:	str	w0, [sp, #132]
  40a62c:	b	40a774 <ferror@plt+0x8014>
  40a630:	ldr	x0, [sp, #96]
  40a634:	mov	w1, #0x1                   	// #1
  40a638:	strb	w1, [x0, #108]
  40a63c:	ldr	x0, [sp, #96]
  40a640:	ldr	x0, [x0, #56]
  40a644:	cmp	x0, #0x0
  40a648:	b.ne	40a65c <ferror@plt+0x7efc>  // b.any
  40a64c:	ldr	x1, [sp, #96]
  40a650:	ldr	x0, [sp, #40]
  40a654:	bl	40a270 <ferror@plt+0x7b10>
  40a658:	b	40a764 <ferror@plt+0x8004>
  40a65c:	ldr	x0, [sp, #96]
  40a660:	ldr	x0, [x0, #48]
  40a664:	str	x0, [sp, #144]
  40a668:	ldr	x0, [sp, #96]
  40a66c:	ldr	x0, [x0, #56]
  40a670:	lsl	x0, x0, #3
  40a674:	ldr	x1, [sp, #144]
  40a678:	add	x0, x1, x0
  40a67c:	str	x0, [sp, #80]
  40a680:	b	40a754 <ferror@plt+0x7ff4>
  40a684:	ldr	x0, [sp, #144]
  40a688:	ldr	x0, [x0]
  40a68c:	str	x0, [sp, #72]
  40a690:	ldr	x1, [sp, #104]
  40a694:	ldr	x0, [sp, #72]
  40a698:	bl	40a21c <ferror@plt+0x7abc>
  40a69c:	str	x0, [sp, #64]
  40a6a0:	ldr	x0, [sp, #64]
  40a6a4:	cmp	x0, #0x0
  40a6a8:	b.ne	40a6c0 <ferror@plt+0x7f60>  // b.any
  40a6ac:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a6b0:	add	x1, x0, #0x910
  40a6b4:	mov	w0, #0x3                   	// #3
  40a6b8:	bl	40d820 <ferror@plt+0xb0c0>
  40a6bc:	b	40a774 <ferror@plt+0x8014>
  40a6c0:	ldr	x1, [sp, #136]
  40a6c4:	ldr	x0, [sp, #24]
  40a6c8:	cmp	x1, x0
  40a6cc:	b.cc	40a6f0 <ferror@plt+0x7f90>  // b.lo, b.ul, b.last
  40a6d0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40a6d4:	add	x3, x0, #0x618
  40a6d8:	mov	w2, #0x700                 	// #1792
  40a6dc:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a6e0:	add	x1, x0, #0x10
  40a6e4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a6e8:	add	x0, x0, #0x930
  40a6ec:	bl	4026a0 <__assert_fail@plt>
  40a6f0:	ldr	x0, [sp, #136]
  40a6f4:	add	x1, x0, #0x1
  40a6f8:	str	x1, [sp, #136]
  40a6fc:	lsl	x0, x0, #3
  40a700:	ldr	x1, [sp, #32]
  40a704:	add	x0, x1, x0
  40a708:	ldr	x1, [sp, #64]
  40a70c:	str	x1, [x0]
  40a710:	ldr	x1, [sp, #64]
  40a714:	ldr	x0, [sp, #152]
  40a718:	bl	411a48 <ferror@plt+0xf2e8>
  40a71c:	str	x0, [sp, #112]
  40a720:	ldr	x0, [sp, #112]
  40a724:	cmp	x0, #0x0
  40a728:	b.ne	40a740 <ferror@plt+0x7fe0>  // b.any
  40a72c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a730:	add	x1, x0, #0x910
  40a734:	mov	w0, #0x3                   	// #3
  40a738:	bl	40d820 <ferror@plt+0xb0c0>
  40a73c:	b	40a774 <ferror@plt+0x8014>
  40a740:	ldr	x0, [sp, #112]
  40a744:	str	x0, [sp, #152]
  40a748:	ldr	x0, [sp, #144]
  40a74c:	add	x0, x0, #0x8
  40a750:	str	x0, [sp, #144]
  40a754:	ldr	x1, [sp, #144]
  40a758:	ldr	x0, [sp, #80]
  40a75c:	cmp	x1, x0
  40a760:	b.cc	40a684 <ferror@plt+0x7f24>  // b.lo, b.ul, b.last
  40a764:	ldr	x0, [sp, #136]
  40a768:	cmp	x0, #0x0
  40a76c:	b.ne	40a5ac <ferror@plt+0x7e4c>  // b.any
  40a770:	str	wzr, [sp, #132]
  40a774:	b	40a7a0 <ferror@plt+0x8040>
  40a778:	ldr	x0, [sp, #152]
  40a77c:	ldr	x0, [x0, #16]
  40a780:	str	x0, [sp, #64]
  40a784:	ldr	x0, [sp, #152]
  40a788:	bl	411bec <ferror@plt+0xf48c>
  40a78c:	str	x0, [sp, #112]
  40a790:	ldr	x0, [sp, #112]
  40a794:	str	x0, [sp, #152]
  40a798:	ldr	x0, [sp, #64]
  40a79c:	bl	402510 <free@plt>
  40a7a0:	ldr	x0, [sp, #152]
  40a7a4:	cmp	x0, #0x0
  40a7a8:	b.ne	40a778 <ferror@plt+0x8018>  // b.any
  40a7ac:	ldr	w0, [sp, #132]
  40a7b0:	ldp	x29, x30, [sp], #160
  40a7b4:	ret
  40a7b8:	stp	x29, x30, [sp, #-128]!
  40a7bc:	mov	x29, sp
  40a7c0:	str	x0, [sp, #40]
  40a7c4:	strh	w1, [sp, #38]
  40a7c8:	str	x2, [sp, #24]
  40a7cc:	str	wzr, [sp, #112]
  40a7d0:	str	xzr, [sp, #64]
  40a7d4:	str	xzr, [sp, #56]
  40a7d8:	str	wzr, [sp, #116]
  40a7dc:	str	xzr, [sp, #120]
  40a7e0:	b	40a874 <ferror@plt+0x8114>
  40a7e4:	ldrsw	x0, [sp, #116]
  40a7e8:	lsl	x0, x0, #1
  40a7ec:	ldr	x1, [sp, #24]
  40a7f0:	add	x0, x1, x0
  40a7f4:	ldrh	w0, [x0]
  40a7f8:	cmp	w0, #0x0
  40a7fc:	b.eq	40a864 <ferror@plt+0x8104>  // b.none
  40a800:	ldr	x0, [sp, #40]
  40a804:	ldr	x1, [x0, #16]
  40a808:	ldrsw	x0, [sp, #116]
  40a80c:	lsl	x0, x0, #3
  40a810:	add	x0, x1, x0
  40a814:	ldr	x0, [x0]
  40a818:	str	x0, [sp, #72]
  40a81c:	ldr	x0, [sp, #64]
  40a820:	ldr	x1, [sp, #72]
  40a824:	bl	411a48 <ferror@plt+0xf2e8>
  40a828:	str	x0, [sp, #88]
  40a82c:	ldr	x0, [sp, #88]
  40a830:	cmp	x0, #0x0
  40a834:	b.ne	40a84c <ferror@plt+0x80ec>  // b.any
  40a838:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a83c:	add	x1, x0, #0x910
  40a840:	mov	w0, #0x3                   	// #3
  40a844:	bl	40d820 <ferror@plt+0xb0c0>
  40a848:	b	40a974 <ferror@plt+0x8214>
  40a84c:	ldr	x0, [sp, #88]
  40a850:	str	x0, [sp, #64]
  40a854:	ldr	x0, [sp, #120]
  40a858:	add	x0, x0, #0x1
  40a85c:	str	x0, [sp, #120]
  40a860:	b	40a868 <ferror@plt+0x8108>
  40a864:	nop
  40a868:	ldr	w0, [sp, #116]
  40a86c:	add	w0, w0, #0x1
  40a870:	str	w0, [sp, #116]
  40a874:	ldrh	w0, [sp, #38]
  40a878:	ldr	w1, [sp, #116]
  40a87c:	cmp	w1, w0
  40a880:	b.lt	40a7e4 <ferror@plt+0x8084>  // b.tstop
  40a884:	ldr	x0, [sp, #120]
  40a888:	lsl	x0, x0, #3
  40a88c:	bl	4022b0 <malloc@plt>
  40a890:	str	x0, [sp, #56]
  40a894:	ldr	x0, [sp, #56]
  40a898:	cmp	x0, #0x0
  40a89c:	b.ne	40a8b4 <ferror@plt+0x8154>  // b.any
  40a8a0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a8a4:	add	x1, x0, #0x910
  40a8a8:	mov	w0, #0x3                   	// #3
  40a8ac:	bl	40d820 <ferror@plt+0xb0c0>
  40a8b0:	b	40a974 <ferror@plt+0x8214>
  40a8b4:	mov	x1, #0x0                   	// #0
  40a8b8:	mov	w0, #0x10                  	// #16
  40a8bc:	bl	40e428 <ferror@plt+0xbcc8>
  40a8c0:	str	x0, [sp, #104]
  40a8c4:	ldr	x0, [sp, #104]
  40a8c8:	cmp	x0, #0x0
  40a8cc:	b.ne	40a938 <ferror@plt+0x81d8>  // b.any
  40a8d0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a8d4:	add	x1, x0, #0x910
  40a8d8:	mov	w0, #0x3                   	// #3
  40a8dc:	bl	40d820 <ferror@plt+0xb0c0>
  40a8e0:	b	40a974 <ferror@plt+0x8214>
  40a8e4:	ldr	x0, [sp, #64]
  40a8e8:	ldr	x0, [x0, #16]
  40a8ec:	str	x0, [sp, #96]
  40a8f0:	ldr	x0, [sp, #64]
  40a8f4:	bl	411bec <ferror@plt+0xf48c>
  40a8f8:	str	x0, [sp, #88]
  40a8fc:	ldr	x0, [sp, #88]
  40a900:	str	x0, [sp, #64]
  40a904:	ldr	x1, [sp, #56]
  40a908:	add	x0, sp, #0x40
  40a90c:	ldr	x5, [sp, #104]
  40a910:	ldr	x4, [sp, #120]
  40a914:	mov	x3, x1
  40a918:	mov	x2, x0
  40a91c:	ldr	x1, [sp, #96]
  40a920:	ldr	x0, [sp, #40]
  40a924:	bl	40a4f0 <ferror@plt+0x7d90>
  40a928:	str	w0, [sp, #84]
  40a92c:	ldr	w0, [sp, #84]
  40a930:	cmp	w0, #0x0
  40a934:	b.lt	40a968 <ferror@plt+0x8208>  // b.tstop
  40a938:	ldr	x0, [sp, #64]
  40a93c:	cmp	x0, #0x0
  40a940:	b.ne	40a8e4 <ferror@plt+0x8184>  // b.any
  40a944:	ldr	x0, [sp, #104]
  40a948:	bl	40ef50 <ferror@plt+0xc7f0>
  40a94c:	str	w0, [sp, #112]
  40a950:	ldr	w2, [sp, #112]
  40a954:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40a958:	add	x1, x0, #0x940
  40a95c:	mov	w0, #0x3                   	// #3
  40a960:	bl	40d820 <ferror@plt+0xb0c0>
  40a964:	b	40a96c <ferror@plt+0x820c>
  40a968:	nop
  40a96c:	ldr	x0, [sp, #104]
  40a970:	bl	40e504 <ferror@plt+0xbda4>
  40a974:	b	40a984 <ferror@plt+0x8224>
  40a978:	ldr	x0, [sp, #64]
  40a97c:	bl	411bec <ferror@plt+0xf48c>
  40a980:	str	x0, [sp, #64]
  40a984:	ldr	x0, [sp, #64]
  40a988:	cmp	x0, #0x0
  40a98c:	b.ne	40a978 <ferror@plt+0x8218>  // b.any
  40a990:	add	x0, sp, #0x38
  40a994:	bl	406918 <ferror@plt+0x41b8>
  40a998:	nop
  40a99c:	ldp	x29, x30, [sp], #128
  40a9a0:	ret
  40a9a4:	stp	x29, x30, [sp, #-144]!
  40a9a8:	mov	x29, sp
  40a9ac:	str	x0, [sp, #24]
  40a9b0:	strh	wzr, [sp, #132]
  40a9b4:	strh	wzr, [sp, #130]
  40a9b8:	ldr	x0, [sp, #24]
  40a9bc:	ldr	x0, [x0, #24]
  40a9c0:	strh	w0, [sp, #110]
  40a9c4:	str	wzr, [sp, #124]
  40a9c8:	ldrh	w1, [sp, #110]
  40a9cc:	mov	x0, x1
  40a9d0:	lsl	x0, x0, #1
  40a9d4:	add	x0, x0, x1
  40a9d8:	lsl	x0, x0, #1
  40a9dc:	bl	4022b0 <malloc@plt>
  40a9e0:	str	x0, [sp, #96]
  40a9e4:	ldr	x0, [sp, #96]
  40a9e8:	cmp	x0, #0x0
  40a9ec:	b.ne	40a9f8 <ferror@plt+0x8298>  // b.any
  40a9f0:	mov	w0, #0xfffffff4            	// #-12
  40a9f4:	b	40ace0 <ferror@plt+0x8580>
  40a9f8:	ldrh	w0, [sp, #110]
  40a9fc:	lsl	x0, x0, #1
  40aa00:	ldr	x1, [sp, #96]
  40aa04:	add	x0, x1, x0
  40aa08:	str	x0, [sp, #88]
  40aa0c:	ldrh	w0, [sp, #110]
  40aa10:	lsl	x0, x0, #1
  40aa14:	ldr	x1, [sp, #88]
  40aa18:	add	x0, x1, x0
  40aa1c:	str	x0, [sp, #80]
  40aa20:	ldrh	w0, [sp, #110]
  40aa24:	mov	w2, w0
  40aa28:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40aa2c:	add	x1, x0, #0x968
  40aa30:	mov	w0, #0x7                   	// #7
  40aa34:	bl	40d820 <ferror@plt+0xb0c0>
  40aa38:	ldr	x0, [sp, #24]
  40aa3c:	ldr	x1, [x0, #24]
  40aa40:	mov	x0, #0xfffe                	// #65534
  40aa44:	cmp	x1, x0
  40aa48:	b.ls	40aa6c <ferror@plt+0x830c>  // b.plast
  40aa4c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40aa50:	add	x3, x0, #0x638
  40aa54:	mov	w2, #0x767                 	// #1895
  40aa58:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40aa5c:	add	x1, x0, #0x10
  40aa60:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40aa64:	add	x0, x0, #0x9a0
  40aa68:	bl	4026a0 <__assert_fail@plt>
  40aa6c:	ldr	x0, [sp, #24]
  40aa70:	ldr	x0, [x0, #16]
  40aa74:	str	x0, [sp, #136]
  40aa78:	strh	wzr, [sp, #134]
  40aa7c:	b	40ab00 <ferror@plt+0x83a0>
  40aa80:	ldr	x0, [sp, #136]
  40aa84:	ldr	x0, [x0]
  40aa88:	str	x0, [sp, #32]
  40aa8c:	ldrh	w0, [sp, #134]
  40aa90:	lsl	x0, x0, #1
  40aa94:	ldr	x1, [sp, #96]
  40aa98:	add	x0, x1, x0
  40aa9c:	ldr	x1, [sp, #32]
  40aaa0:	ldrh	w1, [x1, #106]
  40aaa4:	strh	w1, [x0]
  40aaa8:	ldrh	w0, [sp, #134]
  40aaac:	lsl	x0, x0, #1
  40aab0:	ldr	x1, [sp, #96]
  40aab4:	add	x0, x1, x0
  40aab8:	ldrh	w0, [x0]
  40aabc:	cmp	w0, #0x0
  40aac0:	b.ne	40aae8 <ferror@plt+0x8388>  // b.any
  40aac4:	ldrh	w0, [sp, #132]
  40aac8:	lsl	x0, x0, #1
  40aacc:	ldr	x1, [sp, #88]
  40aad0:	add	x0, x1, x0
  40aad4:	ldrh	w1, [sp, #134]
  40aad8:	strh	w1, [x0]
  40aadc:	ldrh	w0, [sp, #132]
  40aae0:	add	w0, w0, #0x1
  40aae4:	strh	w0, [sp, #132]
  40aae8:	ldrh	w0, [sp, #134]
  40aaec:	add	w0, w0, #0x1
  40aaf0:	strh	w0, [sp, #134]
  40aaf4:	ldr	x0, [sp, #136]
  40aaf8:	add	x0, x0, #0x8
  40aafc:	str	x0, [sp, #136]
  40ab00:	ldrh	w1, [sp, #134]
  40ab04:	ldrh	w0, [sp, #110]
  40ab08:	cmp	w1, w0
  40ab0c:	b.cc	40aa80 <ferror@plt+0x8320>  // b.lo, b.ul, b.last
  40ab10:	b	40ac7c <ferror@plt+0x851c>
  40ab14:	ldrh	w0, [sp, #132]
  40ab18:	sub	w0, w0, #0x1
  40ab1c:	strh	w0, [sp, #132]
  40ab20:	ldrh	w0, [sp, #132]
  40ab24:	lsl	x0, x0, #1
  40ab28:	ldr	x1, [sp, #88]
  40ab2c:	add	x0, x1, x0
  40ab30:	ldrh	w0, [x0]
  40ab34:	strh	w0, [sp, #78]
  40ab38:	ldr	x0, [sp, #24]
  40ab3c:	ldr	x1, [x0, #16]
  40ab40:	ldrh	w0, [sp, #78]
  40ab44:	lsl	x0, x0, #3
  40ab48:	add	x0, x1, x0
  40ab4c:	ldr	x0, [x0]
  40ab50:	str	x0, [sp, #64]
  40ab54:	ldrh	w1, [sp, #130]
  40ab58:	ldr	x0, [sp, #64]
  40ab5c:	str	w1, [x0, #100]
  40ab60:	ldrh	w0, [sp, #130]
  40ab64:	lsl	x0, x0, #1
  40ab68:	ldr	x1, [sp, #80]
  40ab6c:	add	x0, x1, x0
  40ab70:	ldrh	w1, [sp, #78]
  40ab74:	strh	w1, [x0]
  40ab78:	ldrh	w0, [sp, #130]
  40ab7c:	add	w0, w0, #0x1
  40ab80:	strh	w0, [sp, #130]
  40ab84:	ldr	x0, [sp, #64]
  40ab88:	ldr	x0, [x0, #48]
  40ab8c:	str	x0, [sp, #112]
  40ab90:	ldr	x0, [sp, #64]
  40ab94:	ldr	x0, [x0, #56]
  40ab98:	lsl	x0, x0, #3
  40ab9c:	ldr	x1, [sp, #112]
  40aba0:	add	x0, x1, x0
  40aba4:	str	x0, [sp, #56]
  40aba8:	b	40ac6c <ferror@plt+0x850c>
  40abac:	ldr	x0, [sp, #112]
  40abb0:	ldr	x0, [x0]
  40abb4:	str	x0, [sp, #48]
  40abb8:	ldr	x0, [sp, #48]
  40abbc:	ldrh	w0, [x0, #104]
  40abc0:	strh	w0, [sp, #46]
  40abc4:	ldrh	w0, [sp, #46]
  40abc8:	lsl	x0, x0, #1
  40abcc:	ldr	x1, [sp, #96]
  40abd0:	add	x0, x1, x0
  40abd4:	ldrh	w0, [x0]
  40abd8:	cmp	w0, #0x0
  40abdc:	b.ne	40ac00 <ferror@plt+0x84a0>  // b.any
  40abe0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40abe4:	add	x3, x0, #0x638
  40abe8:	mov	w2, #0x784                 	// #1924
  40abec:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40abf0:	add	x1, x0, #0x10
  40abf4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40abf8:	add	x0, x0, #0x9c8
  40abfc:	bl	4026a0 <__assert_fail@plt>
  40ac00:	ldrh	w0, [sp, #46]
  40ac04:	lsl	x0, x0, #1
  40ac08:	ldr	x1, [sp, #96]
  40ac0c:	add	x0, x1, x0
  40ac10:	ldrh	w1, [x0]
  40ac14:	sub	w1, w1, #0x1
  40ac18:	and	w1, w1, #0xffff
  40ac1c:	strh	w1, [x0]
  40ac20:	ldrh	w0, [sp, #46]
  40ac24:	lsl	x0, x0, #1
  40ac28:	ldr	x1, [sp, #96]
  40ac2c:	add	x0, x1, x0
  40ac30:	ldrh	w0, [x0]
  40ac34:	cmp	w0, #0x0
  40ac38:	b.ne	40ac60 <ferror@plt+0x8500>  // b.any
  40ac3c:	ldrh	w0, [sp, #132]
  40ac40:	lsl	x0, x0, #1
  40ac44:	ldr	x1, [sp, #88]
  40ac48:	add	x0, x1, x0
  40ac4c:	ldrh	w1, [sp, #46]
  40ac50:	strh	w1, [x0]
  40ac54:	ldrh	w0, [sp, #132]
  40ac58:	add	w0, w0, #0x1
  40ac5c:	strh	w0, [sp, #132]
  40ac60:	ldr	x0, [sp, #112]
  40ac64:	add	x0, x0, #0x8
  40ac68:	str	x0, [sp, #112]
  40ac6c:	ldr	x1, [sp, #112]
  40ac70:	ldr	x0, [sp, #56]
  40ac74:	cmp	x1, x0
  40ac78:	b.cc	40abac <ferror@plt+0x844c>  // b.lo, b.ul, b.last
  40ac7c:	ldrh	w0, [sp, #132]
  40ac80:	cmp	w0, #0x0
  40ac84:	b.ne	40ab14 <ferror@plt+0x83b4>  // b.any
  40ac88:	ldrh	w1, [sp, #130]
  40ac8c:	ldrh	w0, [sp, #110]
  40ac90:	cmp	w1, w0
  40ac94:	b.cs	40acb4 <ferror@plt+0x8554>  // b.hs, b.nlast
  40ac98:	ldr	x2, [sp, #96]
  40ac9c:	ldrh	w1, [sp, #110]
  40aca0:	ldr	x0, [sp, #24]
  40aca4:	bl	40a7b8 <ferror@plt+0x8058>
  40aca8:	mov	w0, #0xffffffea            	// #-22
  40acac:	str	w0, [sp, #124]
  40acb0:	b	40acd4 <ferror@plt+0x8574>
  40acb4:	ldr	x0, [sp, #24]
  40acb8:	bl	40a188 <ferror@plt+0x7a28>
  40acbc:	ldrh	w0, [sp, #110]
  40acc0:	mov	w2, w0
  40acc4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40acc8:	add	x1, x0, #0x9e0
  40accc:	mov	w0, #0x7                   	// #7
  40acd0:	bl	40d820 <ferror@plt+0xb0c0>
  40acd4:	ldr	x0, [sp, #96]
  40acd8:	bl	402510 <free@plt>
  40acdc:	ldr	w0, [sp, #124]
  40ace0:	ldp	x29, x30, [sp], #144
  40ace4:	ret
  40ace8:	stp	x29, x30, [sp, #-48]!
  40acec:	mov	x29, sp
  40acf0:	str	x0, [sp, #24]
  40acf4:	ldr	x0, [sp, #24]
  40acf8:	bl	409c4c <ferror@plt+0x74ec>
  40acfc:	str	w0, [sp, #44]
  40ad00:	ldr	w0, [sp, #44]
  40ad04:	cmp	w0, #0x0
  40ad08:	b.ge	40ad14 <ferror@plt+0x85b4>  // b.tcont
  40ad0c:	ldr	w0, [sp, #44]
  40ad10:	b	40ad58 <ferror@plt+0x85f8>
  40ad14:	ldr	x0, [sp, #24]
  40ad18:	bl	40a044 <ferror@plt+0x78e4>
  40ad1c:	str	w0, [sp, #44]
  40ad20:	ldr	w0, [sp, #44]
  40ad24:	cmp	w0, #0x0
  40ad28:	b.ge	40ad34 <ferror@plt+0x85d4>  // b.tcont
  40ad2c:	ldr	w0, [sp, #44]
  40ad30:	b	40ad58 <ferror@plt+0x85f8>
  40ad34:	ldr	x0, [sp, #24]
  40ad38:	bl	40a9a4 <ferror@plt+0x8244>
  40ad3c:	str	w0, [sp, #44]
  40ad40:	ldr	w0, [sp, #44]
  40ad44:	cmp	w0, #0x0
  40ad48:	b.ge	40ad54 <ferror@plt+0x85f4>  // b.tcont
  40ad4c:	ldr	w0, [sp, #44]
  40ad50:	b	40ad58 <ferror@plt+0x85f8>
  40ad54:	mov	w0, #0x0                   	// #0
  40ad58:	ldp	x29, x30, [sp], #48
  40ad5c:	ret
  40ad60:	stp	x29, x30, [sp, #-64]!
  40ad64:	mov	x29, sp
  40ad68:	str	x0, [sp, #24]
  40ad6c:	str	xzr, [sp, #48]
  40ad70:	str	xzr, [sp, #56]
  40ad74:	b	40adb8 <ferror@plt+0x8658>
  40ad78:	ldr	x0, [sp, #24]
  40ad7c:	ldr	x1, [x0, #48]
  40ad80:	ldr	x0, [sp, #56]
  40ad84:	lsl	x0, x0, #3
  40ad88:	add	x0, x1, x0
  40ad8c:	ldr	x0, [x0]
  40ad90:	str	x0, [sp, #40]
  40ad94:	ldr	x0, [sp, #40]
  40ad98:	bl	40ad60 <ferror@plt+0x8600>
  40ad9c:	add	x0, x0, #0x1
  40ada0:	ldr	x1, [sp, #48]
  40ada4:	add	x0, x1, x0
  40ada8:	str	x0, [sp, #48]
  40adac:	ldr	x0, [sp, #56]
  40adb0:	add	x0, x0, #0x1
  40adb4:	str	x0, [sp, #56]
  40adb8:	ldr	x0, [sp, #24]
  40adbc:	ldr	x0, [x0, #56]
  40adc0:	ldr	x1, [sp, #56]
  40adc4:	cmp	x1, x0
  40adc8:	b.cc	40ad78 <ferror@plt+0x8618>  // b.lo, b.ul, b.last
  40adcc:	ldr	x0, [sp, #48]
  40add0:	ldp	x29, x30, [sp], #64
  40add4:	ret
  40add8:	stp	x29, x30, [sp, #-96]!
  40addc:	mov	x29, sp
  40ade0:	str	x0, [sp, #40]
  40ade4:	str	x1, [sp, #32]
  40ade8:	str	x2, [sp, #24]
  40adec:	str	x3, [sp, #16]
  40adf0:	str	wzr, [sp, #84]
  40adf4:	str	xzr, [sp, #88]
  40adf8:	b	40af00 <ferror@plt+0x87a0>
  40adfc:	ldr	x0, [sp, #40]
  40ae00:	ldr	x1, [x0, #48]
  40ae04:	ldr	x0, [sp, #88]
  40ae08:	lsl	x0, x0, #3
  40ae0c:	add	x0, x1, x0
  40ae10:	ldr	x0, [x0]
  40ae14:	str	x0, [sp, #56]
  40ae18:	strb	wzr, [sp, #71]
  40ae1c:	str	xzr, [sp, #72]
  40ae20:	b	40ae5c <ferror@plt+0x86fc>
  40ae24:	ldr	x0, [sp, #72]
  40ae28:	lsl	x0, x0, #3
  40ae2c:	ldr	x1, [sp, #32]
  40ae30:	add	x0, x1, x0
  40ae34:	ldr	x0, [x0]
  40ae38:	ldr	x1, [sp, #56]
  40ae3c:	cmp	x1, x0
  40ae40:	b.ne	40ae50 <ferror@plt+0x86f0>  // b.any
  40ae44:	mov	w0, #0x1                   	// #1
  40ae48:	strb	w0, [sp, #71]
  40ae4c:	b	40ae70 <ferror@plt+0x8710>
  40ae50:	ldr	x0, [sp, #72]
  40ae54:	add	x0, x0, #0x1
  40ae58:	str	x0, [sp, #72]
  40ae5c:	ldr	x0, [sp, #16]
  40ae60:	ldr	x0, [x0]
  40ae64:	ldr	x1, [sp, #72]
  40ae68:	cmp	x1, x0
  40ae6c:	b.cc	40ae24 <ferror@plt+0x86c4>  // b.lo, b.ul, b.last
  40ae70:	ldrb	w0, [sp, #71]
  40ae74:	cmp	w0, #0x0
  40ae78:	b.ne	40aef0 <ferror@plt+0x8790>  // b.any
  40ae7c:	ldr	x0, [sp, #16]
  40ae80:	ldr	x0, [x0]
  40ae84:	ldr	x1, [sp, #24]
  40ae88:	cmp	x1, x0
  40ae8c:	b.hi	40ae98 <ferror@plt+0x8738>  // b.pmore
  40ae90:	mov	w0, #0xffffffe4            	// #-28
  40ae94:	b	40af20 <ferror@plt+0x87c0>
  40ae98:	ldr	x0, [sp, #16]
  40ae9c:	ldr	x0, [x0]
  40aea0:	lsl	x0, x0, #3
  40aea4:	ldr	x1, [sp, #32]
  40aea8:	add	x0, x1, x0
  40aeac:	ldr	x1, [sp, #56]
  40aeb0:	str	x1, [x0]
  40aeb4:	ldr	x0, [sp, #16]
  40aeb8:	ldr	x0, [x0]
  40aebc:	add	x1, x0, #0x1
  40aec0:	ldr	x0, [sp, #16]
  40aec4:	str	x1, [x0]
  40aec8:	ldr	x3, [sp, #16]
  40aecc:	ldr	x2, [sp, #24]
  40aed0:	ldr	x1, [sp, #32]
  40aed4:	ldr	x0, [sp, #56]
  40aed8:	bl	40add8 <ferror@plt+0x8678>
  40aedc:	str	w0, [sp, #84]
  40aee0:	ldr	w0, [sp, #84]
  40aee4:	cmp	w0, #0x0
  40aee8:	b.lt	40af18 <ferror@plt+0x87b8>  // b.tstop
  40aeec:	b	40aef4 <ferror@plt+0x8794>
  40aef0:	nop
  40aef4:	ldr	x0, [sp, #88]
  40aef8:	add	x0, x0, #0x1
  40aefc:	str	x0, [sp, #88]
  40af00:	ldr	x0, [sp, #40]
  40af04:	ldr	x0, [x0, #56]
  40af08:	ldr	x1, [sp, #88]
  40af0c:	cmp	x1, x0
  40af10:	b.cc	40adfc <ferror@plt+0x869c>  // b.lo, b.ul, b.last
  40af14:	b	40af1c <ferror@plt+0x87bc>
  40af18:	nop
  40af1c:	ldr	w0, [sp, #84]
  40af20:	ldp	x29, x30, [sp], #96
  40af24:	ret
  40af28:	stp	x29, x30, [sp, #-48]!
  40af2c:	mov	x29, sp
  40af30:	str	x0, [sp, #24]
  40af34:	str	x1, [sp, #16]
  40af38:	str	xzr, [sp, #32]
  40af3c:	ldr	x0, [sp, #24]
  40af40:	bl	40ad60 <ferror@plt+0x8600>
  40af44:	mov	x1, x0
  40af48:	ldr	x0, [sp, #16]
  40af4c:	str	x1, [x0]
  40af50:	ldr	x0, [sp, #16]
  40af54:	ldr	x0, [x0]
  40af58:	cmp	x0, #0x0
  40af5c:	b.ne	40af68 <ferror@plt+0x8808>  // b.any
  40af60:	mov	x0, #0x0                   	// #0
  40af64:	b	40aff0 <ferror@plt+0x8890>
  40af68:	ldr	x0, [sp, #16]
  40af6c:	ldr	x0, [x0]
  40af70:	lsl	x0, x0, #3
  40af74:	bl	4022b0 <malloc@plt>
  40af78:	str	x0, [sp, #40]
  40af7c:	ldr	x0, [sp, #40]
  40af80:	cmp	x0, #0x0
  40af84:	b.ne	40af90 <ferror@plt+0x8830>  // b.any
  40af88:	mov	x0, #0x0                   	// #0
  40af8c:	b	40aff0 <ferror@plt+0x8890>
  40af90:	ldr	x0, [sp, #16]
  40af94:	ldr	x0, [x0]
  40af98:	add	x1, sp, #0x20
  40af9c:	mov	x3, x1
  40afa0:	mov	x2, x0
  40afa4:	ldr	x1, [sp, #40]
  40afa8:	ldr	x0, [sp, #24]
  40afac:	bl	40add8 <ferror@plt+0x8678>
  40afb0:	cmp	w0, #0x0
  40afb4:	b.ge	40afc8 <ferror@plt+0x8868>  // b.tcont
  40afb8:	ldr	x0, [sp, #40]
  40afbc:	bl	402510 <free@plt>
  40afc0:	mov	x0, #0x0                   	// #0
  40afc4:	b	40aff0 <ferror@plt+0x8890>
  40afc8:	ldr	x1, [sp, #32]
  40afcc:	adrp	x0, 40a000 <ferror@plt+0x78a0>
  40afd0:	add	x3, x0, #0x148
  40afd4:	mov	x2, #0x8                   	// #8
  40afd8:	ldr	x0, [sp, #40]
  40afdc:	bl	402220 <qsort@plt>
  40afe0:	ldr	x1, [sp, #32]
  40afe4:	ldr	x0, [sp, #16]
  40afe8:	str	x1, [x0]
  40afec:	ldr	x0, [sp, #40]
  40aff0:	ldp	x29, x30, [sp], #48
  40aff4:	ret
  40aff8:	sub	sp, sp, #0x10
  40affc:	str	x0, [sp, #8]
  40b000:	ldr	x0, [sp, #8]
  40b004:	ldr	x0, [x0, #16]
  40b008:	cmp	x0, #0x0
  40b00c:	b.eq	40b01c <ferror@plt+0x88bc>  // b.none
  40b010:	ldr	x0, [sp, #8]
  40b014:	ldr	x0, [x0, #16]
  40b018:	b	40b024 <ferror@plt+0x88c4>
  40b01c:	ldr	x0, [sp, #8]
  40b020:	ldr	x0, [x0, #8]
  40b024:	add	sp, sp, #0x10
  40b028:	ret
  40b02c:	stp	x29, x30, [sp, #-96]!
  40b030:	mov	x29, sp
  40b034:	str	x0, [sp, #24]
  40b038:	str	x1, [sp, #16]
  40b03c:	str	xzr, [sp, #88]
  40b040:	b	40b148 <ferror@plt+0x89e8>
  40b044:	ldr	x0, [sp, #24]
  40b048:	ldr	x1, [x0, #16]
  40b04c:	ldr	x0, [sp, #88]
  40b050:	lsl	x0, x0, #3
  40b054:	add	x0, x1, x0
  40b058:	ldr	x0, [x0]
  40b05c:	str	x0, [sp, #72]
  40b060:	ldr	x0, [sp, #72]
  40b064:	bl	40aff8 <ferror@plt+0x8898>
  40b068:	str	x0, [sp, #64]
  40b06c:	ldr	x2, [sp, #64]
  40b070:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b074:	add	x1, x0, #0xa18
  40b078:	ldr	x0, [sp, #16]
  40b07c:	bl	402720 <fprintf@plt>
  40b080:	ldr	x0, [sp, #72]
  40b084:	ldr	x0, [x0, #56]
  40b088:	cmp	x0, #0x0
  40b08c:	b.eq	40b12c <ferror@plt+0x89cc>  // b.none
  40b090:	add	x0, sp, #0x28
  40b094:	mov	x1, x0
  40b098:	ldr	x0, [sp, #72]
  40b09c:	bl	40af28 <ferror@plt+0x87c8>
  40b0a0:	str	x0, [sp, #56]
  40b0a4:	ldr	x0, [sp, #56]
  40b0a8:	cmp	x0, #0x0
  40b0ac:	b.ne	40b0c8 <ferror@plt+0x8968>  // b.any
  40b0b0:	ldr	x2, [sp, #64]
  40b0b4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b0b8:	add	x1, x0, #0xa20
  40b0bc:	mov	w0, #0x3                   	// #3
  40b0c0:	bl	40d820 <ferror@plt+0xb0c0>
  40b0c4:	b	40b130 <ferror@plt+0x89d0>
  40b0c8:	str	xzr, [sp, #80]
  40b0cc:	b	40b110 <ferror@plt+0x89b0>
  40b0d0:	ldr	x0, [sp, #80]
  40b0d4:	lsl	x0, x0, #3
  40b0d8:	ldr	x1, [sp, #56]
  40b0dc:	add	x0, x1, x0
  40b0e0:	ldr	x0, [x0]
  40b0e4:	str	x0, [sp, #48]
  40b0e8:	ldr	x0, [sp, #48]
  40b0ec:	bl	40aff8 <ferror@plt+0x8898>
  40b0f0:	mov	x2, x0
  40b0f4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b0f8:	add	x1, x0, #0xa50
  40b0fc:	ldr	x0, [sp, #16]
  40b100:	bl	402720 <fprintf@plt>
  40b104:	ldr	x0, [sp, #80]
  40b108:	add	x0, x0, #0x1
  40b10c:	str	x0, [sp, #80]
  40b110:	ldr	x0, [sp, #40]
  40b114:	ldr	x1, [sp, #80]
  40b118:	cmp	x1, x0
  40b11c:	b.cc	40b0d0 <ferror@plt+0x8970>  // b.lo, b.ul, b.last
  40b120:	ldr	x0, [sp, #56]
  40b124:	bl	402510 <free@plt>
  40b128:	b	40b130 <ferror@plt+0x89d0>
  40b12c:	nop
  40b130:	ldr	x1, [sp, #16]
  40b134:	mov	w0, #0xa                   	// #10
  40b138:	bl	4021d0 <putc@plt>
  40b13c:	ldr	x0, [sp, #88]
  40b140:	add	x0, x0, #0x1
  40b144:	str	x0, [sp, #88]
  40b148:	ldr	x0, [sp, #24]
  40b14c:	ldr	x0, [x0, #24]
  40b150:	ldr	x1, [sp, #88]
  40b154:	cmp	x1, x0
  40b158:	b.cc	40b044 <ferror@plt+0x88e4>  // b.lo, b.ul, b.last
  40b15c:	mov	w0, #0x0                   	// #0
  40b160:	ldp	x29, x30, [sp], #96
  40b164:	ret
  40b168:	stp	x29, x30, [sp, #-160]!
  40b16c:	mov	x29, sp
  40b170:	str	x0, [sp, #24]
  40b174:	str	x1, [sp, #16]
  40b178:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40b17c:	add	x0, x0, #0x470
  40b180:	ldr	x0, [x0]
  40b184:	ldr	x1, [sp, #16]
  40b188:	cmp	x1, x0
  40b18c:	b.ne	40b198 <ferror@plt+0x8a38>  // b.any
  40b190:	mov	w0, #0x0                   	// #0
  40b194:	b	40b470 <ferror@plt+0x8d10>
  40b198:	bl	406a60 <ferror@plt+0x4300>
  40b19c:	str	x0, [sp, #120]
  40b1a0:	ldr	x0, [sp, #120]
  40b1a4:	cmp	x0, #0x0
  40b1a8:	b.ne	40b1b4 <ferror@plt+0x8a54>  // b.any
  40b1ac:	mov	w0, #0xfffffff4            	// #-12
  40b1b0:	b	40b470 <ferror@plt+0x8d10>
  40b1b4:	str	xzr, [sp, #152]
  40b1b8:	b	40b444 <ferror@plt+0x8ce4>
  40b1bc:	ldr	x0, [sp, #24]
  40b1c0:	ldr	x1, [x0, #16]
  40b1c4:	ldr	x0, [sp, #152]
  40b1c8:	lsl	x0, x0, #3
  40b1cc:	add	x0, x1, x0
  40b1d0:	ldr	x0, [x0]
  40b1d4:	str	x0, [sp, #112]
  40b1d8:	ldr	x0, [sp, #112]
  40b1dc:	bl	40aff8 <ferror@plt+0x8898>
  40b1e0:	str	x0, [sp, #104]
  40b1e4:	add	x0, sp, #0x28
  40b1e8:	mov	x1, x0
  40b1ec:	ldr	x0, [sp, #112]
  40b1f0:	bl	40af28 <ferror@plt+0x87c8>
  40b1f4:	str	x0, [sp, #96]
  40b1f8:	ldr	x0, [sp, #96]
  40b1fc:	cmp	x0, #0x0
  40b200:	b.ne	40b228 <ferror@plt+0x8ac8>  // b.any
  40b204:	ldr	x0, [sp, #40]
  40b208:	cmp	x0, #0x0
  40b20c:	b.eq	40b228 <ferror@plt+0x8ac8>  // b.none
  40b210:	ldr	x2, [sp, #104]
  40b214:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b218:	add	x1, x0, #0xa20
  40b21c:	mov	w0, #0x3                   	// #3
  40b220:	bl	40d820 <ferror@plt+0xb0c0>
  40b224:	b	40b438 <ferror@plt+0x8cd8>
  40b228:	ldr	x0, [sp, #104]
  40b22c:	bl	402110 <strlen@plt>
  40b230:	add	x0, x0, #0x1
  40b234:	str	x0, [sp, #128]
  40b238:	str	xzr, [sp, #144]
  40b23c:	b	40b280 <ferror@plt+0x8b20>
  40b240:	ldr	x0, [sp, #144]
  40b244:	lsl	x0, x0, #3
  40b248:	ldr	x1, [sp, #96]
  40b24c:	add	x0, x1, x0
  40b250:	ldr	x0, [x0]
  40b254:	str	x0, [sp, #48]
  40b258:	ldr	x0, [sp, #48]
  40b25c:	bl	40aff8 <ferror@plt+0x8898>
  40b260:	bl	402110 <strlen@plt>
  40b264:	add	x0, x0, #0x1
  40b268:	ldr	x1, [sp, #128]
  40b26c:	add	x0, x1, x0
  40b270:	str	x0, [sp, #128]
  40b274:	ldr	x0, [sp, #144]
  40b278:	add	x0, x0, #0x1
  40b27c:	str	x0, [sp, #144]
  40b280:	ldr	x0, [sp, #40]
  40b284:	ldr	x1, [sp, #144]
  40b288:	cmp	x1, x0
  40b28c:	b.cc	40b240 <ferror@plt+0x8ae0>  // b.lo, b.ul, b.last
  40b290:	ldr	x0, [sp, #128]
  40b294:	add	x0, x0, #0x1
  40b298:	bl	4022b0 <malloc@plt>
  40b29c:	str	x0, [sp, #88]
  40b2a0:	ldr	x0, [sp, #88]
  40b2a4:	cmp	x0, #0x0
  40b2a8:	b.ne	40b2c8 <ferror@plt+0x8b68>  // b.any
  40b2ac:	ldr	x0, [sp, #96]
  40b2b0:	bl	402510 <free@plt>
  40b2b4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b2b8:	add	x1, x0, #0xa58
  40b2bc:	mov	w0, #0x3                   	// #3
  40b2c0:	bl	40d820 <ferror@plt+0xb0c0>
  40b2c4:	b	40b438 <ferror@plt+0x8cd8>
  40b2c8:	str	xzr, [sp, #136]
  40b2cc:	ldr	x0, [sp, #104]
  40b2d0:	bl	402110 <strlen@plt>
  40b2d4:	str	x0, [sp, #80]
  40b2d8:	ldr	x1, [sp, #88]
  40b2dc:	ldr	x0, [sp, #136]
  40b2e0:	add	x0, x1, x0
  40b2e4:	ldr	x2, [sp, #80]
  40b2e8:	ldr	x1, [sp, #104]
  40b2ec:	bl	4020d0 <memcpy@plt>
  40b2f0:	ldr	x1, [sp, #136]
  40b2f4:	ldr	x0, [sp, #80]
  40b2f8:	add	x0, x1, x0
  40b2fc:	str	x0, [sp, #136]
  40b300:	ldr	x1, [sp, #88]
  40b304:	ldr	x0, [sp, #136]
  40b308:	add	x0, x1, x0
  40b30c:	mov	w1, #0x3a                  	// #58
  40b310:	strb	w1, [x0]
  40b314:	ldr	x0, [sp, #136]
  40b318:	add	x0, x0, #0x1
  40b31c:	str	x0, [sp, #136]
  40b320:	str	xzr, [sp, #144]
  40b324:	b	40b3ac <ferror@plt+0x8c4c>
  40b328:	ldr	x0, [sp, #144]
  40b32c:	lsl	x0, x0, #3
  40b330:	ldr	x1, [sp, #96]
  40b334:	add	x0, x1, x0
  40b338:	ldr	x0, [x0]
  40b33c:	str	x0, [sp, #64]
  40b340:	ldr	x1, [sp, #88]
  40b344:	ldr	x0, [sp, #136]
  40b348:	add	x0, x1, x0
  40b34c:	mov	w1, #0x20                  	// #32
  40b350:	strb	w1, [x0]
  40b354:	ldr	x0, [sp, #136]
  40b358:	add	x0, x0, #0x1
  40b35c:	str	x0, [sp, #136]
  40b360:	ldr	x0, [sp, #64]
  40b364:	bl	40aff8 <ferror@plt+0x8898>
  40b368:	str	x0, [sp, #56]
  40b36c:	ldr	x0, [sp, #56]
  40b370:	bl	402110 <strlen@plt>
  40b374:	str	x0, [sp, #80]
  40b378:	ldr	x1, [sp, #88]
  40b37c:	ldr	x0, [sp, #136]
  40b380:	add	x0, x1, x0
  40b384:	ldr	x2, [sp, #80]
  40b388:	ldr	x1, [sp, #56]
  40b38c:	bl	4020d0 <memcpy@plt>
  40b390:	ldr	x1, [sp, #136]
  40b394:	ldr	x0, [sp, #80]
  40b398:	add	x0, x1, x0
  40b39c:	str	x0, [sp, #136]
  40b3a0:	ldr	x0, [sp, #144]
  40b3a4:	add	x0, x0, #0x1
  40b3a8:	str	x0, [sp, #144]
  40b3ac:	ldr	x0, [sp, #40]
  40b3b0:	ldr	x1, [sp, #144]
  40b3b4:	cmp	x1, x0
  40b3b8:	b.cc	40b328 <ferror@plt+0x8bc8>  // b.lo, b.ul, b.last
  40b3bc:	ldr	x1, [sp, #88]
  40b3c0:	ldr	x0, [sp, #136]
  40b3c4:	add	x0, x1, x0
  40b3c8:	strb	wzr, [x0]
  40b3cc:	ldr	x0, [sp, #112]
  40b3d0:	add	x1, x0, #0x78
  40b3d4:	ldr	x0, [sp, #112]
  40b3d8:	ldrh	w0, [x0, #104]
  40b3dc:	mov	w3, w0
  40b3e0:	ldr	x2, [sp, #88]
  40b3e4:	ldr	x0, [sp, #120]
  40b3e8:	bl	406d28 <ferror@plt+0x45c8>
  40b3ec:	str	w0, [sp, #76]
  40b3f0:	ldr	w0, [sp, #76]
  40b3f4:	cmp	w0, #0x0
  40b3f8:	b.eq	40b428 <ferror@plt+0x8cc8>  // b.none
  40b3fc:	ldr	x0, [sp, #24]
  40b400:	ldr	x0, [x0]
  40b404:	add	x0, x0, #0x1, lsl #12
  40b408:	ldrb	w0, [x0, #19]
  40b40c:	cmp	w0, #0x0
  40b410:	b.eq	40b428 <ferror@plt+0x8cc8>  // b.none
  40b414:	ldr	x2, [sp, #88]
  40b418:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b41c:	add	x1, x0, #0xa80
  40b420:	mov	w0, #0x4                   	// #4
  40b424:	bl	40d820 <ferror@plt+0xb0c0>
  40b428:	ldr	x0, [sp, #88]
  40b42c:	bl	402510 <free@plt>
  40b430:	ldr	x0, [sp, #96]
  40b434:	bl	402510 <free@plt>
  40b438:	ldr	x0, [sp, #152]
  40b43c:	add	x0, x0, #0x1
  40b440:	str	x0, [sp, #152]
  40b444:	ldr	x0, [sp, #24]
  40b448:	ldr	x0, [x0, #24]
  40b44c:	ldr	x1, [sp, #152]
  40b450:	cmp	x1, x0
  40b454:	b.cc	40b1bc <ferror@plt+0x8a5c>  // b.lo, b.ul, b.last
  40b458:	ldr	x1, [sp, #16]
  40b45c:	ldr	x0, [sp, #120]
  40b460:	bl	4072a0 <ferror@plt+0x4b40>
  40b464:	ldr	x0, [sp, #120]
  40b468:	bl	406af0 <ferror@plt+0x4390>
  40b46c:	mov	w0, #0x0                   	// #0
  40b470:	ldp	x29, x30, [sp], #160
  40b474:	ret
  40b478:	stp	x29, x30, [sp, #-80]!
  40b47c:	mov	x29, sp
  40b480:	str	x0, [sp, #24]
  40b484:	str	x1, [sp, #16]
  40b488:	ldr	x3, [sp, #16]
  40b48c:	mov	x2, #0x2d                  	// #45
  40b490:	mov	x1, #0x1                   	// #1
  40b494:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b498:	add	x0, x0, #0xaa0
  40b49c:	bl	402570 <fwrite@plt>
  40b4a0:	str	xzr, [sp, #72]
  40b4a4:	b	40b570 <ferror@plt+0x8e10>
  40b4a8:	ldr	x0, [sp, #24]
  40b4ac:	ldr	x1, [x0, #16]
  40b4b0:	ldr	x0, [sp, #72]
  40b4b4:	lsl	x0, x0, #3
  40b4b8:	add	x0, x1, x0
  40b4bc:	ldr	x0, [x0]
  40b4c0:	str	x0, [sp, #56]
  40b4c4:	ldr	x0, [sp, #56]
  40b4c8:	ldr	x0, [x0, #32]
  40b4cc:	str	x0, [sp, #64]
  40b4d0:	b	40b558 <ferror@plt+0x8df8>
  40b4d4:	ldr	x0, [sp, #64]
  40b4d8:	bl	41a744 <ferror@plt+0x17fe4>
  40b4dc:	str	x0, [sp, #48]
  40b4e0:	ldr	x0, [sp, #64]
  40b4e4:	bl	41a77c <ferror@plt+0x1801c>
  40b4e8:	str	x0, [sp, #40]
  40b4ec:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b4f0:	add	x1, x0, #0xad0
  40b4f4:	ldr	x0, [sp, #48]
  40b4f8:	bl	4024a0 <strcmp@plt>
  40b4fc:	cmp	w0, #0x0
  40b500:	b.ne	40b528 <ferror@plt+0x8dc8>  // b.any
  40b504:	ldr	x0, [sp, #56]
  40b508:	add	x0, x0, #0x78
  40b50c:	mov	x3, x0
  40b510:	ldr	x2, [sp, #40]
  40b514:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b518:	add	x1, x0, #0xad8
  40b51c:	ldr	x0, [sp, #16]
  40b520:	bl	402720 <fprintf@plt>
  40b524:	b	40b52c <ferror@plt+0x8dcc>
  40b528:	nop
  40b52c:	ldr	x0, [sp, #64]
  40b530:	ldr	x0, [x0]
  40b534:	ldr	x1, [sp, #56]
  40b538:	ldr	x1, [x1, #32]
  40b53c:	cmp	x0, x1
  40b540:	b.eq	40b550 <ferror@plt+0x8df0>  // b.none
  40b544:	ldr	x0, [sp, #64]
  40b548:	ldr	x0, [x0]
  40b54c:	b	40b554 <ferror@plt+0x8df4>
  40b550:	mov	x0, #0x0                   	// #0
  40b554:	str	x0, [sp, #64]
  40b558:	ldr	x0, [sp, #64]
  40b55c:	cmp	x0, #0x0
  40b560:	b.ne	40b4d4 <ferror@plt+0x8d74>  // b.any
  40b564:	ldr	x0, [sp, #72]
  40b568:	add	x0, x0, #0x1
  40b56c:	str	x0, [sp, #72]
  40b570:	ldr	x0, [sp, #24]
  40b574:	ldr	x0, [x0, #24]
  40b578:	ldr	x1, [sp, #72]
  40b57c:	cmp	x1, x0
  40b580:	b.cc	40b4a8 <ferror@plt+0x8d48>  // b.lo, b.ul, b.last
  40b584:	mov	w0, #0x0                   	// #0
  40b588:	ldp	x29, x30, [sp], #80
  40b58c:	ret
  40b590:	mov	x12, #0x1060                	// #4192
  40b594:	sub	sp, sp, x12
  40b598:	stp	x29, x30, [sp]
  40b59c:	mov	x29, sp
  40b5a0:	str	x0, [sp, #24]
  40b5a4:	str	x1, [sp, #16]
  40b5a8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40b5ac:	add	x0, x0, #0x470
  40b5b0:	ldr	x0, [x0]
  40b5b4:	ldr	x1, [sp, #16]
  40b5b8:	cmp	x1, x0
  40b5bc:	b.ne	40b5c8 <ferror@plt+0x8e68>  // b.any
  40b5c0:	mov	w0, #0x0                   	// #0
  40b5c4:	b	40b768 <ferror@plt+0x9008>
  40b5c8:	bl	406a60 <ferror@plt+0x4300>
  40b5cc:	str	x0, [sp, #4168]
  40b5d0:	ldr	x0, [sp, #4168]
  40b5d4:	cmp	x0, #0x0
  40b5d8:	b.ne	40b5e4 <ferror@plt+0x8e84>  // b.any
  40b5dc:	mov	w0, #0xfffffff4            	// #-12
  40b5e0:	b	40b768 <ferror@plt+0x9008>
  40b5e4:	str	xzr, [sp, #4184]
  40b5e8:	b	40b73c <ferror@plt+0x8fdc>
  40b5ec:	ldr	x0, [sp, #24]
  40b5f0:	ldr	x1, [x0, #16]
  40b5f4:	ldr	x0, [sp, #4184]
  40b5f8:	lsl	x0, x0, #3
  40b5fc:	add	x0, x1, x0
  40b600:	ldr	x0, [x0]
  40b604:	str	x0, [sp, #4160]
  40b608:	ldr	x0, [sp, #4160]
  40b60c:	ldr	x0, [x0, #32]
  40b610:	str	x0, [sp, #4176]
  40b614:	b	40b724 <ferror@plt+0x8fc4>
  40b618:	ldr	x0, [sp, #4176]
  40b61c:	bl	41a744 <ferror@plt+0x17fe4>
  40b620:	str	x0, [sp, #4152]
  40b624:	ldr	x0, [sp, #4176]
  40b628:	bl	41a77c <ferror@plt+0x1801c>
  40b62c:	str	x0, [sp, #4144]
  40b630:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b634:	add	x1, x0, #0xad0
  40b638:	ldr	x0, [sp, #4152]
  40b63c:	bl	4024a0 <strcmp@plt>
  40b640:	cmp	w0, #0x0
  40b644:	b.ne	40b6f4 <ferror@plt+0x8f94>  // b.any
  40b648:	add	x0, sp, #0x20
  40b64c:	mov	x2, #0x0                   	// #0
  40b650:	mov	x1, x0
  40b654:	ldr	x0, [sp, #4144]
  40b658:	bl	40f2e8 <ferror@plt+0xcb88>
  40b65c:	cmp	w0, #0x0
  40b660:	b.ge	40b67c <ferror@plt+0x8f1c>  // b.tcont
  40b664:	ldr	x2, [sp, #4144]
  40b668:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b66c:	add	x1, x0, #0xae8
  40b670:	mov	w0, #0x4                   	// #4
  40b674:	bl	40d820 <ferror@plt+0xb0c0>
  40b678:	b	40b6f8 <ferror@plt+0x8f98>
  40b67c:	add	x0, sp, #0x20
  40b680:	str	x0, [sp, #4136]
  40b684:	ldr	x0, [sp, #4160]
  40b688:	add	x1, x0, #0x78
  40b68c:	ldr	x0, [sp, #4160]
  40b690:	ldrh	w0, [x0, #104]
  40b694:	mov	w3, w0
  40b698:	mov	x2, x1
  40b69c:	ldr	x1, [sp, #4136]
  40b6a0:	ldr	x0, [sp, #4168]
  40b6a4:	bl	406d28 <ferror@plt+0x45c8>
  40b6a8:	str	w0, [sp, #4132]
  40b6ac:	ldr	w0, [sp, #4132]
  40b6b0:	cmp	w0, #0x0
  40b6b4:	b.eq	40b6f8 <ferror@plt+0x8f98>  // b.none
  40b6b8:	ldr	x0, [sp, #24]
  40b6bc:	ldr	x0, [x0]
  40b6c0:	add	x0, x0, #0x1, lsl #12
  40b6c4:	ldrb	w0, [x0, #19]
  40b6c8:	cmp	w0, #0x0
  40b6cc:	b.eq	40b6f8 <ferror@plt+0x8f98>  // b.none
  40b6d0:	ldr	x0, [sp, #4160]
  40b6d4:	add	x0, x0, #0x78
  40b6d8:	mov	x3, x0
  40b6dc:	ldr	x2, [sp, #4136]
  40b6e0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b6e4:	add	x1, x0, #0xb08
  40b6e8:	mov	w0, #0x4                   	// #4
  40b6ec:	bl	40d820 <ferror@plt+0xb0c0>
  40b6f0:	b	40b6f8 <ferror@plt+0x8f98>
  40b6f4:	nop
  40b6f8:	ldr	x0, [sp, #4176]
  40b6fc:	ldr	x0, [x0]
  40b700:	ldr	x1, [sp, #4160]
  40b704:	ldr	x1, [x1, #32]
  40b708:	cmp	x0, x1
  40b70c:	b.eq	40b71c <ferror@plt+0x8fbc>  // b.none
  40b710:	ldr	x0, [sp, #4176]
  40b714:	ldr	x0, [x0]
  40b718:	b	40b720 <ferror@plt+0x8fc0>
  40b71c:	mov	x0, #0x0                   	// #0
  40b720:	str	x0, [sp, #4176]
  40b724:	ldr	x0, [sp, #4176]
  40b728:	cmp	x0, #0x0
  40b72c:	b.ne	40b618 <ferror@plt+0x8eb8>  // b.any
  40b730:	ldr	x0, [sp, #4184]
  40b734:	add	x0, x0, #0x1
  40b738:	str	x0, [sp, #4184]
  40b73c:	ldr	x0, [sp, #24]
  40b740:	ldr	x0, [x0, #24]
  40b744:	ldr	x1, [sp, #4184]
  40b748:	cmp	x1, x0
  40b74c:	b.cc	40b5ec <ferror@plt+0x8e8c>  // b.lo, b.ul, b.last
  40b750:	ldr	x1, [sp, #16]
  40b754:	ldr	x0, [sp, #4168]
  40b758:	bl	4072a0 <ferror@plt+0x4b40>
  40b75c:	ldr	x0, [sp, #4168]
  40b760:	bl	406af0 <ferror@plt+0x4390>
  40b764:	mov	w0, #0x0                   	// #0
  40b768:	ldp	x29, x30, [sp]
  40b76c:	mov	x12, #0x1060                	// #4192
  40b770:	add	sp, sp, x12
  40b774:	ret
  40b778:	stp	x29, x30, [sp, #-80]!
  40b77c:	mov	x29, sp
  40b780:	str	x0, [sp, #24]
  40b784:	str	x1, [sp, #16]
  40b788:	ldr	x3, [sp, #16]
  40b78c:	mov	x2, #0x37                  	// #55
  40b790:	mov	x1, #0x1                   	// #1
  40b794:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b798:	add	x0, x0, #0xb28
  40b79c:	bl	402570 <fwrite@plt>
  40b7a0:	str	xzr, [sp, #72]
  40b7a4:	b	40b870 <ferror@plt+0x9110>
  40b7a8:	ldr	x0, [sp, #24]
  40b7ac:	ldr	x1, [x0, #16]
  40b7b0:	ldr	x0, [sp, #72]
  40b7b4:	lsl	x0, x0, #3
  40b7b8:	add	x0, x1, x0
  40b7bc:	ldr	x0, [x0]
  40b7c0:	str	x0, [sp, #56]
  40b7c4:	ldr	x0, [sp, #56]
  40b7c8:	ldr	x0, [x0, #32]
  40b7cc:	str	x0, [sp, #64]
  40b7d0:	b	40b858 <ferror@plt+0x90f8>
  40b7d4:	ldr	x0, [sp, #64]
  40b7d8:	bl	41a744 <ferror@plt+0x17fe4>
  40b7dc:	str	x0, [sp, #48]
  40b7e0:	ldr	x0, [sp, #64]
  40b7e4:	bl	41a77c <ferror@plt+0x1801c>
  40b7e8:	str	x0, [sp, #40]
  40b7ec:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b7f0:	add	x1, x0, #0xb60
  40b7f4:	ldr	x0, [sp, #48]
  40b7f8:	bl	4024a0 <strcmp@plt>
  40b7fc:	cmp	w0, #0x0
  40b800:	b.ne	40b828 <ferror@plt+0x90c8>  // b.any
  40b804:	ldr	x0, [sp, #56]
  40b808:	add	x0, x0, #0x78
  40b80c:	ldr	x3, [sp, #40]
  40b810:	mov	x2, x0
  40b814:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b818:	add	x1, x0, #0xb68
  40b81c:	ldr	x0, [sp, #16]
  40b820:	bl	402720 <fprintf@plt>
  40b824:	b	40b82c <ferror@plt+0x90cc>
  40b828:	nop
  40b82c:	ldr	x0, [sp, #64]
  40b830:	ldr	x0, [x0]
  40b834:	ldr	x1, [sp, #56]
  40b838:	ldr	x1, [x1, #32]
  40b83c:	cmp	x0, x1
  40b840:	b.eq	40b850 <ferror@plt+0x90f0>  // b.none
  40b844:	ldr	x0, [sp, #64]
  40b848:	ldr	x0, [x0]
  40b84c:	b	40b854 <ferror@plt+0x90f4>
  40b850:	mov	x0, #0x0                   	// #0
  40b854:	str	x0, [sp, #64]
  40b858:	ldr	x0, [sp, #64]
  40b85c:	cmp	x0, #0x0
  40b860:	b.ne	40b7d4 <ferror@plt+0x9074>  // b.any
  40b864:	ldr	x0, [sp, #72]
  40b868:	add	x0, x0, #0x1
  40b86c:	str	x0, [sp, #72]
  40b870:	ldr	x0, [sp, #24]
  40b874:	ldr	x0, [x0, #24]
  40b878:	ldr	x1, [sp, #72]
  40b87c:	cmp	x1, x0
  40b880:	b.cc	40b7a8 <ferror@plt+0x9048>  // b.lo, b.ul, b.last
  40b884:	mov	w0, #0x0                   	// #0
  40b888:	ldp	x29, x30, [sp], #80
  40b88c:	ret
  40b890:	stp	x29, x30, [sp, #-64]!
  40b894:	mov	x29, sp
  40b898:	str	x0, [sp, #24]
  40b89c:	str	x1, [sp, #16]
  40b8a0:	ldr	x3, [sp, #16]
  40b8a4:	mov	x2, #0x31                  	// #49
  40b8a8:	mov	x1, #0x1                   	// #1
  40b8ac:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b8b0:	add	x0, x0, #0xb78
  40b8b4:	bl	402570 <fwrite@plt>
  40b8b8:	ldr	x0, [sp, #24]
  40b8bc:	ldr	x0, [x0, #64]
  40b8c0:	add	x1, sp, #0x28
  40b8c4:	bl	40ef68 <ferror@plt+0xc808>
  40b8c8:	b	40b914 <ferror@plt+0x91b4>
  40b8cc:	ldr	x0, [sp, #32]
  40b8d0:	str	x0, [sp, #56]
  40b8d4:	ldr	x0, [sp, #56]
  40b8d8:	ldr	x0, [x0]
  40b8dc:	cmp	x0, #0x0
  40b8e0:	b.ne	40b8e8 <ferror@plt+0x9188>  // b.any
  40b8e4:	b	40b914 <ferror@plt+0x91b4>
  40b8e8:	ldr	x0, [sp, #56]
  40b8ec:	add	x1, x0, #0x10
  40b8f0:	ldr	x0, [sp, #56]
  40b8f4:	ldr	x0, [x0]
  40b8f8:	add	x0, x0, #0x78
  40b8fc:	mov	x3, x0
  40b900:	mov	x2, x1
  40b904:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b908:	add	x1, x0, #0xbb0
  40b90c:	ldr	x0, [sp, #16]
  40b910:	bl	402720 <fprintf@plt>
  40b914:	add	x1, sp, #0x20
  40b918:	add	x0, sp, #0x28
  40b91c:	mov	x2, x1
  40b920:	mov	x1, #0x0                   	// #0
  40b924:	bl	40efa0 <ferror@plt+0xc840>
  40b928:	and	w0, w0, #0xff
  40b92c:	cmp	w0, #0x0
  40b930:	b.ne	40b8cc <ferror@plt+0x916c>  // b.any
  40b934:	mov	w0, #0x0                   	// #0
  40b938:	ldp	x29, x30, [sp], #64
  40b93c:	ret
  40b940:	sub	sp, sp, #0x490
  40b944:	stp	x29, x30, [sp]
  40b948:	mov	x29, sp
  40b94c:	str	x19, [sp, #16]
  40b950:	str	x0, [sp, #40]
  40b954:	str	x1, [sp, #32]
  40b958:	add	x0, sp, #0x60
  40b95c:	str	x0, [sp, #72]
  40b960:	mov	x0, #0x400                 	// #1024
  40b964:	str	x0, [sp, #80]
  40b968:	strb	wzr, [sp, #88]
  40b96c:	mov	x0, #0x7                   	// #7
  40b970:	str	x0, [sp, #1152]
  40b974:	str	wzr, [sp, #1164]
  40b978:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40b97c:	add	x0, x0, #0x470
  40b980:	ldr	x0, [x0]
  40b984:	ldr	x1, [sp, #32]
  40b988:	cmp	x1, x0
  40b98c:	b.ne	40b998 <ferror@plt+0x9238>  // b.any
  40b990:	mov	w19, #0x0                   	// #0
  40b994:	b	40bb50 <ferror@plt+0x93f0>
  40b998:	bl	406a60 <ferror@plt+0x4300>
  40b99c:	str	x0, [sp, #1144]
  40b9a0:	ldr	x0, [sp, #1144]
  40b9a4:	cmp	x0, #0x0
  40b9a8:	b.ne	40b9b4 <ferror@plt+0x9254>  // b.any
  40b9ac:	mov	w19, #0xfffffff4            	// #-12
  40b9b0:	b	40bb50 <ferror@plt+0x93f0>
  40b9b4:	add	x3, sp, #0x60
  40b9b8:	ldr	x2, [sp, #1152]
  40b9bc:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40b9c0:	add	x1, x0, #0xbc8
  40b9c4:	mov	x0, x3
  40b9c8:	bl	4020d0 <memcpy@plt>
  40b9cc:	ldr	x0, [sp, #40]
  40b9d0:	ldr	x0, [x0, #64]
  40b9d4:	add	x1, sp, #0x38
  40b9d8:	bl	40ef68 <ferror@plt+0xc808>
  40b9dc:	b	40baec <ferror@plt+0x938c>
  40b9e0:	ldr	x0, [sp, #48]
  40b9e4:	str	x0, [sp, #1136]
  40b9e8:	ldr	x0, [sp, #1136]
  40b9ec:	ldr	x0, [x0]
  40b9f0:	cmp	x0, #0x0
  40b9f4:	b.ne	40b9fc <ferror@plt+0x929c>  // b.any
  40b9f8:	b	40baec <ferror@plt+0x938c>
  40b9fc:	ldr	x0, [sp, #1136]
  40ba00:	add	x0, x0, #0x10
  40ba04:	bl	402110 <strlen@plt>
  40ba08:	str	x0, [sp, #1128]
  40ba0c:	ldr	x1, [sp, #1152]
  40ba10:	ldr	x0, [sp, #1128]
  40ba14:	add	x0, x1, x0
  40ba18:	add	x1, x0, #0x1
  40ba1c:	add	x0, sp, #0x48
  40ba20:	bl	40f114 <ferror@plt+0xc9b4>
  40ba24:	cmp	w0, #0x0
  40ba28:	b.ge	40ba38 <ferror@plt+0x92d8>  // b.tcont
  40ba2c:	mov	w0, #0xfffffff4            	// #-12
  40ba30:	str	w0, [sp, #1164]
  40ba34:	b	40bb18 <ferror@plt+0x93b8>
  40ba38:	add	x0, sp, #0x48
  40ba3c:	bl	40693c <ferror@plt+0x41dc>
  40ba40:	mov	x1, x0
  40ba44:	ldr	x0, [sp, #1152]
  40ba48:	add	x3, x1, x0
  40ba4c:	ldr	x0, [sp, #1136]
  40ba50:	add	x1, x0, #0x10
  40ba54:	ldr	x0, [sp, #1128]
  40ba58:	add	x0, x0, #0x1
  40ba5c:	mov	x2, x0
  40ba60:	mov	x0, x3
  40ba64:	bl	4020d0 <memcpy@plt>
  40ba68:	ldr	x0, [sp, #1136]
  40ba6c:	ldr	x0, [x0]
  40ba70:	add	x1, x0, #0x78
  40ba74:	ldr	x0, [sp, #1136]
  40ba78:	ldr	x0, [x0]
  40ba7c:	ldrh	w0, [x0, #104]
  40ba80:	mov	w2, w0
  40ba84:	add	x0, sp, #0x60
  40ba88:	mov	w3, w2
  40ba8c:	mov	x2, x1
  40ba90:	mov	x1, x0
  40ba94:	ldr	x0, [sp, #1144]
  40ba98:	bl	406d28 <ferror@plt+0x45c8>
  40ba9c:	str	w0, [sp, #1124]
  40baa0:	ldr	w0, [sp, #1124]
  40baa4:	cmp	w0, #0x0
  40baa8:	b.eq	40baec <ferror@plt+0x938c>  // b.none
  40baac:	ldr	x0, [sp, #40]
  40bab0:	ldr	x0, [x0]
  40bab4:	add	x0, x0, #0x1, lsl #12
  40bab8:	ldrb	w0, [x0, #19]
  40babc:	cmp	w0, #0x0
  40bac0:	b.eq	40baec <ferror@plt+0x938c>  // b.none
  40bac4:	ldr	x0, [sp, #1136]
  40bac8:	ldr	x0, [x0]
  40bacc:	add	x1, x0, #0x78
  40bad0:	add	x0, sp, #0x60
  40bad4:	mov	x3, x1
  40bad8:	mov	x2, x0
  40badc:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40bae0:	add	x1, x0, #0xbd0
  40bae4:	mov	w0, #0x4                   	// #4
  40bae8:	bl	40d820 <ferror@plt+0xb0c0>
  40baec:	add	x1, sp, #0x30
  40baf0:	add	x0, sp, #0x38
  40baf4:	mov	x2, x1
  40baf8:	mov	x1, #0x0                   	// #0
  40bafc:	bl	40efa0 <ferror@plt+0xc840>
  40bb00:	and	w0, w0, #0xff
  40bb04:	cmp	w0, #0x0
  40bb08:	b.ne	40b9e0 <ferror@plt+0x9280>  // b.any
  40bb0c:	ldr	x1, [sp, #32]
  40bb10:	ldr	x0, [sp, #1144]
  40bb14:	bl	4072a0 <ferror@plt+0x4b40>
  40bb18:	ldr	x0, [sp, #1144]
  40bb1c:	bl	406af0 <ferror@plt+0x4390>
  40bb20:	ldr	w0, [sp, #1164]
  40bb24:	cmp	w0, #0x0
  40bb28:	b.ge	40bb4c <ferror@plt+0x93ec>  // b.tcont
  40bb2c:	ldr	w0, [sp, #1164]
  40bb30:	neg	w0, w0
  40bb34:	bl	4023a0 <strerror@plt>
  40bb38:	mov	x2, x0
  40bb3c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40bb40:	add	x1, x0, #0xbf0
  40bb44:	mov	w0, #0x3                   	// #3
  40bb48:	bl	40d820 <ferror@plt+0xb0c0>
  40bb4c:	ldr	w19, [sp, #1164]
  40bb50:	add	x0, sp, #0x48
  40bb54:	bl	40f1e4 <ferror@plt+0xca84>
  40bb58:	mov	w0, w19
  40bb5c:	ldr	x19, [sp, #16]
  40bb60:	ldp	x29, x30, [sp]
  40bb64:	add	sp, sp, #0x490
  40bb68:	ret
  40bb6c:	mov	x12, #0x2030                	// #8240
  40bb70:	sub	sp, sp, x12
  40bb74:	stp	x29, x30, [sp]
  40bb78:	mov	x29, sp
  40bb7c:	str	x0, [sp, #24]
  40bb80:	str	x1, [sp, #16]
  40bb84:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40bb88:	add	x0, x0, #0x470
  40bb8c:	ldr	x0, [x0]
  40bb90:	ldr	x1, [sp, #16]
  40bb94:	cmp	x1, x0
  40bb98:	b.ne	40bba4 <ferror@plt+0x9444>  // b.any
  40bb9c:	mov	w0, #0x0                   	// #0
  40bba0:	b	40bcbc <ferror@plt+0x955c>
  40bba4:	ldr	x0, [sp, #24]
  40bba8:	ldr	x0, [x0]
  40bbac:	add	x4, x0, #0x8
  40bbb0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40bbb4:	add	x3, x0, #0x110
  40bbb8:	mov	w2, #0x0                   	// #0
  40bbbc:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40bbc0:	add	x1, x0, #0xc08
  40bbc4:	mov	x0, x4
  40bbc8:	bl	40978c <ferror@plt+0x702c>
  40bbcc:	str	x0, [sp, #8232]
  40bbd0:	ldr	x0, [sp, #8232]
  40bbd4:	cmp	x0, #0x0
  40bbd8:	b.ne	40bbe4 <ferror@plt+0x9484>  // b.any
  40bbdc:	mov	w0, #0x0                   	// #0
  40bbe0:	b	40bcbc <ferror@plt+0x955c>
  40bbe4:	bl	406a60 <ferror@plt+0x4300>
  40bbe8:	str	x0, [sp, #8224]
  40bbec:	ldr	x0, [sp, #8224]
  40bbf0:	cmp	x0, #0x0
  40bbf4:	b.ne	40bc80 <ferror@plt+0x9520>  // b.any
  40bbf8:	ldr	x0, [sp, #8232]
  40bbfc:	bl	402270 <fclose@plt>
  40bc00:	mov	w0, #0xfffffff4            	// #-12
  40bc04:	b	40bcbc <ferror@plt+0x955c>
  40bc08:	bl	4024c0 <__ctype_b_loc@plt>
  40bc0c:	ldr	x1, [x0]
  40bc10:	add	x0, sp, #0x1, lsl #12
  40bc14:	ldrb	w0, [x0, #32]
  40bc18:	and	x0, x0, #0xff
  40bc1c:	lsl	x0, x0, #1
  40bc20:	add	x0, x1, x0
  40bc24:	ldrh	w0, [x0]
  40bc28:	and	w0, w0, #0x400
  40bc2c:	cmp	w0, #0x0
  40bc30:	b.ne	40bc54 <ferror@plt+0x94f4>  // b.any
  40bc34:	add	x0, sp, #0x1, lsl #12
  40bc38:	add	x0, x0, #0x20
  40bc3c:	mov	x2, x0
  40bc40:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40bc44:	add	x1, x0, #0xc18
  40bc48:	mov	w0, #0x3                   	// #3
  40bc4c:	bl	40d820 <ferror@plt+0xb0c0>
  40bc50:	b	40bc80 <ferror@plt+0x9520>
  40bc54:	add	x1, sp, #0x20
  40bc58:	add	x0, sp, #0x1, lsl #12
  40bc5c:	add	x0, x0, #0x20
  40bc60:	mov	x2, #0x0                   	// #0
  40bc64:	bl	40f634 <ferror@plt+0xced4>
  40bc68:	add	x1, sp, #0x20
  40bc6c:	mov	w3, #0x0                   	// #0
  40bc70:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  40bc74:	add	x2, x0, #0xfb8
  40bc78:	ldr	x0, [sp, #8224]
  40bc7c:	bl	406d28 <ferror@plt+0x45c8>
  40bc80:	add	x0, sp, #0x1, lsl #12
  40bc84:	add	x0, x0, #0x20
  40bc88:	ldr	x2, [sp, #8232]
  40bc8c:	mov	w1, #0x1000                	// #4096
  40bc90:	bl	402730 <fgets@plt>
  40bc94:	cmp	x0, #0x0
  40bc98:	b.ne	40bc08 <ferror@plt+0x94a8>  // b.any
  40bc9c:	ldr	x1, [sp, #16]
  40bca0:	ldr	x0, [sp, #8224]
  40bca4:	bl	4072a0 <ferror@plt+0x4b40>
  40bca8:	ldr	x0, [sp, #8224]
  40bcac:	bl	406af0 <ferror@plt+0x4390>
  40bcb0:	ldr	x0, [sp, #8232]
  40bcb4:	bl	402270 <fclose@plt>
  40bcb8:	mov	w0, #0x0                   	// #0
  40bcbc:	ldp	x29, x30, [sp]
  40bcc0:	mov	x12, #0x2030                	// #8240
  40bcc4:	add	sp, sp, x12
  40bcc8:	ret
  40bccc:	stp	x29, x30, [sp, #-112]!
  40bcd0:	mov	x29, sp
  40bcd4:	str	x0, [sp, #24]
  40bcd8:	str	x1, [sp, #16]
  40bcdc:	mov	w0, #0x1                   	// #1
  40bce0:	strb	w0, [sp, #103]
  40bce4:	str	xzr, [sp, #104]
  40bce8:	b	40bf08 <ferror@plt+0x97a8>
  40bcec:	ldr	x0, [sp, #24]
  40bcf0:	ldr	x1, [x0, #16]
  40bcf4:	ldr	x0, [sp, #104]
  40bcf8:	lsl	x0, x0, #3
  40bcfc:	add	x0, x1, x0
  40bd00:	ldr	x0, [x0]
  40bd04:	str	x0, [sp, #56]
  40bd08:	str	xzr, [sp, #80]
  40bd0c:	strb	wzr, [sp, #79]
  40bd10:	str	wzr, [sp, #72]
  40bd14:	str	wzr, [sp, #68]
  40bd18:	ldr	x0, [sp, #56]
  40bd1c:	ldr	x0, [x0, #32]
  40bd20:	str	x0, [sp, #88]
  40bd24:	b	40be54 <ferror@plt+0x96f4>
  40bd28:	ldr	x0, [sp, #88]
  40bd2c:	bl	41a744 <ferror@plt+0x17fe4>
  40bd30:	str	x0, [sp, #48]
  40bd34:	ldr	x0, [sp, #88]
  40bd38:	bl	41a77c <ferror@plt+0x1801c>
  40bd3c:	str	x0, [sp, #40]
  40bd40:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40bd44:	add	x1, x0, #0xad0
  40bd48:	ldr	x0, [sp, #48]
  40bd4c:	bl	4024a0 <strcmp@plt>
  40bd50:	cmp	w0, #0x0
  40bd54:	b.ne	40be24 <ferror@plt+0x96c4>  // b.any
  40bd58:	mov	x2, #0x8                   	// #8
  40bd5c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40bd60:	add	x1, x0, #0xc40
  40bd64:	ldr	x0, [sp, #40]
  40bd68:	bl	4022d0 <strncmp@plt>
  40bd6c:	cmp	w0, #0x0
  40bd70:	b.ne	40bd84 <ferror@plt+0x9624>  // b.any
  40bd74:	ldr	x0, [sp, #40]
  40bd78:	add	x0, x0, #0x8
  40bd7c:	str	x0, [sp, #80]
  40bd80:	b	40be08 <ferror@plt+0x96a8>
  40bd84:	add	x1, sp, #0x20
  40bd88:	add	x0, sp, #0x24
  40bd8c:	mov	x3, x1
  40bd90:	mov	x2, x0
  40bd94:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40bd98:	add	x1, x0, #0xc50
  40bd9c:	ldr	x0, [sp, #40]
  40bda0:	bl	402620 <__isoc99_sscanf@plt>
  40bda4:	cmp	w0, #0x2
  40bda8:	b.ne	40bdc8 <ferror@plt+0x9668>  // b.any
  40bdac:	mov	w0, #0x63                  	// #99
  40bdb0:	strb	w0, [sp, #79]
  40bdb4:	ldr	w0, [sp, #36]
  40bdb8:	str	w0, [sp, #72]
  40bdbc:	ldr	w0, [sp, #32]
  40bdc0:	str	w0, [sp, #68]
  40bdc4:	b	40be08 <ferror@plt+0x96a8>
  40bdc8:	add	x1, sp, #0x20
  40bdcc:	add	x0, sp, #0x24
  40bdd0:	mov	x3, x1
  40bdd4:	mov	x2, x0
  40bdd8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40bddc:	add	x1, x0, #0xc68
  40bde0:	ldr	x0, [sp, #40]
  40bde4:	bl	402620 <__isoc99_sscanf@plt>
  40bde8:	cmp	w0, #0x2
  40bdec:	b.ne	40be08 <ferror@plt+0x96a8>  // b.any
  40bdf0:	mov	w0, #0x62                  	// #98
  40bdf4:	strb	w0, [sp, #79]
  40bdf8:	ldr	w0, [sp, #36]
  40bdfc:	str	w0, [sp, #72]
  40be00:	ldr	w0, [sp, #32]
  40be04:	str	w0, [sp, #68]
  40be08:	ldrb	w0, [sp, #79]
  40be0c:	cmp	w0, #0x0
  40be10:	b.eq	40be28 <ferror@plt+0x96c8>  // b.none
  40be14:	ldr	x0, [sp, #80]
  40be18:	cmp	x0, #0x0
  40be1c:	b.ne	40be64 <ferror@plt+0x9704>  // b.any
  40be20:	b	40be28 <ferror@plt+0x96c8>
  40be24:	nop
  40be28:	ldr	x0, [sp, #88]
  40be2c:	ldr	x0, [x0]
  40be30:	ldr	x1, [sp, #56]
  40be34:	ldr	x1, [x1, #32]
  40be38:	cmp	x0, x1
  40be3c:	b.eq	40be4c <ferror@plt+0x96ec>  // b.none
  40be40:	ldr	x0, [sp, #88]
  40be44:	ldr	x0, [x0]
  40be48:	b	40be50 <ferror@plt+0x96f0>
  40be4c:	mov	x0, #0x0                   	// #0
  40be50:	str	x0, [sp, #88]
  40be54:	ldr	x0, [sp, #88]
  40be58:	cmp	x0, #0x0
  40be5c:	b.ne	40bd28 <ferror@plt+0x95c8>  // b.any
  40be60:	b	40be68 <ferror@plt+0x9708>
  40be64:	nop
  40be68:	ldr	x0, [sp, #80]
  40be6c:	cmp	x0, #0x0
  40be70:	b.eq	40befc <ferror@plt+0x979c>  // b.none
  40be74:	ldrb	w0, [sp, #79]
  40be78:	cmp	w0, #0x0
  40be7c:	b.eq	40bedc <ferror@plt+0x977c>  // b.none
  40be80:	ldrb	w0, [sp, #103]
  40be84:	cmp	w0, #0x0
  40be88:	b.eq	40bea8 <ferror@plt+0x9748>  // b.none
  40be8c:	ldr	x3, [sp, #16]
  40be90:	mov	x2, #0x34                  	// #52
  40be94:	mov	x1, #0x1                   	// #1
  40be98:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40be9c:	add	x0, x0, #0xc80
  40bea0:	bl	402570 <fwrite@plt>
  40bea4:	strb	wzr, [sp, #103]
  40bea8:	ldr	x0, [sp, #56]
  40beac:	add	x0, x0, #0x78
  40beb0:	ldrb	w1, [sp, #79]
  40beb4:	ldr	w6, [sp, #68]
  40beb8:	ldr	w5, [sp, #72]
  40bebc:	mov	w4, w1
  40bec0:	ldr	x3, [sp, #80]
  40bec4:	mov	x2, x0
  40bec8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40becc:	add	x1, x0, #0xcb8
  40bed0:	ldr	x0, [sp, #16]
  40bed4:	bl	402720 <fprintf@plt>
  40bed8:	b	40befc <ferror@plt+0x979c>
  40bedc:	ldr	x0, [sp, #56]
  40bee0:	add	x0, x0, #0x78
  40bee4:	ldr	x3, [sp, #80]
  40bee8:	mov	x2, x0
  40beec:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40bef0:	add	x1, x0, #0xcc8
  40bef4:	mov	w0, #0x3                   	// #3
  40bef8:	bl	40d820 <ferror@plt+0xb0c0>
  40befc:	ldr	x0, [sp, #104]
  40bf00:	add	x0, x0, #0x1
  40bf04:	str	x0, [sp, #104]
  40bf08:	ldr	x0, [sp, #24]
  40bf0c:	ldr	x0, [x0, #24]
  40bf10:	ldr	x1, [sp, #104]
  40bf14:	cmp	x1, x0
  40bf18:	b.cc	40bcec <ferror@plt+0x958c>  // b.lo, b.ul, b.last
  40bf1c:	mov	w0, #0x0                   	// #0
  40bf20:	ldp	x29, x30, [sp], #112
  40bf24:	ret
  40bf28:	stp	x29, x30, [sp, #-368]!
  40bf2c:	mov	x29, sp
  40bf30:	str	x19, [sp, #16]
  40bf34:	str	x0, [sp, #40]
  40bf38:	str	x1, [sp, #32]
  40bf3c:	ldr	x0, [sp, #40]
  40bf40:	ldr	x0, [x0]
  40bf44:	add	x0, x0, #0x8
  40bf48:	str	x0, [sp, #344]
  40bf4c:	str	wzr, [sp, #360]
  40bf50:	add	x0, sp, #0x130
  40bf54:	mov	x1, #0x0                   	// #0
  40bf58:	bl	402310 <gettimeofday@plt>
  40bf5c:	ldr	x0, [sp, #32]
  40bf60:	cmp	x0, #0x0
  40bf64:	b.eq	40bf74 <ferror@plt+0x9814>  // b.none
  40bf68:	mov	w0, #0xffffffff            	// #-1
  40bf6c:	str	w0, [sp, #364]
  40bf70:	b	40bfbc <ferror@plt+0x985c>
  40bf74:	mov	w1, #0x0                   	// #0
  40bf78:	ldr	x0, [sp, #344]
  40bf7c:	bl	4022c0 <open@plt>
  40bf80:	str	w0, [sp, #364]
  40bf84:	ldr	w0, [sp, #364]
  40bf88:	cmp	w0, #0x0
  40bf8c:	b.ge	40bfbc <ferror@plt+0x985c>  // b.tcont
  40bf90:	bl	4026b0 <__errno_location@plt>
  40bf94:	ldr	w0, [x0]
  40bf98:	neg	w0, w0
  40bf9c:	str	w0, [sp, #360]
  40bfa0:	ldr	x2, [sp, #344]
  40bfa4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40bfa8:	add	x1, x0, #0x650
  40bfac:	mov	w0, #0x2                   	// #2
  40bfb0:	bl	40d820 <ferror@plt+0xb0c0>
  40bfb4:	ldr	w0, [sp, #360]
  40bfb8:	b	40c2e0 <ferror@plt+0x9b80>
  40bfbc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40bfc0:	add	x0, x0, #0x4c8
  40bfc4:	adrp	x1, 423000 <ferror@plt+0x208a0>
  40bfc8:	add	x1, x1, #0x658
  40bfcc:	str	x1, [x0]
  40bfd0:	b	40c2b0 <ferror@plt+0x9b50>
  40bfd4:	ldr	x0, [sp, #32]
  40bfd8:	str	x0, [sp, #352]
  40bfdc:	stp	xzr, xzr, [sp, #48]
  40bfe0:	add	x0, sp, #0x40
  40bfe4:	mov	x1, #0xef                  	// #239
  40bfe8:	mov	x2, x1
  40bfec:	mov	w1, #0x0                   	// #0
  40bff0:	bl	4022f0 <memset@plt>
  40bff4:	ldr	x0, [sp, #352]
  40bff8:	cmp	x0, #0x0
  40bffc:	b.ne	40c0f4 <ferror@plt+0x9994>  // b.any
  40c000:	mov	w0, #0xc1                  	// #193
  40c004:	str	w0, [sp, #340]
  40c008:	mov	w0, #0x1a4                 	// #420
  40c00c:	str	w0, [sp, #336]
  40c010:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40c014:	add	x0, x0, #0x4c8
  40c018:	ldr	x0, [x0]
  40c01c:	ldr	x19, [x0]
  40c020:	bl	402280 <getpid@plt>
  40c024:	mov	w2, w0
  40c028:	ldr	x0, [sp, #312]
  40c02c:	ldr	x1, [sp, #304]
  40c030:	add	x7, sp, #0x30
  40c034:	mov	x6, x1
  40c038:	mov	x5, x0
  40c03c:	mov	w4, w2
  40c040:	mov	x3, x19
  40c044:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c048:	add	x2, x0, #0xd18
  40c04c:	mov	x1, #0xff                  	// #255
  40c050:	mov	x0, x7
  40c054:	bl	402260 <snprintf@plt>
  40c058:	add	x0, sp, #0x30
  40c05c:	ldr	w3, [sp, #336]
  40c060:	ldr	w2, [sp, #340]
  40c064:	mov	x1, x0
  40c068:	ldr	w0, [sp, #364]
  40c06c:	bl	402680 <openat@plt>
  40c070:	str	w0, [sp, #332]
  40c074:	ldr	w0, [sp, #332]
  40c078:	cmp	w0, #0x0
  40c07c:	b.ge	40c0a8 <ferror@plt+0x9948>  // b.tcont
  40c080:	add	x0, sp, #0x30
  40c084:	ldr	w5, [sp, #336]
  40c088:	ldr	w4, [sp, #340]
  40c08c:	mov	x3, x0
  40c090:	ldr	x2, [sp, #344]
  40c094:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c098:	add	x1, x0, #0xd28
  40c09c:	mov	w0, #0x3                   	// #3
  40c0a0:	bl	40d820 <ferror@plt+0xb0c0>
  40c0a4:	b	40c294 <ferror@plt+0x9b34>
  40c0a8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c0ac:	add	x1, x0, #0xd48
  40c0b0:	ldr	w0, [sp, #332]
  40c0b4:	bl	402300 <fdopen@plt>
  40c0b8:	str	x0, [sp, #352]
  40c0bc:	ldr	x0, [sp, #352]
  40c0c0:	cmp	x0, #0x0
  40c0c4:	b.ne	40c0f4 <ferror@plt+0x9994>  // b.any
  40c0c8:	add	x0, sp, #0x30
  40c0cc:	mov	x4, x0
  40c0d0:	ldr	x3, [sp, #344]
  40c0d4:	ldr	w2, [sp, #332]
  40c0d8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c0dc:	add	x1, x0, #0xd50
  40c0e0:	mov	w0, #0x3                   	// #3
  40c0e4:	bl	40d820 <ferror@plt+0xb0c0>
  40c0e8:	ldr	w0, [sp, #332]
  40c0ec:	bl	4023b0 <close@plt>
  40c0f0:	b	40c294 <ferror@plt+0x9b34>
  40c0f4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40c0f8:	add	x0, x0, #0x4c8
  40c0fc:	ldr	x0, [x0]
  40c100:	ldr	x2, [x0, #8]
  40c104:	ldr	x1, [sp, #352]
  40c108:	ldr	x0, [sp, #40]
  40c10c:	blr	x2
  40c110:	str	w0, [sp, #328]
  40c114:	ldr	x1, [sp, #352]
  40c118:	ldr	x0, [sp, #32]
  40c11c:	cmp	x1, x0
  40c120:	b.eq	40c290 <ferror@plt+0x9b30>  // b.none
  40c124:	ldr	x0, [sp, #352]
  40c128:	bl	402760 <ferror@plt>
  40c12c:	mov	w19, w0
  40c130:	ldr	x0, [sp, #352]
  40c134:	bl	402270 <fclose@plt>
  40c138:	orr	w0, w19, w0
  40c13c:	str	w0, [sp, #324]
  40c140:	ldr	w0, [sp, #328]
  40c144:	cmp	w0, #0x0
  40c148:	b.ge	40c1cc <ferror@plt+0x9a6c>  // b.tcont
  40c14c:	add	x0, sp, #0x30
  40c150:	mov	w2, #0x0                   	// #0
  40c154:	mov	x1, x0
  40c158:	ldr	w0, [sp, #364]
  40c15c:	bl	402200 <unlinkat@plt>
  40c160:	cmp	w0, #0x0
  40c164:	b.eq	40c184 <ferror@plt+0x9a24>  // b.none
  40c168:	add	x0, sp, #0x30
  40c16c:	mov	x3, x0
  40c170:	ldr	x2, [sp, #344]
  40c174:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c178:	add	x1, x0, #0xd68
  40c17c:	mov	w0, #0x3                   	// #3
  40c180:	bl	40d820 <ferror@plt+0xb0c0>
  40c184:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40c188:	add	x0, x0, #0x4c8
  40c18c:	ldr	x0, [x0]
  40c190:	ldr	x19, [x0]
  40c194:	ldr	w0, [sp, #328]
  40c198:	neg	w0, w0
  40c19c:	bl	4023a0 <strerror@plt>
  40c1a0:	mov	x3, x0
  40c1a4:	mov	x2, x19
  40c1a8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c1ac:	add	x1, x0, #0xd80
  40c1b0:	mov	w0, #0x3                   	// #3
  40c1b4:	bl	40d820 <ferror@plt+0xb0c0>
  40c1b8:	bl	4026b0 <__errno_location@plt>
  40c1bc:	ldr	w0, [x0]
  40c1c0:	neg	w0, w0
  40c1c4:	str	w0, [sp, #360]
  40c1c8:	b	40c2c8 <ferror@plt+0x9b68>
  40c1cc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40c1d0:	add	x0, x0, #0x4c8
  40c1d4:	ldr	x0, [x0]
  40c1d8:	ldr	x1, [x0]
  40c1dc:	add	x0, sp, #0x30
  40c1e0:	mov	x3, x1
  40c1e4:	ldr	w2, [sp, #364]
  40c1e8:	mov	x1, x0
  40c1ec:	ldr	w0, [sp, #364]
  40c1f0:	bl	402520 <renameat@plt>
  40c1f4:	cmp	w0, #0x0
  40c1f8:	b.eq	40c244 <ferror@plt+0x9ae4>  // b.none
  40c1fc:	bl	4026b0 <__errno_location@plt>
  40c200:	ldr	w0, [x0]
  40c204:	neg	w0, w0
  40c208:	str	w0, [sp, #360]
  40c20c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40c210:	add	x0, x0, #0x4c8
  40c214:	ldr	x0, [x0]
  40c218:	ldr	x1, [x0]
  40c21c:	add	x0, sp, #0x30
  40c220:	mov	x5, x1
  40c224:	ldr	x4, [sp, #344]
  40c228:	mov	x3, x0
  40c22c:	ldr	x2, [sp, #344]
  40c230:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c234:	add	x1, x0, #0xda0
  40c238:	mov	w0, #0x2                   	// #2
  40c23c:	bl	40d820 <ferror@plt+0xb0c0>
  40c240:	b	40c2c8 <ferror@plt+0x9b68>
  40c244:	ldr	w0, [sp, #324]
  40c248:	cmp	w0, #0x0
  40c24c:	b.eq	40c294 <ferror@plt+0x9b34>  // b.none
  40c250:	mov	w0, #0xffffffe4            	// #-28
  40c254:	str	w0, [sp, #360]
  40c258:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40c25c:	add	x0, x0, #0x4c8
  40c260:	ldr	x0, [x0]
  40c264:	ldr	x19, [x0]
  40c268:	ldr	w0, [sp, #360]
  40c26c:	neg	w0, w0
  40c270:	bl	4023a0 <strerror@plt>
  40c274:	mov	x3, x0
  40c278:	mov	x2, x19
  40c27c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c280:	add	x1, x0, #0xdc0
  40c284:	mov	w0, #0x3                   	// #3
  40c288:	bl	40d820 <ferror@plt+0xb0c0>
  40c28c:	b	40c2c8 <ferror@plt+0x9b68>
  40c290:	nop
  40c294:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40c298:	add	x0, x0, #0x4c8
  40c29c:	ldr	x0, [x0]
  40c2a0:	add	x1, x0, #0x10
  40c2a4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40c2a8:	add	x0, x0, #0x4c8
  40c2ac:	str	x1, [x0]
  40c2b0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40c2b4:	add	x0, x0, #0x4c8
  40c2b8:	ldr	x0, [x0]
  40c2bc:	ldr	x0, [x0]
  40c2c0:	cmp	x0, #0x0
  40c2c4:	b.ne	40bfd4 <ferror@plt+0x9874>  // b.any
  40c2c8:	ldr	w0, [sp, #364]
  40c2cc:	cmp	w0, #0x0
  40c2d0:	b.lt	40c2dc <ferror@plt+0x9b7c>  // b.tstop
  40c2d4:	ldr	w0, [sp, #364]
  40c2d8:	bl	4023b0 <close@plt>
  40c2dc:	ldr	w0, [sp, #360]
  40c2e0:	ldr	x19, [sp, #16]
  40c2e4:	ldp	x29, x30, [sp], #368
  40c2e8:	ret
  40c2ec:	stp	x29, x30, [sp, #-32]!
  40c2f0:	mov	x29, sp
  40c2f4:	str	x0, [sp, #24]
  40c2f8:	mov	x4, #0x0                   	// #0
  40c2fc:	mov	x3, #0x0                   	// #0
  40c300:	mov	w2, #0x1                   	// #1
  40c304:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c308:	add	x1, x0, #0xdf8
  40c30c:	ldr	x0, [sp, #24]
  40c310:	bl	409a8c <ferror@plt+0x732c>
  40c314:	mov	x4, #0x0                   	// #0
  40c318:	mov	x3, #0x0                   	// #0
  40c31c:	mov	w2, #0x1                   	// #1
  40c320:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c324:	add	x1, x0, #0xe08
  40c328:	ldr	x0, [sp, #24]
  40c32c:	bl	409a8c <ferror@plt+0x732c>
  40c330:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c334:	add	x1, x0, #0xe20
  40c338:	ldr	x0, [sp, #24]
  40c33c:	bl	409bdc <ferror@plt+0x747c>
  40c340:	cmp	x0, #0x0
  40c344:	b.ne	40c364 <ferror@plt+0x9c04>  // b.any
  40c348:	mov	x4, #0x0                   	// #0
  40c34c:	mov	x3, #0x0                   	// #0
  40c350:	mov	w2, #0x1                   	// #1
  40c354:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c358:	add	x1, x0, #0xe20
  40c35c:	ldr	x0, [sp, #24]
  40c360:	bl	409a8c <ferror@plt+0x732c>
  40c364:	nop
  40c368:	ldp	x29, x30, [sp], #32
  40c36c:	ret
  40c370:	mov	x12, #0x2860                	// #10336
  40c374:	sub	sp, sp, x12
  40c378:	stp	x29, x30, [sp]
  40c37c:	mov	x29, sp
  40c380:	str	x0, [sp, #24]
  40c384:	str	x1, [sp, #16]
  40c388:	str	wzr, [sp, #10332]
  40c38c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c390:	add	x1, x0, #0x110
  40c394:	ldr	x0, [sp, #16]
  40c398:	bl	4022a0 <fopen@plt>
  40c39c:	str	x0, [sp, #10320]
  40c3a0:	ldr	x0, [sp, #10320]
  40c3a4:	cmp	x0, #0x0
  40c3a8:	b.ne	40c3d8 <ferror@plt+0x9c78>  // b.any
  40c3ac:	bl	4026b0 <__errno_location@plt>
  40c3b0:	ldr	w0, [x0]
  40c3b4:	neg	w0, w0
  40c3b8:	str	w0, [sp, #10284]
  40c3bc:	ldr	x2, [sp, #16]
  40c3c0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c3c4:	add	x1, x0, #0xe28
  40c3c8:	mov	w0, #0x7                   	// #7
  40c3cc:	bl	40d820 <ferror@plt+0xb0c0>
  40c3d0:	ldr	w0, [sp, #10284]
  40c3d4:	b	40c528 <ferror@plt+0x9dc8>
  40c3d8:	ldr	x2, [sp, #16]
  40c3dc:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c3e0:	add	x1, x0, #0xe40
  40c3e4:	mov	w0, #0x7                   	// #7
  40c3e8:	bl	40d820 <ferror@plt+0xb0c0>
  40c3ec:	b	40c4e8 <ferror@plt+0x9d88>
  40c3f0:	ldr	w0, [sp, #10332]
  40c3f4:	add	w0, w0, #0x1
  40c3f8:	str	w0, [sp, #10332]
  40c3fc:	add	x2, sp, #0x28
  40c400:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c404:	add	x1, x0, #0xe58
  40c408:	mov	x0, x2
  40c40c:	bl	402100 <strtok@plt>
  40c410:	str	x0, [sp, #10312]
  40c414:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c418:	add	x1, x0, #0xe58
  40c41c:	mov	x0, #0x0                   	// #0
  40c420:	bl	402100 <strtok@plt>
  40c424:	str	x0, [sp, #10304]
  40c428:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c42c:	add	x1, x0, #0xe58
  40c430:	mov	x0, #0x0                   	// #0
  40c434:	bl	402100 <strtok@plt>
  40c438:	str	x0, [sp, #10296]
  40c43c:	ldr	x0, [sp, #10312]
  40c440:	cmp	x0, #0x0
  40c444:	b.eq	40c4dc <ferror@plt+0x9d7c>  // b.none
  40c448:	ldr	x0, [sp, #10304]
  40c44c:	cmp	x0, #0x0
  40c450:	b.eq	40c4dc <ferror@plt+0x9d7c>  // b.none
  40c454:	ldr	x0, [sp, #10296]
  40c458:	cmp	x0, #0x0
  40c45c:	b.eq	40c4dc <ferror@plt+0x9d7c>  // b.none
  40c460:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c464:	add	x1, x0, #0xe60
  40c468:	ldr	x0, [sp, #10296]
  40c46c:	bl	4024a0 <strcmp@plt>
  40c470:	cmp	w0, #0x0
  40c474:	b.ne	40c4e4 <ferror@plt+0x9d84>  // b.any
  40c478:	add	x0, sp, #0x20
  40c47c:	mov	w2, #0x10                  	// #16
  40c480:	mov	x1, x0
  40c484:	ldr	x0, [sp, #10312]
  40c488:	bl	402550 <strtoull@plt>
  40c48c:	str	x0, [sp, #10288]
  40c490:	ldr	x0, [sp, #32]
  40c494:	ldrb	w0, [x0]
  40c498:	cmp	w0, #0x0
  40c49c:	b.eq	40c4c0 <ferror@plt+0x9d60>  // b.none
  40c4a0:	ldr	x4, [sp, #10312]
  40c4a4:	ldr	w3, [sp, #10332]
  40c4a8:	ldr	x2, [sp, #16]
  40c4ac:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c4b0:	add	x1, x0, #0xe68
  40c4b4:	mov	w0, #0x3                   	// #3
  40c4b8:	bl	40d820 <ferror@plt+0xb0c0>
  40c4bc:	b	40c4e8 <ferror@plt+0x9d88>
  40c4c0:	mov	x4, #0x0                   	// #0
  40c4c4:	ldr	x3, [sp, #10288]
  40c4c8:	mov	w2, #0x0                   	// #0
  40c4cc:	ldr	x1, [sp, #10304]
  40c4d0:	ldr	x0, [sp, #24]
  40c4d4:	bl	409a8c <ferror@plt+0x732c>
  40c4d8:	b	40c4e8 <ferror@plt+0x9d88>
  40c4dc:	nop
  40c4e0:	b	40c4e8 <ferror@plt+0x9d88>
  40c4e4:	nop
  40c4e8:	add	x0, sp, #0x28
  40c4ec:	ldr	x2, [sp, #10320]
  40c4f0:	mov	w1, #0x2800                	// #10240
  40c4f4:	bl	402730 <fgets@plt>
  40c4f8:	cmp	x0, #0x0
  40c4fc:	b.ne	40c3f0 <ferror@plt+0x9c90>  // b.any
  40c500:	ldr	x0, [sp, #24]
  40c504:	bl	40c2ec <ferror@plt+0x9b8c>
  40c508:	ldr	x2, [sp, #16]
  40c50c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c510:	add	x1, x0, #0xe90
  40c514:	mov	w0, #0x7                   	// #7
  40c518:	bl	40d820 <ferror@plt+0xb0c0>
  40c51c:	ldr	x0, [sp, #10320]
  40c520:	bl	402270 <fclose@plt>
  40c524:	mov	w0, #0x0                   	// #0
  40c528:	ldp	x29, x30, [sp]
  40c52c:	mov	x12, #0x2860                	// #10336
  40c530:	add	sp, sp, x12
  40c534:	ret
  40c538:	mov	x12, #0x2860                	// #10336
  40c53c:	sub	sp, sp, x12
  40c540:	stp	x29, x30, [sp]
  40c544:	mov	x29, sp
  40c548:	str	x0, [sp, #24]
  40c54c:	str	x1, [sp, #16]
  40c550:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c554:	add	x1, x0, #0xf18
  40c558:	add	x0, sp, #0x2, lsl #12
  40c55c:	add	x0, x0, #0x828
  40c560:	ldr	x2, [x1]
  40c564:	str	x2, [x0]
  40c568:	ldur	w1, [x1, #7]
  40c56c:	stur	w1, [x0, #7]
  40c570:	mov	x0, #0xa                   	// #10
  40c574:	str	x0, [sp, #10312]
  40c578:	str	wzr, [sp, #10332]
  40c57c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c580:	add	x1, x0, #0x110
  40c584:	ldr	x0, [sp, #16]
  40c588:	bl	4022a0 <fopen@plt>
  40c58c:	str	x0, [sp, #10304]
  40c590:	ldr	x0, [sp, #10304]
  40c594:	cmp	x0, #0x0
  40c598:	b.ne	40c5c8 <ferror@plt+0x9e68>  // b.any
  40c59c:	bl	4026b0 <__errno_location@plt>
  40c5a0:	ldr	w0, [x0]
  40c5a4:	neg	w0, w0
  40c5a8:	str	w0, [sp, #10292]
  40c5ac:	ldr	x2, [sp, #16]
  40c5b0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c5b4:	add	x1, x0, #0xea8
  40c5b8:	mov	w0, #0x7                   	// #7
  40c5bc:	bl	40d820 <ferror@plt+0xb0c0>
  40c5c0:	ldr	w0, [sp, #10292]
  40c5c4:	b	40c744 <ferror@plt+0x9fe4>
  40c5c8:	ldr	x2, [sp, #16]
  40c5cc:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c5d0:	add	x1, x0, #0xec8
  40c5d4:	mov	w0, #0x7                   	// #7
  40c5d8:	bl	40d820 <ferror@plt+0xb0c0>
  40c5dc:	b	40c704 <ferror@plt+0x9fa4>
  40c5e0:	ldr	w0, [sp, #10332]
  40c5e4:	add	w0, w0, #0x1
  40c5e8:	str	w0, [sp, #10332]
  40c5ec:	add	x0, sp, #0x28
  40c5f0:	mov	w1, #0x20                  	// #32
  40c5f4:	bl	402540 <strchr@plt>
  40c5f8:	str	x0, [sp, #10320]
  40c5fc:	ldr	x0, [sp, #10320]
  40c600:	cmp	x0, #0x0
  40c604:	b.eq	40c6d8 <ferror@plt+0x9f78>  // b.none
  40c608:	ldr	x0, [sp, #10320]
  40c60c:	add	x0, x0, #0x1
  40c610:	str	x0, [sp, #10320]
  40c614:	mov	w1, #0x20                  	// #32
  40c618:	ldr	x0, [sp, #10320]
  40c61c:	bl	402540 <strchr@plt>
  40c620:	str	x0, [sp, #10320]
  40c624:	ldr	x0, [sp, #10320]
  40c628:	cmp	x0, #0x0
  40c62c:	b.eq	40c6e0 <ferror@plt+0x9f80>  // b.none
  40c630:	ldr	x0, [sp, #10320]
  40c634:	add	x0, x0, #0x1
  40c638:	str	x0, [sp, #10320]
  40c63c:	ldr	x0, [sp, #10320]
  40c640:	ldrb	w1, [x0]
  40c644:	ldr	x0, [sp, #24]
  40c648:	ldr	x0, [x0]
  40c64c:	add	x0, x0, #0x1, lsl #12
  40c650:	ldrb	w0, [x0, #16]
  40c654:	cmp	w1, w0
  40c658:	b.ne	40c668 <ferror@plt+0x9f08>  // b.any
  40c65c:	ldr	x0, [sp, #10320]
  40c660:	add	x0, x0, #0x1
  40c664:	str	x0, [sp, #10320]
  40c668:	add	x0, sp, #0x2, lsl #12
  40c66c:	add	x0, x0, #0x828
  40c670:	ldr	x2, [sp, #10312]
  40c674:	mov	x1, x0
  40c678:	ldr	x0, [sp, #10320]
  40c67c:	bl	4022d0 <strncmp@plt>
  40c680:	cmp	w0, #0x0
  40c684:	b.eq	40c68c <ferror@plt+0x9f2c>  // b.none
  40c688:	b	40c704 <ferror@plt+0x9fa4>
  40c68c:	mov	w1, #0xa                   	// #10
  40c690:	ldr	x0, [sp, #10320]
  40c694:	bl	402540 <strchr@plt>
  40c698:	str	x0, [sp, #10296]
  40c69c:	ldr	x0, [sp, #10296]
  40c6a0:	cmp	x0, #0x0
  40c6a4:	b.eq	40c6b0 <ferror@plt+0x9f50>  // b.none
  40c6a8:	ldr	x0, [sp, #10296]
  40c6ac:	strb	wzr, [x0]
  40c6b0:	ldr	x1, [sp, #10320]
  40c6b4:	ldr	x0, [sp, #10312]
  40c6b8:	add	x0, x1, x0
  40c6bc:	mov	x4, #0x0                   	// #0
  40c6c0:	mov	x3, #0x0                   	// #0
  40c6c4:	mov	w2, #0x1                   	// #1
  40c6c8:	mov	x1, x0
  40c6cc:	ldr	x0, [sp, #24]
  40c6d0:	bl	409a8c <ferror@plt+0x732c>
  40c6d4:	b	40c704 <ferror@plt+0x9fa4>
  40c6d8:	nop
  40c6dc:	b	40c6e4 <ferror@plt+0x9f84>
  40c6e0:	nop
  40c6e4:	add	x0, sp, #0x28
  40c6e8:	mov	x4, x0
  40c6ec:	ldr	w3, [sp, #10332]
  40c6f0:	ldr	x2, [sp, #16]
  40c6f4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c6f8:	add	x1, x0, #0xee0
  40c6fc:	mov	w0, #0x3                   	// #3
  40c700:	bl	40d820 <ferror@plt+0xb0c0>
  40c704:	add	x0, sp, #0x28
  40c708:	ldr	x2, [sp, #10304]
  40c70c:	mov	w1, #0x2800                	// #10240
  40c710:	bl	402730 <fgets@plt>
  40c714:	cmp	x0, #0x0
  40c718:	b.ne	40c5e0 <ferror@plt+0x9e80>  // b.any
  40c71c:	ldr	x0, [sp, #24]
  40c720:	bl	40c2ec <ferror@plt+0x9b8c>
  40c724:	ldr	x2, [sp, #16]
  40c728:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c72c:	add	x1, x0, #0xf00
  40c730:	mov	w0, #0x7                   	// #7
  40c734:	bl	40d820 <ferror@plt+0xb0c0>
  40c738:	ldr	x0, [sp, #10304]
  40c73c:	bl	402270 <fclose@plt>
  40c740:	mov	w0, #0x0                   	// #0
  40c744:	ldp	x29, x30, [sp]
  40c748:	mov	x12, #0x2860                	// #10336
  40c74c:	add	sp, sp, x12
  40c750:	ret
  40c754:	stp	x29, x30, [sp, #-224]!
  40c758:	mov	x29, sp
  40c75c:	str	x0, [sp, #40]
  40c760:	str	x1, [sp, #32]
  40c764:	str	x2, [sp, #24]
  40c768:	str	x3, [sp, #16]
  40c76c:	mov	w0, #0x1                   	// #1
  40c770:	str	w0, [sp, #220]
  40c774:	ldr	x0, [sp, #40]
  40c778:	bl	4025c0 <dirfd@plt>
  40c77c:	str	w0, [sp, #216]
  40c780:	b	40cb18 <ferror@plt+0xa3b8>
  40c784:	ldr	x0, [sp, #208]
  40c788:	add	x0, x0, #0x13
  40c78c:	str	x0, [sp, #200]
  40c790:	ldr	x0, [sp, #200]
  40c794:	ldrb	w0, [x0]
  40c798:	cmp	w0, #0x2e
  40c79c:	b.ne	40c7dc <ferror@plt+0xa07c>  // b.any
  40c7a0:	ldr	x0, [sp, #200]
  40c7a4:	add	x0, x0, #0x1
  40c7a8:	ldrb	w0, [x0]
  40c7ac:	cmp	w0, #0x0
  40c7b0:	b.eq	40cb04 <ferror@plt+0xa3a4>  // b.none
  40c7b4:	ldr	x0, [sp, #200]
  40c7b8:	add	x0, x0, #0x1
  40c7bc:	ldrb	w0, [x0]
  40c7c0:	cmp	w0, #0x2e
  40c7c4:	b.ne	40c7dc <ferror@plt+0xa07c>  // b.any
  40c7c8:	ldr	x0, [sp, #200]
  40c7cc:	add	x0, x0, #0x2
  40c7d0:	ldrb	w0, [x0]
  40c7d4:	cmp	w0, #0x0
  40c7d8:	b.eq	40cb04 <ferror@plt+0xa3a4>  // b.none
  40c7dc:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c7e0:	add	x1, x0, #0x5b0
  40c7e4:	ldr	x0, [sp, #200]
  40c7e8:	bl	4024a0 <strcmp@plt>
  40c7ec:	cmp	w0, #0x0
  40c7f0:	b.eq	40cb0c <ferror@plt+0xa3ac>  // b.none
  40c7f4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c7f8:	add	x1, x0, #0x5b8
  40c7fc:	ldr	x0, [sp, #200]
  40c800:	bl	4024a0 <strcmp@plt>
  40c804:	cmp	w0, #0x0
  40c808:	b.eq	40cb0c <ferror@plt+0xa3ac>  // b.none
  40c80c:	ldr	x0, [sp, #200]
  40c810:	bl	402110 <strlen@plt>
  40c814:	str	x0, [sp, #192]
  40c818:	ldr	x1, [sp, #24]
  40c81c:	ldr	x0, [sp, #192]
  40c820:	add	x0, x1, x0
  40c824:	add	x0, x0, #0x2
  40c828:	cmp	x0, #0xfff
  40c82c:	b.ls	40c85c <ferror@plt+0xa0fc>  // b.plast
  40c830:	ldr	x1, [sp, #16]
  40c834:	ldr	x0, [sp, #24]
  40c838:	add	x0, x1, x0
  40c83c:	strb	wzr, [x0]
  40c840:	ldr	x3, [sp, #200]
  40c844:	ldr	x2, [sp, #16]
  40c848:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c84c:	add	x1, x0, #0xf28
  40c850:	mov	w0, #0x3                   	// #3
  40c854:	bl	40d820 <ferror@plt+0xb0c0>
  40c858:	b	40cb18 <ferror@plt+0xa3b8>
  40c85c:	add	x0, sp, #0x30
  40c860:	mov	w3, #0x0                   	// #0
  40c864:	mov	x2, x0
  40c868:	ldr	x1, [sp, #200]
  40c86c:	ldr	w0, [sp, #216]
  40c870:	bl	41f4e0 <ferror@plt+0x1cd80>
  40c874:	cmp	w0, #0x0
  40c878:	b.ge	40c898 <ferror@plt+0xa138>  // b.tcont
  40c87c:	ldr	x3, [sp, #200]
  40c880:	ldr	w2, [sp, #216]
  40c884:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c888:	add	x1, x0, #0x5d0
  40c88c:	mov	w0, #0x3                   	// #3
  40c890:	bl	40d820 <ferror@plt+0xb0c0>
  40c894:	b	40cb18 <ferror@plt+0xa3b8>
  40c898:	ldr	w0, [sp, #64]
  40c89c:	and	w0, w0, #0xf000
  40c8a0:	cmp	w0, #0x4, lsl #12
  40c8a4:	b.ne	40c9dc <ferror@plt+0xa27c>  // b.any
  40c8a8:	ldr	x1, [sp, #16]
  40c8ac:	ldr	x0, [sp, #24]
  40c8b0:	add	x3, x1, x0
  40c8b4:	ldr	x0, [sp, #192]
  40c8b8:	add	x0, x0, #0x1
  40c8bc:	mov	x2, x0
  40c8c0:	ldr	x1, [sp, #200]
  40c8c4:	mov	x0, x3
  40c8c8:	bl	4020d0 <memcpy@plt>
  40c8cc:	ldr	x1, [sp, #24]
  40c8d0:	ldr	x0, [sp, #192]
  40c8d4:	add	x0, x1, x0
  40c8d8:	add	x0, x0, #0x101
  40c8dc:	cmp	x0, #0xfff
  40c8e0:	b.ls	40c8fc <ferror@plt+0xa19c>  // b.plast
  40c8e4:	ldr	x2, [sp, #16]
  40c8e8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c8ec:	add	x1, x0, #0xf40
  40c8f0:	mov	w0, #0x3                   	// #3
  40c8f4:	bl	40d820 <ferror@plt+0xb0c0>
  40c8f8:	b	40cb18 <ferror@plt+0xa3b8>
  40c8fc:	mov	w2, #0x0                   	// #0
  40c900:	ldr	x1, [sp, #200]
  40c904:	ldr	w0, [sp, #216]
  40c908:	bl	402680 <openat@plt>
  40c90c:	str	w0, [sp, #188]
  40c910:	ldr	w0, [sp, #188]
  40c914:	cmp	w0, #0x0
  40c918:	b.ge	40c938 <ferror@plt+0xa1d8>  // b.tcont
  40c91c:	ldr	x3, [sp, #200]
  40c920:	ldr	w2, [sp, #216]
  40c924:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c928:	add	x1, x0, #0x608
  40c92c:	mov	w0, #0x3                   	// #3
  40c930:	bl	40d820 <ferror@plt+0xb0c0>
  40c934:	b	40cb18 <ferror@plt+0xa3b8>
  40c938:	ldr	w0, [sp, #188]
  40c93c:	bl	4023f0 <fdopendir@plt>
  40c940:	str	x0, [sp, #176]
  40c944:	ldr	x0, [sp, #176]
  40c948:	cmp	x0, #0x0
  40c94c:	b.ne	40c970 <ferror@plt+0xa210>  // b.any
  40c950:	ldr	w2, [sp, #188]
  40c954:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40c958:	add	x1, x0, #0x628
  40c95c:	mov	w0, #0x3                   	// #3
  40c960:	bl	40d820 <ferror@plt+0xb0c0>
  40c964:	ldr	w0, [sp, #188]
  40c968:	bl	4023b0 <close@plt>
  40c96c:	b	40cb18 <ferror@plt+0xa3b8>
  40c970:	ldr	x1, [sp, #24]
  40c974:	ldr	x0, [sp, #192]
  40c978:	add	x0, x1, x0
  40c97c:	ldr	x1, [sp, #16]
  40c980:	add	x0, x1, x0
  40c984:	mov	w1, #0x2f                  	// #47
  40c988:	strb	w1, [x0]
  40c98c:	ldr	x1, [sp, #24]
  40c990:	ldr	x0, [sp, #192]
  40c994:	add	x0, x1, x0
  40c998:	add	x0, x0, #0x1
  40c99c:	ldr	x1, [sp, #16]
  40c9a0:	add	x0, x1, x0
  40c9a4:	strb	wzr, [x0]
  40c9a8:	ldr	x1, [sp, #24]
  40c9ac:	ldr	x0, [sp, #192]
  40c9b0:	add	x0, x1, x0
  40c9b4:	add	x0, x0, #0x1
  40c9b8:	ldr	x3, [sp, #16]
  40c9bc:	mov	x2, x0
  40c9c0:	ldr	x1, [sp, #32]
  40c9c4:	ldr	x0, [sp, #176]
  40c9c8:	bl	40c754 <ferror@plt+0x9ff4>
  40c9cc:	str	w0, [sp, #220]
  40c9d0:	ldr	x0, [sp, #176]
  40c9d4:	bl	402380 <closedir@plt>
  40c9d8:	b	40caa4 <ferror@plt+0xa344>
  40c9dc:	ldr	w0, [sp, #64]
  40c9e0:	and	w0, w0, #0xf000
  40c9e4:	cmp	w0, #0x8, lsl #12
  40c9e8:	b.ne	40ca80 <ferror@plt+0xa320>  // b.any
  40c9ec:	ldr	x1, [sp, #192]
  40c9f0:	ldr	x0, [sp, #200]
  40c9f4:	bl	40f690 <ferror@plt+0xcf30>
  40c9f8:	and	w0, w0, #0xff
  40c9fc:	eor	w0, w0, #0x1
  40ca00:	and	w0, w0, #0xff
  40ca04:	cmp	w0, #0x0
  40ca08:	b.ne	40cb14 <ferror@plt+0xa3b4>  // b.any
  40ca0c:	ldr	x1, [sp, #16]
  40ca10:	ldr	x0, [sp, #24]
  40ca14:	add	x3, x1, x0
  40ca18:	ldr	x0, [sp, #192]
  40ca1c:	add	x0, x0, #0x1
  40ca20:	mov	x2, x0
  40ca24:	ldr	x1, [sp, #200]
  40ca28:	mov	x0, x3
  40ca2c:	bl	4020d0 <memcpy@plt>
  40ca30:	ldr	x0, [sp, #136]
  40ca34:	ldr	x1, [sp, #32]
  40ca38:	cmp	x1, x0
  40ca3c:	cset	w0, ge  // ge = tcont
  40ca40:	and	w0, w0, #0xff
  40ca44:	str	w0, [sp, #220]
  40ca48:	ldr	w0, [sp, #220]
  40ca4c:	cmp	w0, #0x0
  40ca50:	b.ne	40caa4 <ferror@plt+0xa344>  // b.any
  40ca54:	ldr	x0, [sp, #136]
  40ca58:	mov	x1, x0
  40ca5c:	ldr	x0, [sp, #32]
  40ca60:	mov	x4, x0
  40ca64:	mov	x3, x1
  40ca68:	ldr	x2, [sp, #16]
  40ca6c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40ca70:	add	x1, x0, #0xf60
  40ca74:	mov	w0, #0x7                   	// #7
  40ca78:	bl	40d820 <ferror@plt+0xb0c0>
  40ca7c:	b	40caa4 <ferror@plt+0xa344>
  40ca80:	ldr	w0, [sp, #64]
  40ca84:	and	w0, w0, #0xf000
  40ca88:	mov	w3, w0
  40ca8c:	ldr	x2, [sp, #16]
  40ca90:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40ca94:	add	x1, x0, #0x5e8
  40ca98:	mov	w0, #0x3                   	// #3
  40ca9c:	bl	40d820 <ferror@plt+0xb0c0>
  40caa0:	b	40cb18 <ferror@plt+0xa3b8>
  40caa4:	ldr	w0, [sp, #220]
  40caa8:	cmp	w0, #0x0
  40caac:	b.eq	40cb34 <ferror@plt+0xa3d4>  // b.none
  40cab0:	ldr	w0, [sp, #220]
  40cab4:	cmp	w0, #0x0
  40cab8:	b.ge	40cb18 <ferror@plt+0xa3b8>  // b.tcont
  40cabc:	ldr	x1, [sp, #24]
  40cac0:	ldr	x0, [sp, #192]
  40cac4:	add	x0, x1, x0
  40cac8:	ldr	x1, [sp, #16]
  40cacc:	add	x0, x1, x0
  40cad0:	strb	wzr, [x0]
  40cad4:	ldr	w0, [sp, #220]
  40cad8:	neg	w0, w0
  40cadc:	bl	4023a0 <strerror@plt>
  40cae0:	mov	x3, x0
  40cae4:	ldr	x2, [sp, #16]
  40cae8:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40caec:	add	x1, x0, #0x640
  40caf0:	mov	w0, #0x3                   	// #3
  40caf4:	bl	40d820 <ferror@plt+0xb0c0>
  40caf8:	mov	w0, #0x1                   	// #1
  40cafc:	str	w0, [sp, #220]
  40cb00:	b	40cb18 <ferror@plt+0xa3b8>
  40cb04:	nop
  40cb08:	b	40cb18 <ferror@plt+0xa3b8>
  40cb0c:	nop
  40cb10:	b	40cb18 <ferror@plt+0xa3b8>
  40cb14:	nop
  40cb18:	ldr	x0, [sp, #40]
  40cb1c:	bl	402340 <readdir@plt>
  40cb20:	str	x0, [sp, #208]
  40cb24:	ldr	x0, [sp, #208]
  40cb28:	cmp	x0, #0x0
  40cb2c:	b.ne	40c784 <ferror@plt+0xa024>  // b.any
  40cb30:	b	40cb38 <ferror@plt+0xa3d8>
  40cb34:	nop
  40cb38:	ldr	w0, [sp, #220]
  40cb3c:	ldp	x29, x30, [sp], #224
  40cb40:	ret
  40cb44:	mov	x12, #0x10c0                	// #4288
  40cb48:	sub	sp, sp, x12
  40cb4c:	stp	x29, x30, [sp]
  40cb50:	mov	x29, sp
  40cb54:	str	x0, [sp, #24]
  40cb58:	ldr	x0, [sp, #24]
  40cb5c:	bl	4021e0 <opendir@plt>
  40cb60:	str	x0, [sp, #4280]
  40cb64:	ldr	x0, [sp, #4280]
  40cb68:	cmp	x0, #0x0
  40cb6c:	b.ne	40cb9c <ferror@plt+0xa43c>  // b.any
  40cb70:	bl	4026b0 <__errno_location@plt>
  40cb74:	ldr	w0, [x0]
  40cb78:	neg	w0, w0
  40cb7c:	str	w0, [sp, #4268]
  40cb80:	ldr	x2, [sp, #24]
  40cb84:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40cb88:	add	x1, x0, #0x650
  40cb8c:	mov	w0, #0x3                   	// #3
  40cb90:	bl	40d820 <ferror@plt+0xb0c0>
  40cb94:	ldr	w0, [sp, #4268]
  40cb98:	b	40cc70 <ferror@plt+0xa510>
  40cb9c:	ldr	x0, [sp, #4280]
  40cba0:	bl	4025c0 <dirfd@plt>
  40cba4:	mov	w4, w0
  40cba8:	add	x0, sp, #0x28
  40cbac:	mov	w3, #0x0                   	// #0
  40cbb0:	mov	x2, x0
  40cbb4:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40cbb8:	add	x1, x0, #0xf80
  40cbbc:	mov	w0, w4
  40cbc0:	bl	41f4e0 <ferror@plt+0x1cd80>
  40cbc4:	cmp	w0, #0x0
  40cbc8:	b.eq	40cc00 <ferror@plt+0xa4a0>  // b.none
  40cbcc:	bl	4026b0 <__errno_location@plt>
  40cbd0:	ldr	w0, [x0]
  40cbd4:	neg	w0, w0
  40cbd8:	str	w0, [sp, #4268]
  40cbdc:	ldr	x2, [sp, #24]
  40cbe0:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40cbe4:	add	x1, x0, #0xf90
  40cbe8:	mov	w0, #0x3                   	// #3
  40cbec:	bl	40d820 <ferror@plt+0xb0c0>
  40cbf0:	ldr	x0, [sp, #4280]
  40cbf4:	bl	402380 <closedir@plt>
  40cbf8:	ldr	w0, [sp, #4268]
  40cbfc:	b	40cc70 <ferror@plt+0xa510>
  40cc00:	ldr	x0, [sp, #24]
  40cc04:	bl	402110 <strlen@plt>
  40cc08:	str	x0, [sp, #4272]
  40cc0c:	add	x0, sp, #0xa8
  40cc10:	ldr	x2, [sp, #4272]
  40cc14:	ldr	x1, [sp, #24]
  40cc18:	bl	4020d0 <memcpy@plt>
  40cc1c:	ldr	x0, [sp, #4272]
  40cc20:	add	x1, sp, #0xa8
  40cc24:	mov	w2, #0x2f                  	// #47
  40cc28:	strb	w2, [x1, x0]
  40cc2c:	ldr	x0, [sp, #4272]
  40cc30:	add	x0, x0, #0x1
  40cc34:	str	x0, [sp, #4272]
  40cc38:	ldr	x0, [sp, #4272]
  40cc3c:	add	x1, sp, #0xa8
  40cc40:	strb	wzr, [x1, x0]
  40cc44:	ldr	x0, [sp, #128]
  40cc48:	add	x1, sp, #0xa8
  40cc4c:	mov	x3, x1
  40cc50:	ldr	x2, [sp, #4272]
  40cc54:	mov	x1, x0
  40cc58:	ldr	x0, [sp, #4280]
  40cc5c:	bl	40c754 <ferror@plt+0x9ff4>
  40cc60:	str	w0, [sp, #4268]
  40cc64:	ldr	x0, [sp, #4280]
  40cc68:	bl	402380 <closedir@plt>
  40cc6c:	ldr	w0, [sp, #4268]
  40cc70:	ldp	x29, x30, [sp]
  40cc74:	mov	x12, #0x10c0                	// #4288
  40cc78:	add	sp, sp, x12
  40cc7c:	ret
  40cc80:	stp	x29, x30, [sp, #-48]!
  40cc84:	mov	x29, sp
  40cc88:	str	x0, [sp, #24]
  40cc8c:	add	x1, sp, #0x28
  40cc90:	add	x0, sp, #0x2c
  40cc94:	mov	x3, x1
  40cc98:	mov	x2, x0
  40cc9c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40cca0:	add	x1, x0, #0xfb8
  40cca4:	ldr	x0, [sp, #24]
  40cca8:	bl	402620 <__isoc99_sscanf@plt>
  40ccac:	cmp	w0, #0x2
  40ccb0:	cset	w0, eq  // eq = none
  40ccb4:	and	w0, w0, #0xff
  40ccb8:	ldp	x29, x30, [sp], #48
  40ccbc:	ret
  40ccc0:	mov	x12, #0x12b0                	// #4784
  40ccc4:	sub	sp, sp, x12
  40ccc8:	stp	x29, x30, [sp]
  40cccc:	mov	x29, sp
  40ccd0:	str	x19, [sp, #16]
  40ccd4:	str	w0, [sp, #44]
  40ccd8:	str	x1, [sp, #32]
  40ccdc:	str	xzr, [sp, #4776]
  40cce0:	str	wzr, [sp, #4772]
  40cce4:	str	wzr, [sp, #4768]
  40cce8:	str	wzr, [sp, #4764]
  40ccec:	str	wzr, [sp, #4760]
  40ccf0:	str	xzr, [sp, #4696]
  40ccf4:	str	xzr, [sp, #4688]
  40ccf8:	str	xzr, [sp, #4752]
  40ccfc:	str	xzr, [sp, #4744]
  40cd00:	str	xzr, [sp, #4680]
  40cd04:	str	xzr, [sp, #4736]
  40cd08:	add	x0, sp, #0x90
  40cd0c:	mov	x2, #0x1030                	// #4144
  40cd10:	mov	w1, #0x0                   	// #0
  40cd14:	bl	4022f0 <memset@plt>
  40cd18:	add	x0, sp, #0x48
  40cd1c:	mov	x2, #0x48                  	// #72
  40cd20:	mov	w1, #0x0                   	// #0
  40cd24:	bl	4022f0 <memset@plt>
  40cd28:	str	wzr, [sp, #68]
  40cd2c:	add	x0, sp, #0x44
  40cd30:	mov	x4, x0
  40cd34:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40cd38:	add	x3, x0, #0x2a8
  40cd3c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40cd40:	add	x2, x0, #0x290
  40cd44:	ldr	x1, [sp, #32]
  40cd48:	ldr	w0, [sp, #44]
  40cd4c:	bl	402480 <getopt_long@plt>
  40cd50:	str	w0, [sp, #4728]
  40cd54:	ldr	w0, [sp, #4728]
  40cd58:	cmn	w0, #0x1
  40cd5c:	b.ne	40cd7c <ferror@plt+0xa61c>  // b.any
  40cd60:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40cd64:	add	x0, x0, #0x468
  40cd68:	ldr	w0, [x0]
  40cd6c:	ldr	w1, [sp, #44]
  40cd70:	cmp	w1, w0
  40cd74:	b.gt	40d000 <ferror@plt+0xa8a0>
  40cd78:	b	40d0a8 <ferror@plt+0xa948>
  40cd7c:	ldr	w0, [sp, #4728]
  40cd80:	sub	w0, w0, #0x3f
  40cd84:	cmp	w0, #0x38
  40cd88:	b.hi	40cfe4 <ferror@plt+0xa884>  // b.pmore
  40cd8c:	adrp	x1, 423000 <ferror@plt+0x208a0>
  40cd90:	add	x1, x1, #0x508
  40cd94:	ldr	w0, [x1, w0, uxtw #2]
  40cd98:	adr	x1, 40cda4 <ferror@plt+0xa644>
  40cd9c:	add	x0, x1, w0, sxtw #2
  40cda0:	br	x0
  40cda4:	mov	w0, #0x1                   	// #1
  40cda8:	str	w0, [sp, #4768]
  40cdac:	b	40cffc <ferror@plt+0xa89c>
  40cdb0:	mov	w0, #0x1                   	// #1
  40cdb4:	str	w0, [sp, #4764]
  40cdb8:	b	40cffc <ferror@plt+0xa89c>
  40cdbc:	ldr	x0, [sp, #4696]
  40cdc0:	cmp	x0, #0x0
  40cdc4:	b.eq	40cdd0 <ferror@plt+0xa670>  // b.none
  40cdc8:	ldr	x0, [sp, #4696]
  40cdcc:	bl	402510 <free@plt>
  40cdd0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40cdd4:	add	x0, x0, #0x460
  40cdd8:	ldr	x0, [x0]
  40cddc:	bl	40fb98 <ferror@plt+0xd438>
  40cde0:	str	x0, [sp, #4696]
  40cde4:	b	40cffc <ferror@plt+0xa89c>
  40cde8:	ldr	w0, [sp, #4760]
  40cdec:	add	w0, w0, #0x2
  40cdf0:	sxtw	x0, w0
  40cdf4:	lsl	x0, x0, #3
  40cdf8:	str	x0, [sp, #4720]
  40cdfc:	ldr	x0, [sp, #4688]
  40ce00:	ldr	x1, [sp, #4720]
  40ce04:	bl	402350 <realloc@plt>
  40ce08:	str	x0, [sp, #4712]
  40ce0c:	ldr	x0, [sp, #4712]
  40ce10:	cmp	x0, #0x0
  40ce14:	b.ne	40ce40 <ferror@plt+0xa6e0>  // b.any
  40ce18:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40ce1c:	add	x0, x0, #0x458
  40ce20:	ldr	x0, [x0]
  40ce24:	mov	x3, x0
  40ce28:	mov	x2, #0x15                  	// #21
  40ce2c:	mov	x1, #0x1                   	// #1
  40ce30:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40ce34:	add	x0, x0, #0xfc0
  40ce38:	bl	402570 <fwrite@plt>
  40ce3c:	b	40d558 <ferror@plt+0xadf8>
  40ce40:	ldr	x0, [sp, #4712]
  40ce44:	str	x0, [sp, #4688]
  40ce48:	ldr	x1, [sp, #4688]
  40ce4c:	ldrsw	x0, [sp, #4760]
  40ce50:	lsl	x0, x0, #3
  40ce54:	add	x0, x1, x0
  40ce58:	adrp	x1, 43a000 <ferror@plt+0x378a0>
  40ce5c:	add	x1, x1, #0x460
  40ce60:	ldr	x1, [x1]
  40ce64:	str	x1, [x0]
  40ce68:	ldr	w0, [sp, #4760]
  40ce6c:	add	w0, w0, #0x1
  40ce70:	str	w0, [sp, #4760]
  40ce74:	ldr	x1, [sp, #4688]
  40ce78:	ldrsw	x0, [sp, #4760]
  40ce7c:	lsl	x0, x0, #3
  40ce80:	add	x0, x1, x0
  40ce84:	str	xzr, [x0]
  40ce88:	b	40cffc <ferror@plt+0xa89c>
  40ce8c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40ce90:	add	x0, x0, #0x460
  40ce94:	ldr	x0, [x0]
  40ce98:	str	x0, [sp, #4744]
  40ce9c:	mov	w0, #0x1                   	// #1
  40cea0:	add	x1, sp, #0x1, lsl #12
  40cea4:	strb	w0, [x1, #161]
  40cea8:	b	40cffc <ferror@plt+0xa89c>
  40ceac:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40ceb0:	add	x0, x0, #0x460
  40ceb4:	ldr	x0, [x0]
  40ceb8:	str	x0, [sp, #4752]
  40cebc:	b	40cffc <ferror@plt+0xa89c>
  40cec0:	mov	w0, #0x1                   	// #1
  40cec4:	add	x1, sp, #0x1, lsl #12
  40cec8:	strb	w0, [x1, #162]
  40cecc:	b	40cffc <ferror@plt+0xa89c>
  40ced0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40ced4:	add	x0, x0, #0x3a8
  40ced8:	ldr	w0, [x0]
  40cedc:	add	w1, w0, #0x1
  40cee0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40cee4:	add	x0, x0, #0x3a8
  40cee8:	str	w1, [x0]
  40ceec:	b	40cffc <ferror@plt+0xa89c>
  40cef0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40cef4:	add	x0, x0, #0x470
  40cef8:	ldr	x0, [x0]
  40cefc:	str	x0, [sp, #4776]
  40cf00:	b	40cffc <ferror@plt+0xa89c>
  40cf04:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40cf08:	add	x0, x0, #0x460
  40cf0c:	ldr	x0, [x0]
  40cf10:	add	x0, x0, #0x1
  40cf14:	ldrb	w0, [x0]
  40cf18:	cmp	w0, #0x0
  40cf1c:	b.eq	40cf34 <ferror@plt+0xa7d4>  // b.none
  40cf20:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40cf24:	add	x1, x0, #0xfd8
  40cf28:	mov	w0, #0x2                   	// #2
  40cf2c:	bl	40d820 <ferror@plt+0xb0c0>
  40cf30:	b	40d558 <ferror@plt+0xadf8>
  40cf34:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40cf38:	add	x0, x0, #0x460
  40cf3c:	ldr	x0, [x0]
  40cf40:	ldrb	w0, [x0]
  40cf44:	add	x1, sp, #0x1, lsl #12
  40cf48:	strb	w0, [x1, #160]
  40cf4c:	b	40cffc <ferror@plt+0xa89c>
  40cf50:	mov	w0, #0x1                   	// #1
  40cf54:	add	x1, sp, #0x1, lsl #12
  40cf58:	strb	w0, [x1, #163]
  40cf5c:	b	40cffc <ferror@plt+0xa89c>
  40cf60:	ldr	w0, [sp, #68]
  40cf64:	cmp	w0, #0x0
  40cf68:	b.le	40cfa0 <ferror@plt+0xa840>
  40cf6c:	ldr	w2, [sp, #68]
  40cf70:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40cf74:	add	x1, x0, #0x2a8
  40cf78:	sxtw	x0, w2
  40cf7c:	lsl	x0, x0, #5
  40cf80:	add	x0, x1, x0
  40cf84:	ldr	x0, [x0]
  40cf88:	mov	x2, x0
  40cf8c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40cf90:	add	x1, x0, #0xff8
  40cf94:	mov	w0, #0x4                   	// #4
  40cf98:	bl	40d820 <ferror@plt+0xb0c0>
  40cf9c:	b	40cffc <ferror@plt+0xa89c>
  40cfa0:	ldr	w2, [sp, #4728]
  40cfa4:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40cfa8:	add	x1, x0, #0x18
  40cfac:	mov	w0, #0x4                   	// #4
  40cfb0:	bl	40d820 <ferror@plt+0xb0c0>
  40cfb4:	b	40cffc <ferror@plt+0xa89c>
  40cfb8:	bl	406954 <ferror@plt+0x41f4>
  40cfbc:	mov	w19, #0x0                   	// #0
  40cfc0:	b	40d564 <ferror@plt+0xae04>
  40cfc4:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40cfc8:	add	x0, x0, #0x38
  40cfcc:	bl	402440 <puts@plt>
  40cfd0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40cfd4:	add	x0, x0, #0x48
  40cfd8:	bl	402440 <puts@plt>
  40cfdc:	mov	w19, #0x0                   	// #0
  40cfe0:	b	40d564 <ferror@plt+0xae04>
  40cfe4:	ldr	w2, [sp, #4728]
  40cfe8:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40cfec:	add	x1, x0, #0x70
  40cff0:	mov	w0, #0x3                   	// #3
  40cff4:	bl	40d820 <ferror@plt+0xb0c0>
  40cff8:	b	40d558 <ferror@plt+0xadf8>
  40cffc:	b	40cd28 <ferror@plt+0xa5c8>
  40d000:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d004:	add	x0, x0, #0x468
  40d008:	ldr	w0, [x0]
  40d00c:	sxtw	x0, w0
  40d010:	lsl	x0, x0, #3
  40d014:	ldr	x1, [sp, #32]
  40d018:	add	x0, x1, x0
  40d01c:	ldr	x0, [x0]
  40d020:	bl	40cc80 <ferror@plt+0xa520>
  40d024:	cmp	w0, #0x0
  40d028:	b.ne	40d064 <ferror@plt+0xa904>  // b.any
  40d02c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d030:	add	x0, x0, #0x468
  40d034:	ldr	w0, [x0]
  40d038:	sxtw	x0, w0
  40d03c:	lsl	x0, x0, #3
  40d040:	ldr	x1, [sp, #32]
  40d044:	add	x0, x1, x0
  40d048:	ldr	x0, [x0]
  40d04c:	mov	x2, x0
  40d050:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d054:	add	x1, x0, #0x98
  40d058:	mov	w0, #0x3                   	// #3
  40d05c:	bl	40d820 <ferror@plt+0xb0c0>
  40d060:	b	40d558 <ferror@plt+0xadf8>
  40d064:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d068:	add	x0, x0, #0x468
  40d06c:	ldr	w0, [x0]
  40d070:	sxtw	x0, w0
  40d074:	lsl	x0, x0, #3
  40d078:	ldr	x1, [sp, #32]
  40d07c:	add	x0, x1, x0
  40d080:	ldr	x0, [x0]
  40d084:	str	x0, [sp, #144]
  40d088:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d08c:	add	x0, x0, #0x468
  40d090:	ldr	w0, [x0]
  40d094:	add	w1, w0, #0x1
  40d098:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d09c:	add	x0, x0, #0x468
  40d0a0:	str	w1, [x0]
  40d0a4:	b	40d0f0 <ferror@plt+0xa990>
  40d0a8:	add	x0, sp, #0x1, lsl #12
  40d0ac:	add	x0, x0, #0xc0
  40d0b0:	bl	4026c0 <uname@plt>
  40d0b4:	cmp	w0, #0x0
  40d0b8:	b.ge	40d0e0 <ferror@plt+0xa980>  // b.tcont
  40d0bc:	bl	4026b0 <__errno_location@plt>
  40d0c0:	ldr	w0, [x0]
  40d0c4:	bl	4023a0 <strerror@plt>
  40d0c8:	mov	x2, x0
  40d0cc:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d0d0:	add	x1, x0, #0xb0
  40d0d4:	mov	w0, #0x2                   	// #2
  40d0d8:	bl	40d820 <ferror@plt+0xb0c0>
  40d0dc:	b	40d558 <ferror@plt+0xadf8>
  40d0e0:	add	x0, sp, #0x1, lsl #12
  40d0e4:	add	x0, x0, #0xc0
  40d0e8:	add	x0, x0, #0x82
  40d0ec:	str	x0, [sp, #144]
  40d0f0:	ldr	x0, [sp, #4696]
  40d0f4:	cmp	x0, #0x0
  40d0f8:	b.eq	40d104 <ferror@plt+0xa9a4>  // b.none
  40d0fc:	ldr	x0, [sp, #4696]
  40d100:	b	40d10c <ferror@plt+0xa9ac>
  40d104:	adrp	x0, 421000 <ferror@plt+0x1e8a0>
  40d108:	add	x0, x0, #0xfb8
  40d10c:	ldr	x2, [sp, #144]
  40d110:	add	x1, sp, #0x90
  40d114:	add	x5, x1, #0x8
  40d118:	mov	x4, x2
  40d11c:	mov	x3, x0
  40d120:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d124:	add	x2, x0, #0xc8
  40d128:	mov	x1, #0x1000                	// #4096
  40d12c:	mov	x0, x5
  40d130:	bl	402260 <snprintf@plt>
  40d134:	sxtw	x0, w0
  40d138:	str	x0, [sp, #4248]
  40d13c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d140:	add	x0, x0, #0x468
  40d144:	ldr	w0, [x0]
  40d148:	ldr	w1, [sp, #44]
  40d14c:	cmp	w1, w0
  40d150:	b.ne	40d15c <ferror@plt+0xa9fc>  // b.any
  40d154:	mov	w0, #0x1                   	// #1
  40d158:	str	w0, [sp, #4768]
  40d15c:	ldr	w0, [sp, #4764]
  40d160:	cmp	w0, #0x0
  40d164:	b.eq	40d19c <ferror@plt+0xaa3c>  // b.none
  40d168:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d16c:	add	x0, x0, #0x470
  40d170:	ldr	x0, [x0]
  40d174:	ldr	x1, [sp, #4776]
  40d178:	cmp	x1, x0
  40d17c:	b.eq	40d4f8 <ferror@plt+0xad98>  // b.none
  40d180:	add	x0, sp, #0x90
  40d184:	add	x0, x0, #0x8
  40d188:	bl	40cb44 <ferror@plt+0xa3e4>
  40d18c:	cmp	w0, #0x1
  40d190:	b.eq	40d500 <ferror@plt+0xada0>  // b.none
  40d194:	mov	w0, #0x1                   	// #1
  40d198:	str	w0, [sp, #4768]
  40d19c:	add	x1, sp, #0x1, lsl #12
  40d1a0:	add	x1, x1, #0x248
  40d1a4:	add	x0, sp, #0x90
  40d1a8:	add	x0, x0, #0x8
  40d1ac:	bl	4102bc <ferror@plt+0xdb5c>
  40d1b0:	str	x0, [sp, #4736]
  40d1b4:	ldr	x0, [sp, #4736]
  40d1b8:	cmp	x0, #0x0
  40d1bc:	b.ne	40d1e0 <ferror@plt+0xaa80>  // b.any
  40d1c0:	add	x0, sp, #0x90
  40d1c4:	add	x0, x0, #0x8
  40d1c8:	mov	x2, x0
  40d1cc:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d1d0:	add	x1, x0, #0xe0
  40d1d4:	mov	w0, #0x2                   	// #2
  40d1d8:	bl	40d820 <ferror@plt+0xb0c0>
  40d1dc:	b	40d558 <ferror@plt+0xadf8>
  40d1e0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d1e4:	add	x0, x0, #0x3a8
  40d1e8:	ldr	w0, [x0]
  40d1ec:	mov	w1, w0
  40d1f0:	ldr	x0, [sp, #4736]
  40d1f4:	bl	40d998 <ferror@plt+0xb238>
  40d1f8:	add	x1, sp, #0x90
  40d1fc:	add	x0, sp, #0x48
  40d200:	ldr	x2, [sp, #4736]
  40d204:	bl	40847c <ferror@plt+0x5d1c>
  40d208:	str	w0, [sp, #4772]
  40d20c:	ldr	w0, [sp, #4772]
  40d210:	cmp	w0, #0x0
  40d214:	b.ge	40d23c <ferror@plt+0xaadc>  // b.tcont
  40d218:	ldr	w0, [sp, #4772]
  40d21c:	neg	w0, w0
  40d220:	bl	4023a0 <strerror@plt>
  40d224:	mov	x2, x0
  40d228:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d22c:	add	x1, x0, #0x108
  40d230:	mov	w0, #0x2                   	// #2
  40d234:	bl	40d820 <ferror@plt+0xb0c0>
  40d238:	b	40d534 <ferror@plt+0xadd4>
  40d23c:	str	xzr, [sp, #4736]
  40d240:	ldr	x0, [sp, #4744]
  40d244:	cmp	x0, #0x0
  40d248:	b.eq	40d290 <ferror@plt+0xab30>  // b.none
  40d24c:	add	x0, sp, #0x48
  40d250:	ldr	x1, [sp, #4744]
  40d254:	bl	40c370 <ferror@plt+0x9c10>
  40d258:	str	w0, [sp, #4772]
  40d25c:	ldr	w0, [sp, #4772]
  40d260:	cmp	w0, #0x0
  40d264:	b.ge	40d308 <ferror@plt+0xaba8>  // b.tcont
  40d268:	ldr	w0, [sp, #4772]
  40d26c:	neg	w0, w0
  40d270:	bl	4023a0 <strerror@plt>
  40d274:	mov	x3, x0
  40d278:	ldr	x2, [sp, #4744]
  40d27c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d280:	add	x1, x0, #0x120
  40d284:	mov	w0, #0x2                   	// #2
  40d288:	bl	40d820 <ferror@plt+0xb0c0>
  40d28c:	b	40d558 <ferror@plt+0xadf8>
  40d290:	ldr	x0, [sp, #4752]
  40d294:	cmp	x0, #0x0
  40d298:	b.eq	40d2e0 <ferror@plt+0xab80>  // b.none
  40d29c:	add	x0, sp, #0x48
  40d2a0:	ldr	x1, [sp, #4752]
  40d2a4:	bl	40c538 <ferror@plt+0x9dd8>
  40d2a8:	str	w0, [sp, #4772]
  40d2ac:	ldr	w0, [sp, #4772]
  40d2b0:	cmp	w0, #0x0
  40d2b4:	b.ge	40d308 <ferror@plt+0xaba8>  // b.tcont
  40d2b8:	ldr	w0, [sp, #4772]
  40d2bc:	neg	w0, w0
  40d2c0:	bl	4023a0 <strerror@plt>
  40d2c4:	mov	x3, x0
  40d2c8:	ldr	x2, [sp, #4752]
  40d2cc:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d2d0:	add	x1, x0, #0x120
  40d2d4:	mov	w0, #0x2                   	// #2
  40d2d8:	bl	40d820 <ferror@plt+0xb0c0>
  40d2dc:	b	40d558 <ferror@plt+0xadf8>
  40d2e0:	add	x0, sp, #0x1, lsl #12
  40d2e4:	ldrb	w0, [x0, #162]
  40d2e8:	cmp	w0, #0x0
  40d2ec:	b.eq	40d308 <ferror@plt+0xaba8>  // b.none
  40d2f0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d2f4:	add	x1, x0, #0x138
  40d2f8:	mov	w0, #0x4                   	// #4
  40d2fc:	bl	40d820 <ferror@plt+0xb0c0>
  40d300:	add	x0, sp, #0x1, lsl #12
  40d304:	strb	wzr, [x0, #162]
  40d308:	ldr	w0, [sp, #4768]
  40d30c:	cmp	w0, #0x0
  40d310:	b.eq	40d380 <ferror@plt+0xac20>  // b.none
  40d314:	ldr	x1, [sp, #4688]
  40d318:	add	x0, sp, #0x90
  40d31c:	bl	408080 <ferror@plt+0x5920>
  40d320:	str	w0, [sp, #4772]
  40d324:	ldr	w0, [sp, #4772]
  40d328:	cmp	w0, #0x0
  40d32c:	b.ge	40d344 <ferror@plt+0xabe4>  // b.tcont
  40d330:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d334:	add	x1, x0, #0x150
  40d338:	mov	w0, #0x2                   	// #2
  40d33c:	bl	40d820 <ferror@plt+0xb0c0>
  40d340:	b	40d52c <ferror@plt+0xadcc>
  40d344:	add	x0, sp, #0x48
  40d348:	bl	40961c <ferror@plt+0x6ebc>
  40d34c:	str	w0, [sp, #4772]
  40d350:	ldr	w0, [sp, #4772]
  40d354:	cmp	w0, #0x0
  40d358:	b.ge	40d488 <ferror@plt+0xad28>  // b.tcont
  40d35c:	ldr	w0, [sp, #4772]
  40d360:	neg	w0, w0
  40d364:	bl	4023a0 <strerror@plt>
  40d368:	mov	x2, x0
  40d36c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d370:	add	x1, x0, #0x178
  40d374:	mov	w0, #0x2                   	// #2
  40d378:	bl	40d820 <ferror@plt+0xb0c0>
  40d37c:	b	40d52c <ferror@plt+0xadcc>
  40d380:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d384:	add	x0, x0, #0x468
  40d388:	ldr	w0, [x0]
  40d38c:	str	w0, [sp, #4732]
  40d390:	b	40d478 <ferror@plt+0xad18>
  40d394:	ldrsw	x0, [sp, #4732]
  40d398:	lsl	x0, x0, #3
  40d39c:	ldr	x1, [sp, #32]
  40d3a0:	add	x0, x1, x0
  40d3a4:	ldr	x0, [x0]
  40d3a8:	str	x0, [sp, #4704]
  40d3ac:	ldr	x0, [sp, #4704]
  40d3b0:	ldrb	w0, [x0]
  40d3b4:	cmp	w0, #0x2f
  40d3b8:	b.eq	40d3d4 <ferror@plt+0xac74>  // b.none
  40d3bc:	ldr	x2, [sp, #4704]
  40d3c0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d3c4:	add	x1, x0, #0x198
  40d3c8:	mov	w0, #0x2                   	// #2
  40d3cc:	bl	40d820 <ferror@plt+0xb0c0>
  40d3d0:	b	40d52c <ferror@plt+0xadcc>
  40d3d4:	ldr	x0, [sp, #80]
  40d3d8:	add	x1, sp, #0x38
  40d3dc:	mov	x2, x1
  40d3e0:	ldr	x1, [sp, #4704]
  40d3e4:	bl	416d40 <ferror@plt+0x145e0>
  40d3e8:	str	w0, [sp, #4772]
  40d3ec:	ldr	w0, [sp, #4772]
  40d3f0:	cmp	w0, #0x0
  40d3f4:	b.ge	40d420 <ferror@plt+0xacc0>  // b.tcont
  40d3f8:	ldr	w0, [sp, #4772]
  40d3fc:	neg	w0, w0
  40d400:	bl	4023a0 <strerror@plt>
  40d404:	mov	x3, x0
  40d408:	ldr	x2, [sp, #4704]
  40d40c:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40d410:	add	x1, x0, #0x570
  40d414:	mov	w0, #0x2                   	// #2
  40d418:	bl	40d820 <ferror@plt+0xb0c0>
  40d41c:	b	40d52c <ferror@plt+0xadcc>
  40d420:	ldr	x1, [sp, #56]
  40d424:	add	x0, sp, #0x48
  40d428:	bl	40863c <ferror@plt+0x5edc>
  40d42c:	str	w0, [sp, #4772]
  40d430:	ldr	w0, [sp, #4772]
  40d434:	cmp	w0, #0x0
  40d438:	b.ge	40d46c <ferror@plt+0xad0c>  // b.tcont
  40d43c:	ldr	w0, [sp, #4772]
  40d440:	neg	w0, w0
  40d444:	bl	4023a0 <strerror@plt>
  40d448:	mov	x3, x0
  40d44c:	ldr	x2, [sp, #4704]
  40d450:	adrp	x0, 422000 <ferror@plt+0x1f8a0>
  40d454:	add	x1, x0, #0x590
  40d458:	mov	w0, #0x2                   	// #2
  40d45c:	bl	40d820 <ferror@plt+0xb0c0>
  40d460:	ldr	x0, [sp, #56]
  40d464:	bl	416fd0 <ferror@plt+0x14870>
  40d468:	b	40d52c <ferror@plt+0xadcc>
  40d46c:	ldr	w0, [sp, #4732]
  40d470:	add	w0, w0, #0x1
  40d474:	str	w0, [sp, #4732]
  40d478:	ldr	w1, [sp, #4732]
  40d47c:	ldr	w0, [sp, #44]
  40d480:	cmp	w1, w0
  40d484:	b.lt	40d394 <ferror@plt+0xac34>  // b.tstop
  40d488:	add	x0, sp, #0x48
  40d48c:	bl	4096fc <ferror@plt+0x6f9c>
  40d490:	str	w0, [sp, #4772]
  40d494:	ldr	w0, [sp, #4772]
  40d498:	cmp	w0, #0x0
  40d49c:	b.ge	40d4c4 <ferror@plt+0xad64>  // b.tcont
  40d4a0:	ldr	w0, [sp, #4772]
  40d4a4:	neg	w0, w0
  40d4a8:	bl	4023a0 <strerror@plt>
  40d4ac:	mov	x2, x0
  40d4b0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d4b4:	add	x1, x0, #0x1b0
  40d4b8:	mov	w0, #0x2                   	// #2
  40d4bc:	bl	40d820 <ferror@plt+0xb0c0>
  40d4c0:	b	40d52c <ferror@plt+0xadcc>
  40d4c4:	add	x0, sp, #0x48
  40d4c8:	bl	409868 <ferror@plt+0x7108>
  40d4cc:	add	x0, sp, #0x48
  40d4d0:	bl	40ace8 <ferror@plt+0x8588>
  40d4d4:	str	w0, [sp, #4772]
  40d4d8:	ldr	w0, [sp, #4772]
  40d4dc:	cmp	w0, #0x0
  40d4e0:	b.lt	40d528 <ferror@plt+0xadc8>  // b.tstop
  40d4e4:	add	x0, sp, #0x48
  40d4e8:	ldr	x1, [sp, #4776]
  40d4ec:	bl	40bf28 <ferror@plt+0x97c8>
  40d4f0:	str	w0, [sp, #4772]
  40d4f4:	b	40d504 <ferror@plt+0xada4>
  40d4f8:	nop
  40d4fc:	b	40d504 <ferror@plt+0xada4>
  40d500:	nop
  40d504:	add	x0, sp, #0x48
  40d508:	bl	4085a4 <ferror@plt+0x5e44>
  40d50c:	add	x0, sp, #0x90
  40d510:	bl	40818c <ferror@plt+0x5a2c>
  40d514:	ldr	w0, [sp, #4772]
  40d518:	lsr	w0, w0, #31
  40d51c:	and	w0, w0, #0xff
  40d520:	mov	w19, w0
  40d524:	b	40d564 <ferror@plt+0xae04>
  40d528:	nop
  40d52c:	add	x0, sp, #0x48
  40d530:	bl	4085a4 <ferror@plt+0x5e44>
  40d534:	ldr	x0, [sp, #4736]
  40d538:	cmp	x0, #0x0
  40d53c:	b.eq	40d554 <ferror@plt+0xadf4>  // b.none
  40d540:	ldr	x0, [sp, #4736]
  40d544:	bl	410520 <ferror@plt+0xddc0>
  40d548:	b	40d558 <ferror@plt+0xadf8>
  40d54c:	nop
  40d550:	b	40d558 <ferror@plt+0xadf8>
  40d554:	nop
  40d558:	add	x0, sp, #0x90
  40d55c:	bl	40818c <ferror@plt+0x5a2c>
  40d560:	mov	w19, #0x1                   	// #1
  40d564:	add	x0, sp, #0x1, lsl #12
  40d568:	add	x0, x0, #0x250
  40d56c:	bl	406918 <ferror@plt+0x41b8>
  40d570:	add	x0, sp, #0x1, lsl #12
  40d574:	add	x0, x0, #0x258
  40d578:	bl	406918 <ferror@plt+0x41b8>
  40d57c:	mov	w0, w19
  40d580:	ldr	x19, [sp, #16]
  40d584:	ldp	x29, x30, [sp]
  40d588:	mov	x12, #0x12b0                	// #4784
  40d58c:	add	sp, sp, x12
  40d590:	ret
  40d594:	stp	x29, x30, [sp, #-48]!
  40d598:	mov	x29, sp
  40d59c:	str	x0, [sp, #24]
  40d5a0:	str	w1, [sp, #20]
  40d5a4:	ldr	w0, [sp, #20]
  40d5a8:	cmp	w0, #0x7
  40d5ac:	b.eq	40d670 <ferror@plt+0xaf10>  // b.none
  40d5b0:	ldr	w0, [sp, #20]
  40d5b4:	cmp	w0, #0x7
  40d5b8:	b.gt	40d680 <ferror@plt+0xaf20>
  40d5bc:	ldr	w0, [sp, #20]
  40d5c0:	cmp	w0, #0x6
  40d5c4:	b.eq	40d660 <ferror@plt+0xaf00>  // b.none
  40d5c8:	ldr	w0, [sp, #20]
  40d5cc:	cmp	w0, #0x6
  40d5d0:	b.gt	40d680 <ferror@plt+0xaf20>
  40d5d4:	ldr	w0, [sp, #20]
  40d5d8:	cmp	w0, #0x5
  40d5dc:	b.eq	40d650 <ferror@plt+0xaef0>  // b.none
  40d5e0:	ldr	w0, [sp, #20]
  40d5e4:	cmp	w0, #0x5
  40d5e8:	b.gt	40d680 <ferror@plt+0xaf20>
  40d5ec:	ldr	w0, [sp, #20]
  40d5f0:	cmp	w0, #0x4
  40d5f4:	b.eq	40d640 <ferror@plt+0xaee0>  // b.none
  40d5f8:	ldr	w0, [sp, #20]
  40d5fc:	cmp	w0, #0x4
  40d600:	b.gt	40d680 <ferror@plt+0xaf20>
  40d604:	ldr	w0, [sp, #20]
  40d608:	cmp	w0, #0x2
  40d60c:	b.eq	40d620 <ferror@plt+0xaec0>  // b.none
  40d610:	ldr	w0, [sp, #20]
  40d614:	cmp	w0, #0x3
  40d618:	b.eq	40d630 <ferror@plt+0xaed0>  // b.none
  40d61c:	b	40d680 <ferror@plt+0xaf20>
  40d620:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d624:	add	x0, x0, #0x6f8
  40d628:	str	x0, [sp, #40]
  40d62c:	b	40d6a0 <ferror@plt+0xaf40>
  40d630:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d634:	add	x0, x0, #0x700
  40d638:	str	x0, [sp, #40]
  40d63c:	b	40d6a0 <ferror@plt+0xaf40>
  40d640:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d644:	add	x0, x0, #0x708
  40d648:	str	x0, [sp, #40]
  40d64c:	b	40d6a0 <ferror@plt+0xaf40>
  40d650:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d654:	add	x0, x0, #0x710
  40d658:	str	x0, [sp, #40]
  40d65c:	b	40d6a0 <ferror@plt+0xaf40>
  40d660:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d664:	add	x0, x0, #0x718
  40d668:	str	x0, [sp, #40]
  40d66c:	b	40d6a0 <ferror@plt+0xaf40>
  40d670:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d674:	add	x0, x0, #0x720
  40d678:	str	x0, [sp, #40]
  40d67c:	b	40d6a0 <ferror@plt+0xaf40>
  40d680:	ldr	w3, [sp, #20]
  40d684:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d688:	add	x2, x0, #0x728
  40d68c:	mov	x1, #0x20                  	// #32
  40d690:	ldr	x0, [sp, #24]
  40d694:	bl	402260 <snprintf@plt>
  40d698:	ldr	x0, [sp, #24]
  40d69c:	str	x0, [sp, #40]
  40d6a0:	ldr	x0, [sp, #40]
  40d6a4:	ldp	x29, x30, [sp], #48
  40d6a8:	ret
  40d6ac:	stp	x29, x30, [sp, #-160]!
  40d6b0:	mov	x29, sp
  40d6b4:	str	x19, [sp, #16]
  40d6b8:	str	x0, [sp, #104]
  40d6bc:	str	w1, [sp, #100]
  40d6c0:	str	x2, [sp, #88]
  40d6c4:	str	w3, [sp, #96]
  40d6c8:	str	x4, [sp, #80]
  40d6cc:	str	x5, [sp, #72]
  40d6d0:	mov	x19, x6
  40d6d4:	add	x0, sp, #0x78
  40d6d8:	ldr	w1, [sp, #100]
  40d6dc:	bl	40d594 <ferror@plt+0xae34>
  40d6e0:	str	x0, [sp, #152]
  40d6e4:	add	x2, sp, #0x20
  40d6e8:	mov	x3, x19
  40d6ec:	ldp	x0, x1, [x3]
  40d6f0:	stp	x0, x1, [x2]
  40d6f4:	ldp	x0, x1, [x3, #16]
  40d6f8:	stp	x0, x1, [x2, #16]
  40d6fc:	add	x1, sp, #0x20
  40d700:	add	x0, sp, #0x70
  40d704:	mov	x2, x1
  40d708:	ldr	x1, [sp, #72]
  40d70c:	bl	402530 <vasprintf@plt>
  40d710:	cmp	w0, #0x0
  40d714:	b.lt	40d790 <ferror@plt+0xb030>  // b.tstop
  40d718:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d71c:	add	x0, x0, #0x4d0
  40d720:	ldrb	w0, [x0]
  40d724:	cmp	w0, #0x0
  40d728:	b.eq	40d74c <ferror@plt+0xafec>  // b.none
  40d72c:	ldr	x0, [sp, #112]
  40d730:	mov	x3, x0
  40d734:	ldr	x2, [sp, #152]
  40d738:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d73c:	add	x1, x0, #0x738
  40d740:	ldr	w0, [sp, #100]
  40d744:	bl	402130 <syslog@plt>
  40d748:	b	40d784 <ferror@plt+0xb024>
  40d74c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d750:	add	x0, x0, #0x458
  40d754:	ldr	x5, [x0]
  40d758:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d75c:	add	x0, x0, #0x478
  40d760:	ldr	x0, [x0]
  40d764:	ldr	x1, [sp, #112]
  40d768:	mov	x4, x1
  40d76c:	ldr	x3, [sp, #152]
  40d770:	mov	x2, x0
  40d774:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d778:	add	x1, x0, #0x740
  40d77c:	mov	x0, x5
  40d780:	bl	402720 <fprintf@plt>
  40d784:	ldr	x0, [sp, #112]
  40d788:	bl	402510 <free@plt>
  40d78c:	b	40d794 <ferror@plt+0xb034>
  40d790:	nop
  40d794:	ldr	x19, [sp, #16]
  40d798:	ldp	x29, x30, [sp], #160
  40d79c:	ret
  40d7a0:	stp	x29, x30, [sp, #-32]!
  40d7a4:	mov	x29, sp
  40d7a8:	strb	w0, [sp, #31]
  40d7ac:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d7b0:	add	x0, x0, #0x4d0
  40d7b4:	ldrb	w1, [sp, #31]
  40d7b8:	strb	w1, [x0]
  40d7bc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d7c0:	add	x0, x0, #0x4d0
  40d7c4:	ldrb	w0, [x0]
  40d7c8:	cmp	w0, #0x0
  40d7cc:	b.eq	40d7e8 <ferror@plt+0xb088>  // b.none
  40d7d0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d7d4:	add	x0, x0, #0x478
  40d7d8:	ldr	x0, [x0]
  40d7dc:	mov	w2, #0x18                  	// #24
  40d7e0:	mov	w1, #0x2                   	// #2
  40d7e4:	bl	402430 <openlog@plt>
  40d7e8:	nop
  40d7ec:	ldp	x29, x30, [sp], #32
  40d7f0:	ret
  40d7f4:	stp	x29, x30, [sp, #-16]!
  40d7f8:	mov	x29, sp
  40d7fc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d800:	add	x0, x0, #0x4d0
  40d804:	ldrb	w0, [x0]
  40d808:	cmp	w0, #0x0
  40d80c:	b.eq	40d814 <ferror@plt+0xb0b4>  // b.none
  40d810:	bl	4021f0 <closelog@plt>
  40d814:	nop
  40d818:	ldp	x29, x30, [sp], #16
  40d81c:	ret
  40d820:	stp	x29, x30, [sp, #-320]!
  40d824:	mov	x29, sp
  40d828:	str	w0, [sp, #60]
  40d82c:	str	x1, [sp, #48]
  40d830:	str	x2, [sp, #272]
  40d834:	str	x3, [sp, #280]
  40d838:	str	x4, [sp, #288]
  40d83c:	str	x5, [sp, #296]
  40d840:	str	x6, [sp, #304]
  40d844:	str	x7, [sp, #312]
  40d848:	str	q0, [sp, #144]
  40d84c:	str	q1, [sp, #160]
  40d850:	str	q2, [sp, #176]
  40d854:	str	q3, [sp, #192]
  40d858:	str	q4, [sp, #208]
  40d85c:	str	q5, [sp, #224]
  40d860:	str	q6, [sp, #240]
  40d864:	str	q7, [sp, #256]
  40d868:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d86c:	add	x0, x0, #0x3d0
  40d870:	ldr	w0, [x0]
  40d874:	ldr	w1, [sp, #60]
  40d878:	cmp	w1, w0
  40d87c:	b.gt	40d984 <ferror@plt+0xb224>
  40d880:	add	x0, sp, #0x140
  40d884:	str	x0, [sp, #64]
  40d888:	add	x0, sp, #0x140
  40d88c:	str	x0, [sp, #72]
  40d890:	add	x0, sp, #0x110
  40d894:	str	x0, [sp, #80]
  40d898:	mov	w0, #0xffffffd0            	// #-48
  40d89c:	str	w0, [sp, #88]
  40d8a0:	mov	w0, #0xffffff80            	// #-128
  40d8a4:	str	w0, [sp, #92]
  40d8a8:	add	x2, sp, #0x10
  40d8ac:	add	x3, sp, #0x40
  40d8b0:	ldp	x0, x1, [x3]
  40d8b4:	stp	x0, x1, [x2]
  40d8b8:	ldp	x0, x1, [x3, #16]
  40d8bc:	stp	x0, x1, [x2, #16]
  40d8c0:	add	x1, sp, #0x10
  40d8c4:	add	x0, sp, #0x60
  40d8c8:	mov	x2, x1
  40d8cc:	ldr	x1, [sp, #48]
  40d8d0:	bl	402530 <vasprintf@plt>
  40d8d4:	cmp	w0, #0x0
  40d8d8:	b.ge	40d8e0 <ferror@plt+0xb180>  // b.tcont
  40d8dc:	str	xzr, [sp, #96]
  40d8e0:	ldr	x0, [sp, #96]
  40d8e4:	cmp	x0, #0x0
  40d8e8:	b.eq	40d98c <ferror@plt+0xb22c>  // b.none
  40d8ec:	add	x0, sp, #0x68
  40d8f0:	ldr	w1, [sp, #60]
  40d8f4:	bl	40d594 <ferror@plt+0xae34>
  40d8f8:	str	x0, [sp, #136]
  40d8fc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d900:	add	x0, x0, #0x4d0
  40d904:	ldrb	w0, [x0]
  40d908:	cmp	w0, #0x0
  40d90c:	b.eq	40d930 <ferror@plt+0xb1d0>  // b.none
  40d910:	ldr	x0, [sp, #96]
  40d914:	mov	x3, x0
  40d918:	ldr	x2, [sp, #136]
  40d91c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d920:	add	x1, x0, #0x738
  40d924:	ldr	w0, [sp, #60]
  40d928:	bl	402130 <syslog@plt>
  40d92c:	b	40d968 <ferror@plt+0xb208>
  40d930:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d934:	add	x0, x0, #0x458
  40d938:	ldr	x5, [x0]
  40d93c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d940:	add	x0, x0, #0x478
  40d944:	ldr	x0, [x0]
  40d948:	ldr	x1, [sp, #96]
  40d94c:	mov	x4, x1
  40d950:	ldr	x3, [sp, #136]
  40d954:	mov	x2, x0
  40d958:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40d95c:	add	x1, x0, #0x740
  40d960:	mov	x0, x5
  40d964:	bl	402720 <fprintf@plt>
  40d968:	ldr	x0, [sp, #96]
  40d96c:	bl	402510 <free@plt>
  40d970:	ldr	w0, [sp, #60]
  40d974:	cmp	w0, #0x2
  40d978:	b.gt	40d990 <ferror@plt+0xb230>
  40d97c:	mov	w0, #0x1                   	// #1
  40d980:	bl	402140 <exit@plt>
  40d984:	nop
  40d988:	b	40d990 <ferror@plt+0xb230>
  40d98c:	nop
  40d990:	ldp	x29, x30, [sp], #320
  40d994:	ret
  40d998:	stp	x29, x30, [sp, #-32]!
  40d99c:	mov	x29, sp
  40d9a0:	str	x0, [sp, #24]
  40d9a4:	str	w1, [sp, #20]
  40d9a8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d9ac:	add	x0, x0, #0x3d0
  40d9b0:	ldr	w1, [sp, #20]
  40d9b4:	str	w1, [x0]
  40d9b8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40d9bc:	add	x0, x0, #0x3d0
  40d9c0:	ldr	w0, [x0]
  40d9c4:	mov	w1, w0
  40d9c8:	ldr	x0, [sp, #24]
  40d9cc:	bl	4106a8 <ferror@plt+0xdf48>
  40d9d0:	mov	x2, #0x0                   	// #0
  40d9d4:	adrp	x0, 40d000 <ferror@plt+0xa8a0>
  40d9d8:	add	x1, x0, #0x6ac
  40d9dc:	ldr	x0, [sp, #24]
  40d9e0:	bl	4105f8 <ferror@plt+0xde98>
  40d9e4:	nop
  40d9e8:	ldp	x29, x30, [sp], #32
  40d9ec:	ret
  40d9f0:	stp	x29, x30, [sp, #-80]!
  40d9f4:	mov	x29, sp
  40d9f8:	str	x0, [sp, #56]
  40d9fc:	str	x1, [sp, #48]
  40da00:	str	x2, [sp, #40]
  40da04:	strb	w3, [sp, #39]
  40da08:	str	w4, [sp, #32]
  40da0c:	str	w5, [sp, #28]
  40da10:	ldrb	w0, [sp, #39]
  40da14:	cmp	w0, #0x63
  40da18:	b.ne	40da28 <ferror@plt+0xb2c8>  // b.any
  40da1c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40da20:	add	x0, x0, #0x818
  40da24:	b	40da30 <ferror@plt+0xb2d0>
  40da28:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40da2c:	add	x0, x0, #0x828
  40da30:	ldr	w6, [sp, #28]
  40da34:	ldr	w5, [sp, #32]
  40da38:	mov	x4, x0
  40da3c:	ldr	x3, [sp, #40]
  40da40:	ldr	x2, [sp, #48]
  40da44:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40da48:	add	x1, x0, #0x830
  40da4c:	ldr	x0, [sp, #56]
  40da50:	bl	402720 <fprintf@plt>
  40da54:	str	w0, [sp, #76]
  40da58:	ldr	w0, [sp, #76]
  40da5c:	cmp	w0, #0x0
  40da60:	b.lt	40da6c <ferror@plt+0xb30c>  // b.tstop
  40da64:	mov	w0, #0x0                   	// #0
  40da68:	b	40da70 <ferror@plt+0xb310>
  40da6c:	mov	w0, #0x1                   	// #1
  40da70:	ldp	x29, x30, [sp], #80
  40da74:	ret
  40da78:	stp	x29, x30, [sp, #-80]!
  40da7c:	mov	x29, sp
  40da80:	str	x0, [sp, #56]
  40da84:	str	x1, [sp, #48]
  40da88:	str	x2, [sp, #40]
  40da8c:	strb	w3, [sp, #39]
  40da90:	str	w4, [sp, #32]
  40da94:	str	w5, [sp, #28]
  40da98:	mov	w1, #0x2f                  	// #47
  40da9c:	ldr	x0, [sp, #40]
  40daa0:	bl	4023d0 <strrchr@plt>
  40daa4:	str	x0, [sp, #72]
  40daa8:	ldr	x0, [sp, #72]
  40daac:	cmp	x0, #0x0
  40dab0:	b.eq	40daf0 <ferror@plt+0xb390>  // b.none
  40dab4:	ldr	x1, [sp, #72]
  40dab8:	ldr	x0, [sp, #40]
  40dabc:	sub	x0, x1, x0
  40dac0:	ldr	x3, [sp, #40]
  40dac4:	mov	w2, w0
  40dac8:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40dacc:	add	x1, x0, #0x880
  40dad0:	ldr	x0, [sp, #56]
  40dad4:	bl	402720 <fprintf@plt>
  40dad8:	str	w0, [sp, #68]
  40dadc:	ldr	w0, [sp, #68]
  40dae0:	cmp	w0, #0x0
  40dae4:	b.ge	40daf0 <ferror@plt+0xb390>  // b.tcont
  40dae8:	mov	w0, #0x1                   	// #1
  40daec:	b	40db30 <ferror@plt+0xb3d0>
  40daf0:	ldrb	w0, [sp, #39]
  40daf4:	ldr	w5, [sp, #28]
  40daf8:	ldr	w4, [sp, #32]
  40dafc:	ldr	x3, [sp, #40]
  40db00:	mov	w2, w0
  40db04:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40db08:	add	x1, x0, #0x898
  40db0c:	ldr	x0, [sp, #56]
  40db10:	bl	402720 <fprintf@plt>
  40db14:	str	w0, [sp, #68]
  40db18:	ldr	w0, [sp, #68]
  40db1c:	cmp	w0, #0x0
  40db20:	b.ge	40db2c <ferror@plt+0xb3cc>  // b.tcont
  40db24:	mov	w0, #0x1                   	// #1
  40db28:	b	40db30 <ferror@plt+0xb3d0>
  40db2c:	mov	w0, #0x0                   	// #0
  40db30:	ldp	x29, x30, [sp], #80
  40db34:	ret
  40db38:	stp	x29, x30, [sp, #-80]!
  40db3c:	mov	x29, sp
  40db40:	str	x0, [sp, #56]
  40db44:	str	x1, [sp, #48]
  40db48:	str	x2, [sp, #40]
  40db4c:	strb	w3, [sp, #39]
  40db50:	str	w4, [sp, #32]
  40db54:	str	w5, [sp, #28]
  40db58:	ldrb	w0, [sp, #39]
  40db5c:	ldr	w6, [sp, #28]
  40db60:	ldr	w5, [sp, #32]
  40db64:	mov	w4, w0
  40db68:	ldr	x3, [sp, #40]
  40db6c:	ldr	x2, [sp, #48]
  40db70:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40db74:	add	x1, x0, #0x8b8
  40db78:	ldr	x0, [sp, #56]
  40db7c:	bl	402720 <fprintf@plt>
  40db80:	str	w0, [sp, #76]
  40db84:	ldr	w0, [sp, #76]
  40db88:	cmp	w0, #0x0
  40db8c:	b.lt	40db98 <ferror@plt+0xb438>  // b.tstop
  40db90:	mov	w0, #0x0                   	// #0
  40db94:	b	40db9c <ferror@plt+0xb43c>
  40db98:	mov	w0, #0x1                   	// #1
  40db9c:	ldp	x29, x30, [sp], #80
  40dba0:	ret
  40dba4:	stp	x29, x30, [sp, #-32]!
  40dba8:	mov	x29, sp
  40dbac:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40dbb0:	add	x0, x0, #0x478
  40dbb4:	ldr	x0, [x0]
  40dbb8:	mov	x1, x0
  40dbbc:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40dbc0:	add	x0, x0, #0x8c8
  40dbc4:	bl	402690 <printf@plt>
  40dbc8:	str	xzr, [sp, #24]
  40dbcc:	b	40dc34 <ferror@plt+0xb4d4>
  40dbd0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40dbd4:	add	x0, x0, #0x3d8
  40dbd8:	ldr	x1, [sp, #24]
  40dbdc:	ldr	x0, [x0, x1, lsl #3]
  40dbe0:	ldr	x0, [x0, #16]
  40dbe4:	cmp	x0, #0x0
  40dbe8:	b.eq	40dc28 <ferror@plt+0xb4c8>  // b.none
  40dbec:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40dbf0:	add	x0, x0, #0x3d8
  40dbf4:	ldr	x1, [sp, #24]
  40dbf8:	ldr	x0, [x0, x1, lsl #3]
  40dbfc:	ldr	x3, [x0]
  40dc00:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40dc04:	add	x0, x0, #0x3d8
  40dc08:	ldr	x1, [sp, #24]
  40dc0c:	ldr	x0, [x0, x1, lsl #3]
  40dc10:	ldr	x0, [x0, #16]
  40dc14:	mov	x2, x0
  40dc18:	mov	x1, x3
  40dc1c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40dc20:	add	x0, x0, #0x9e8
  40dc24:	bl	402690 <printf@plt>
  40dc28:	ldr	x0, [sp, #24]
  40dc2c:	add	x0, x0, #0x1
  40dc30:	str	x0, [sp, #24]
  40dc34:	ldr	x0, [sp, #24]
  40dc38:	cmp	x0, #0x2
  40dc3c:	b.ls	40dbd0 <ferror@plt+0xb470>  // b.plast
  40dc40:	nop
  40dc44:	nop
  40dc48:	ldp	x29, x30, [sp], #32
  40dc4c:	ret
  40dc50:	mov	x12, #0x4200                	// #16896
  40dc54:	sub	sp, sp, x12
  40dc58:	stp	x29, x30, [sp]
  40dc5c:	mov	x29, sp
  40dc60:	str	w0, [sp, #28]
  40dc64:	str	x1, [sp, #16]
  40dc68:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40dc6c:	add	x0, x0, #0x9f8
  40dc70:	str	x0, [sp, #16888]
  40dc74:	str	xzr, [sp, #16880]
  40dc78:	str	xzr, [sp, #16872]
  40dc7c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40dc80:	add	x0, x0, #0xc08
  40dc84:	str	x0, [sp, #16864]
  40dc88:	add	x0, sp, #0x4, lsl #12
  40dc8c:	str	wzr, [x0, #476]
  40dc90:	str	wzr, [sp, #8244]
  40dc94:	add	x0, sp, #0x2, lsl #12
  40dc98:	add	x0, x0, #0x34
  40dc9c:	mov	x4, x0
  40dca0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40dca4:	add	x3, x0, #0xc58
  40dca8:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40dcac:	add	x2, x0, #0xc50
  40dcb0:	ldr	x1, [sp, #16]
  40dcb4:	ldr	w0, [sp, #28]
  40dcb8:	bl	402480 <getopt_long@plt>
  40dcbc:	add	x1, sp, #0x4, lsl #12
  40dcc0:	str	w0, [x1, #460]
  40dcc4:	add	x0, sp, #0x4, lsl #12
  40dcc8:	ldr	w0, [x0, #460]
  40dccc:	cmn	w0, #0x1
  40dcd0:	b.ne	40dcec <ferror@plt+0xb58c>  // b.any
  40dcd4:	add	x0, sp, #0x4, lsl #12
  40dcd8:	add	x0, x0, #0x38
  40dcdc:	bl	4026c0 <uname@plt>
  40dce0:	cmp	w0, #0x0
  40dce4:	b.lt	40de88 <ferror@plt+0xb728>  // b.tstop
  40dce8:	b	40debc <ferror@plt+0xb75c>
  40dcec:	add	x0, sp, #0x4, lsl #12
  40dcf0:	ldr	w0, [x0, #460]
  40dcf4:	cmp	w0, #0x6f
  40dcf8:	b.eq	40dd50 <ferror@plt+0xb5f0>  // b.none
  40dcfc:	add	x0, sp, #0x4, lsl #12
  40dd00:	ldr	w0, [x0, #460]
  40dd04:	cmp	w0, #0x6f
  40dd08:	b.gt	40de48 <ferror@plt+0xb6e8>
  40dd0c:	add	x0, sp, #0x4, lsl #12
  40dd10:	ldr	w0, [x0, #460]
  40dd14:	cmp	w0, #0x68
  40dd18:	b.eq	40de30 <ferror@plt+0xb6d0>  // b.none
  40dd1c:	add	x0, sp, #0x4, lsl #12
  40dd20:	ldr	w0, [x0, #460]
  40dd24:	cmp	w0, #0x68
  40dd28:	b.gt	40de48 <ferror@plt+0xb6e8>
  40dd2c:	add	x0, sp, #0x4, lsl #12
  40dd30:	ldr	w0, [x0, #460]
  40dd34:	cmp	w0, #0x3f
  40dd38:	b.eq	40de38 <ferror@plt+0xb6d8>  // b.none
  40dd3c:	add	x0, sp, #0x4, lsl #12
  40dd40:	ldr	w0, [x0, #460]
  40dd44:	cmp	w0, #0x66
  40dd48:	b.eq	40dd64 <ferror@plt+0xb604>  // b.none
  40dd4c:	b	40de48 <ferror@plt+0xb6e8>
  40dd50:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40dd54:	add	x0, x0, #0x460
  40dd58:	ldr	x0, [x0]
  40dd5c:	str	x0, [sp, #16888]
  40dd60:	b	40de84 <ferror@plt+0xb724>
  40dd64:	add	x0, sp, #0x4, lsl #12
  40dd68:	str	wzr, [x0, #472]
  40dd6c:	str	xzr, [sp, #16848]
  40dd70:	b	40ddd4 <ferror@plt+0xb674>
  40dd74:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40dd78:	add	x0, x0, #0x3d8
  40dd7c:	ldr	x1, [sp, #16848]
  40dd80:	ldr	x0, [x0, x1, lsl #3]
  40dd84:	ldr	x2, [x0]
  40dd88:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40dd8c:	add	x0, x0, #0x460
  40dd90:	ldr	x0, [x0]
  40dd94:	mov	x1, x0
  40dd98:	mov	x0, x2
  40dd9c:	bl	4024a0 <strcmp@plt>
  40dda0:	cmp	w0, #0x0
  40dda4:	b.ne	40ddc8 <ferror@plt+0xb668>  // b.any
  40dda8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40ddac:	add	x0, x0, #0x3d8
  40ddb0:	ldr	x1, [sp, #16848]
  40ddb4:	ldr	x0, [x0, x1, lsl #3]
  40ddb8:	str	x0, [sp, #16864]
  40ddbc:	mov	w0, #0x1                   	// #1
  40ddc0:	add	x1, sp, #0x4, lsl #12
  40ddc4:	str	w0, [x1, #472]
  40ddc8:	ldr	x0, [sp, #16848]
  40ddcc:	add	x0, x0, #0x1
  40ddd0:	str	x0, [sp, #16848]
  40ddd4:	ldr	x0, [sp, #16848]
  40ddd8:	cmp	x0, #0x2
  40dddc:	b.ls	40dd74 <ferror@plt+0xb614>  // b.plast
  40dde0:	add	x0, sp, #0x4, lsl #12
  40dde4:	ldr	w0, [x0, #472]
  40dde8:	cmp	w0, #0x0
  40ddec:	b.ne	40de80 <ferror@plt+0xb720>  // b.any
  40ddf0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40ddf4:	add	x0, x0, #0x458
  40ddf8:	ldr	x3, [x0]
  40ddfc:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40de00:	add	x0, x0, #0x460
  40de04:	ldr	x0, [x0]
  40de08:	mov	x2, x0
  40de0c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40de10:	add	x1, x0, #0xa08
  40de14:	mov	x0, x3
  40de18:	bl	402720 <fprintf@plt>
  40de1c:	bl	40dba4 <ferror@plt+0xb444>
  40de20:	mov	w0, #0x1                   	// #1
  40de24:	add	x1, sp, #0x4, lsl #12
  40de28:	str	w0, [x1, #476]
  40de2c:	b	40e170 <ferror@plt+0xba10>
  40de30:	bl	40dba4 <ferror@plt+0xb444>
  40de34:	b	40e170 <ferror@plt+0xba10>
  40de38:	mov	w0, #0x1                   	// #1
  40de3c:	add	x1, sp, #0x4, lsl #12
  40de40:	str	w0, [x1, #476]
  40de44:	b	40e170 <ferror@plt+0xba10>
  40de48:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40de4c:	add	x0, x0, #0x458
  40de50:	ldr	x3, [x0]
  40de54:	add	x0, sp, #0x4, lsl #12
  40de58:	ldr	w2, [x0, #460]
  40de5c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40de60:	add	x1, x0, #0xa20
  40de64:	mov	x0, x3
  40de68:	bl	402720 <fprintf@plt>
  40de6c:	bl	40dba4 <ferror@plt+0xb444>
  40de70:	mov	w0, #0x1                   	// #1
  40de74:	add	x1, sp, #0x4, lsl #12
  40de78:	str	w0, [x1, #476]
  40de7c:	b	40e170 <ferror@plt+0xba10>
  40de80:	nop
  40de84:	b	40dc90 <ferror@plt+0xb530>
  40de88:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40de8c:	add	x0, x0, #0x458
  40de90:	ldr	x0, [x0]
  40de94:	mov	x3, x0
  40de98:	mov	x2, #0x15                  	// #21
  40de9c:	mov	x1, #0x1                   	// #1
  40dea0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40dea4:	add	x0, x0, #0xa48
  40dea8:	bl	402570 <fwrite@plt>
  40deac:	mov	w0, #0x1                   	// #1
  40deb0:	add	x1, sp, #0x4, lsl #12
  40deb4:	str	w0, [x1, #476]
  40deb8:	b	40e170 <ferror@plt+0xba10>
  40debc:	add	x0, sp, #0x4, lsl #12
  40dec0:	add	x0, x0, #0x38
  40dec4:	add	x0, x0, #0x82
  40dec8:	add	x4, sp, #0x3, lsl #12
  40decc:	add	x4, x4, #0x38
  40ded0:	mov	x3, x0
  40ded4:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40ded8:	add	x2, x0, #0xa60
  40dedc:	mov	x1, #0x1000                	// #4096
  40dee0:	mov	x0, x4
  40dee4:	bl	402260 <snprintf@plt>
  40dee8:	add	x2, sp, #0x3, lsl #12
  40deec:	add	x2, x2, #0x38
  40def0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40def4:	add	x1, x0, #0xa80
  40def8:	mov	x0, x2
  40defc:	bl	4022a0 <fopen@plt>
  40df00:	str	x0, [sp, #16880]
  40df04:	ldr	x0, [sp, #16880]
  40df08:	cmp	x0, #0x0
  40df0c:	b.ne	40df94 <ferror@plt+0xb834>  // b.any
  40df10:	bl	4026b0 <__errno_location@plt>
  40df14:	ldr	w0, [x0]
  40df18:	cmp	w0, #0x2
  40df1c:	b.ne	40df58 <ferror@plt+0xb7f8>  // b.any
  40df20:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40df24:	add	x0, x0, #0x458
  40df28:	ldr	x3, [x0]
  40df2c:	add	x0, sp, #0x4, lsl #12
  40df30:	add	x0, x0, #0x38
  40df34:	add	x0, x0, #0x82
  40df38:	mov	x2, x0
  40df3c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40df40:	add	x1, x0, #0xa88
  40df44:	mov	x0, x3
  40df48:	bl	402720 <fprintf@plt>
  40df4c:	add	x0, sp, #0x4, lsl #12
  40df50:	str	wzr, [x0, #476]
  40df54:	b	40e170 <ferror@plt+0xba10>
  40df58:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40df5c:	add	x0, x0, #0x458
  40df60:	ldr	x3, [x0]
  40df64:	add	x0, sp, #0x4, lsl #12
  40df68:	add	x0, x0, #0x38
  40df6c:	add	x0, x0, #0x82
  40df70:	mov	x2, x0
  40df74:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40df78:	add	x1, x0, #0xac8
  40df7c:	mov	x0, x3
  40df80:	bl	402720 <fprintf@plt>
  40df84:	mov	w0, #0x1                   	// #1
  40df88:	add	x1, sp, #0x4, lsl #12
  40df8c:	str	w0, [x1, #476]
  40df90:	b	40e170 <ferror@plt+0xba10>
  40df94:	mov	w1, #0x1ed                 	// #493
  40df98:	ldr	x0, [sp, #16888]
  40df9c:	bl	40fef4 <ferror@plt+0xd794>
  40dfa0:	add	x1, sp, #0x4, lsl #12
  40dfa4:	str	w0, [x1, #456]
  40dfa8:	add	x0, sp, #0x4, lsl #12
  40dfac:	ldr	w0, [x0, #456]
  40dfb0:	cmp	w0, #0x0
  40dfb4:	b.ge	40dfe8 <ferror@plt+0xb888>  // b.tcont
  40dfb8:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40dfbc:	add	x0, x0, #0x458
  40dfc0:	ldr	x3, [x0]
  40dfc4:	ldr	x2, [sp, #16888]
  40dfc8:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40dfcc:	add	x1, x0, #0xb08
  40dfd0:	mov	x0, x3
  40dfd4:	bl	402720 <fprintf@plt>
  40dfd8:	mov	w0, #0x1                   	// #1
  40dfdc:	add	x1, sp, #0x4, lsl #12
  40dfe0:	str	w0, [x1, #476]
  40dfe4:	b	40e170 <ferror@plt+0xba10>
  40dfe8:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40dfec:	add	x1, x0, #0xb40
  40dff0:	ldr	x0, [sp, #16888]
  40dff4:	bl	4022a0 <fopen@plt>
  40dff8:	str	x0, [sp, #16872]
  40dffc:	ldr	x0, [sp, #16872]
  40e000:	cmp	x0, #0x0
  40e004:	b.ne	40e150 <ferror@plt+0xb9f0>  // b.any
  40e008:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40e00c:	add	x0, x0, #0x458
  40e010:	ldr	x3, [x0]
  40e014:	ldr	x2, [sp, #16888]
  40e018:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40e01c:	add	x1, x0, #0xb48
  40e020:	mov	x0, x3
  40e024:	bl	402720 <fprintf@plt>
  40e028:	mov	w0, #0x1                   	// #1
  40e02c:	add	x1, sp, #0x4, lsl #12
  40e030:	str	w0, [x1, #476]
  40e034:	b	40e170 <ferror@plt+0xba10>
  40e038:	add	x0, sp, #0x2, lsl #12
  40e03c:	ldrb	w0, [x0, #56]
  40e040:	cmp	w0, #0x23
  40e044:	b.eq	40e14c <ferror@plt+0xb9ec>  // b.none
  40e048:	add	x4, sp, #0x2, lsl #12
  40e04c:	add	x4, x4, #0x28
  40e050:	add	x3, sp, #0x2, lsl #12
  40e054:	add	x3, x3, #0x2c
  40e058:	add	x2, sp, #0x2, lsl #12
  40e05c:	add	x2, x2, #0x33
  40e060:	add	x1, sp, #0x1, lsl #12
  40e064:	add	x1, x1, #0x28
  40e068:	add	x0, sp, #0x28
  40e06c:	add	x7, sp, #0x2, lsl #12
  40e070:	add	x7, x7, #0x38
  40e074:	mov	x6, x4
  40e078:	mov	x5, x3
  40e07c:	mov	x4, x2
  40e080:	mov	x3, x1
  40e084:	mov	x2, x0
  40e088:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40e08c:	add	x1, x0, #0xb70
  40e090:	mov	x0, x7
  40e094:	bl	402620 <__isoc99_sscanf@plt>
  40e098:	add	x1, sp, #0x4, lsl #12
  40e09c:	str	w0, [x1, #452]
  40e0a0:	add	x0, sp, #0x4, lsl #12
  40e0a4:	ldr	w0, [x0, #452]
  40e0a8:	cmp	w0, #0x5
  40e0ac:	b.ne	40e0d0 <ferror@plt+0xb970>  // b.any
  40e0b0:	add	x0, sp, #0x2, lsl #12
  40e0b4:	ldrb	w0, [x0, #51]
  40e0b8:	cmp	w0, #0x63
  40e0bc:	b.eq	40e108 <ferror@plt+0xb9a8>  // b.none
  40e0c0:	add	x0, sp, #0x2, lsl #12
  40e0c4:	ldrb	w0, [x0, #51]
  40e0c8:	cmp	w0, #0x62
  40e0cc:	b.eq	40e108 <ferror@plt+0xb9a8>  // b.none
  40e0d0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  40e0d4:	add	x0, x0, #0x458
  40e0d8:	ldr	x3, [x0]
  40e0dc:	add	x0, sp, #0x2, lsl #12
  40e0e0:	add	x0, x0, #0x38
  40e0e4:	mov	x2, x0
  40e0e8:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40e0ec:	add	x1, x0, #0xb80
  40e0f0:	mov	x0, x3
  40e0f4:	bl	402720 <fprintf@plt>
  40e0f8:	mov	w0, #0x1                   	// #1
  40e0fc:	add	x1, sp, #0x4, lsl #12
  40e100:	str	w0, [x1, #476]
  40e104:	b	40e150 <ferror@plt+0xb9f0>
  40e108:	ldr	x0, [sp, #16864]
  40e10c:	ldr	x6, [x0, #8]
  40e110:	add	x0, sp, #0x2, lsl #12
  40e114:	ldrb	w7, [x0, #51]
  40e118:	ldr	w2, [sp, #8236]
  40e11c:	ldr	w3, [sp, #8232]
  40e120:	add	x1, sp, #0x1, lsl #12
  40e124:	add	x1, x1, #0x28
  40e128:	add	x0, sp, #0x28
  40e12c:	mov	w5, w3
  40e130:	mov	w4, w2
  40e134:	mov	w3, w7
  40e138:	mov	x2, x1
  40e13c:	mov	x1, x0
  40e140:	ldr	x0, [sp, #16872]
  40e144:	blr	x6
  40e148:	b	40e150 <ferror@plt+0xb9f0>
  40e14c:	nop
  40e150:	add	x0, sp, #0x2, lsl #12
  40e154:	add	x0, x0, #0x38
  40e158:	ldr	x2, [sp, #16880]
  40e15c:	mov	w1, #0x1000                	// #4096
  40e160:	bl	402730 <fgets@plt>
  40e164:	cmp	x0, #0x0
  40e168:	b.ne	40e038 <ferror@plt+0xb8d8>  // b.any
  40e16c:	nop
  40e170:	ldr	x0, [sp, #16880]
  40e174:	cmp	x0, #0x0
  40e178:	b.eq	40e184 <ferror@plt+0xba24>  // b.none
  40e17c:	ldr	x0, [sp, #16880]
  40e180:	bl	402270 <fclose@plt>
  40e184:	ldr	x0, [sp, #16872]
  40e188:	cmp	x0, #0x0
  40e18c:	b.eq	40e198 <ferror@plt+0xba38>  // b.none
  40e190:	ldr	x0, [sp, #16872]
  40e194:	bl	402270 <fclose@plt>
  40e198:	add	x0, sp, #0x4, lsl #12
  40e19c:	ldr	w0, [x0, #476]
  40e1a0:	ldp	x29, x30, [sp]
  40e1a4:	mov	x12, #0x4200                	// #16896
  40e1a8:	add	sp, sp, x12
  40e1ac:	ret
  40e1b0:	stp	x29, x30, [sp, #-48]!
  40e1b4:	mov	x29, sp
  40e1b8:	str	x0, [sp, #24]
  40e1bc:	str	x1, [sp, #16]
  40e1c0:	ldr	x0, [sp, #24]
  40e1c4:	ldr	x2, [x0]
  40e1c8:	ldr	x0, [sp, #16]
  40e1cc:	lsl	x0, x0, #3
  40e1d0:	mov	x1, x0
  40e1d4:	mov	x0, x2
  40e1d8:	bl	402350 <realloc@plt>
  40e1dc:	str	x0, [sp, #40]
  40e1e0:	ldr	x0, [sp, #40]
  40e1e4:	cmp	x0, #0x0
  40e1e8:	b.ne	40e1f4 <ferror@plt+0xba94>  // b.any
  40e1ec:	mov	w0, #0xfffffff4            	// #-12
  40e1f0:	b	40e210 <ferror@plt+0xbab0>
  40e1f4:	ldr	x0, [sp, #24]
  40e1f8:	ldr	x1, [sp, #40]
  40e1fc:	str	x1, [x0]
  40e200:	ldr	x0, [sp, #24]
  40e204:	ldr	x1, [sp, #16]
  40e208:	str	x1, [x0, #16]
  40e20c:	mov	w0, #0x0                   	// #0
  40e210:	ldp	x29, x30, [sp], #48
  40e214:	ret
  40e218:	stp	x29, x30, [sp, #-32]!
  40e21c:	mov	x29, sp
  40e220:	str	x0, [sp, #24]
  40e224:	str	x1, [sp, #16]
  40e228:	ldr	x0, [sp, #16]
  40e22c:	cmp	x0, #0x0
  40e230:	b.ne	40e254 <ferror@plt+0xbaf4>  // b.any
  40e234:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40e238:	add	x3, x0, #0xd10
  40e23c:	mov	w2, #0x2a                  	// #42
  40e240:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40e244:	add	x1, x0, #0xcf0
  40e248:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40e24c:	add	x0, x0, #0xd00
  40e250:	bl	4026a0 <__assert_fail@plt>
  40e254:	ldr	x0, [sp, #24]
  40e258:	str	xzr, [x0]
  40e25c:	ldr	x0, [sp, #24]
  40e260:	str	xzr, [x0, #8]
  40e264:	ldr	x0, [sp, #24]
  40e268:	str	xzr, [x0, #16]
  40e26c:	ldr	x0, [sp, #24]
  40e270:	ldr	x1, [sp, #16]
  40e274:	str	x1, [x0, #24]
  40e278:	nop
  40e27c:	ldp	x29, x30, [sp], #32
  40e280:	ret
  40e284:	stp	x29, x30, [sp, #-48]!
  40e288:	mov	x29, sp
  40e28c:	str	x0, [sp, #24]
  40e290:	str	x1, [sp, #16]
  40e294:	ldr	x0, [sp, #24]
  40e298:	ldr	x0, [x0, #8]
  40e29c:	add	x1, x0, #0x1
  40e2a0:	ldr	x0, [sp, #24]
  40e2a4:	ldr	x0, [x0, #16]
  40e2a8:	cmp	x1, x0
  40e2ac:	b.cc	40e2e8 <ferror@plt+0xbb88>  // b.lo, b.ul, b.last
  40e2b0:	ldr	x0, [sp, #24]
  40e2b4:	ldr	x1, [x0, #16]
  40e2b8:	ldr	x0, [sp, #24]
  40e2bc:	ldr	x0, [x0, #24]
  40e2c0:	add	x0, x1, x0
  40e2c4:	mov	x1, x0
  40e2c8:	ldr	x0, [sp, #24]
  40e2cc:	bl	40e1b0 <ferror@plt+0xba50>
  40e2d0:	str	w0, [sp, #44]
  40e2d4:	ldr	w0, [sp, #44]
  40e2d8:	cmp	w0, #0x0
  40e2dc:	b.ge	40e2e8 <ferror@plt+0xbb88>  // b.tcont
  40e2e0:	ldr	w0, [sp, #44]
  40e2e4:	b	40e328 <ferror@plt+0xbbc8>
  40e2e8:	ldr	x0, [sp, #24]
  40e2ec:	ldr	x0, [x0, #8]
  40e2f0:	str	x0, [sp, #32]
  40e2f4:	ldr	x0, [sp, #24]
  40e2f8:	ldr	x1, [x0]
  40e2fc:	ldr	x0, [sp, #32]
  40e300:	lsl	x0, x0, #3
  40e304:	add	x0, x1, x0
  40e308:	ldr	x1, [sp, #16]
  40e30c:	str	x1, [x0]
  40e310:	ldr	x0, [sp, #24]
  40e314:	ldr	x0, [x0, #8]
  40e318:	add	x1, x0, #0x1
  40e31c:	ldr	x0, [sp, #24]
  40e320:	str	x1, [x0, #8]
  40e324:	ldr	x0, [sp, #32]
  40e328:	ldp	x29, x30, [sp], #48
  40e32c:	ret
  40e330:	stp	x29, x30, [sp, #-48]!
  40e334:	mov	x29, sp
  40e338:	str	x0, [sp, #24]
  40e33c:	str	x1, [sp, #16]
  40e340:	ldr	x0, [sp, #24]
  40e344:	ldr	x0, [x0]
  40e348:	str	x0, [sp, #40]
  40e34c:	ldr	x0, [sp, #24]
  40e350:	ldr	x0, [x0, #8]
  40e354:	lsl	x0, x0, #3
  40e358:	ldr	x1, [sp, #40]
  40e35c:	add	x0, x1, x0
  40e360:	str	x0, [sp, #32]
  40e364:	b	40e390 <ferror@plt+0xbc30>
  40e368:	ldr	x0, [sp, #40]
  40e36c:	ldr	x0, [x0]
  40e370:	ldr	x1, [sp, #16]
  40e374:	cmp	x1, x0
  40e378:	b.ne	40e384 <ferror@plt+0xbc24>  // b.any
  40e37c:	mov	w0, #0xffffffef            	// #-17
  40e380:	b	40e3ac <ferror@plt+0xbc4c>
  40e384:	ldr	x0, [sp, #40]
  40e388:	add	x0, x0, #0x8
  40e38c:	str	x0, [sp, #40]
  40e390:	ldr	x1, [sp, #40]
  40e394:	ldr	x0, [sp, #32]
  40e398:	cmp	x1, x0
  40e39c:	b.cc	40e368 <ferror@plt+0xbc08>  // b.lo, b.ul, b.last
  40e3a0:	ldr	x1, [sp, #16]
  40e3a4:	ldr	x0, [sp, #24]
  40e3a8:	bl	40e284 <ferror@plt+0xbb24>
  40e3ac:	ldp	x29, x30, [sp], #48
  40e3b0:	ret
  40e3b4:	stp	x29, x30, [sp, #-32]!
  40e3b8:	mov	x29, sp
  40e3bc:	str	x0, [sp, #24]
  40e3c0:	ldr	x0, [sp, #24]
  40e3c4:	ldr	x0, [x0]
  40e3c8:	bl	402510 <free@plt>
  40e3cc:	ldr	x0, [sp, #24]
  40e3d0:	str	xzr, [x0, #8]
  40e3d4:	ldr	x0, [sp, #24]
  40e3d8:	str	xzr, [x0, #16]
  40e3dc:	nop
  40e3e0:	ldp	x29, x30, [sp], #32
  40e3e4:	ret
  40e3e8:	stp	x29, x30, [sp, #-32]!
  40e3ec:	mov	x29, sp
  40e3f0:	str	x0, [sp, #24]
  40e3f4:	str	x1, [sp, #16]
  40e3f8:	ldr	x0, [sp, #24]
  40e3fc:	ldr	x4, [x0]
  40e400:	ldr	x0, [sp, #24]
  40e404:	ldr	x0, [x0, #8]
  40e408:	ldr	x3, [sp, #16]
  40e40c:	mov	x2, #0x8                   	// #8
  40e410:	mov	x1, x0
  40e414:	mov	x0, x4
  40e418:	bl	402220 <qsort@plt>
  40e41c:	nop
  40e420:	ldp	x29, x30, [sp], #32
  40e424:	ret
  40e428:	stp	x29, x30, [sp, #-48]!
  40e42c:	mov	x29, sp
  40e430:	str	w0, [sp, #28]
  40e434:	str	x1, [sp, #16]
  40e438:	ldr	w0, [sp, #28]
  40e43c:	str	w0, [sp, #36]
  40e440:	ldr	w0, [sp, #36]
  40e444:	sub	w0, w0, #0x1
  40e448:	clz	w0, w0
  40e44c:	mov	w1, w0
  40e450:	mov	w0, #0x20                  	// #32
  40e454:	sub	w0, w0, w1
  40e458:	mov	w1, #0x1                   	// #1
  40e45c:	lsl	w0, w1, w0
  40e460:	str	w0, [sp, #28]
  40e464:	ldr	w0, [sp, #28]
  40e468:	lsl	x0, x0, #4
  40e46c:	add	x0, x0, #0x18
  40e470:	mov	x1, x0
  40e474:	mov	x0, #0x1                   	// #1
  40e478:	bl	402320 <calloc@plt>
  40e47c:	str	x0, [sp, #40]
  40e480:	ldr	x0, [sp, #40]
  40e484:	cmp	x0, #0x0
  40e488:	b.ne	40e494 <ferror@plt+0xbd34>  // b.any
  40e48c:	mov	x0, #0x0                   	// #0
  40e490:	b	40e4fc <ferror@plt+0xbd9c>
  40e494:	ldr	x0, [sp, #40]
  40e498:	ldr	w1, [sp, #28]
  40e49c:	str	w1, [x0, #8]
  40e4a0:	ldr	x0, [sp, #40]
  40e4a4:	ldr	x1, [sp, #16]
  40e4a8:	str	x1, [x0, #16]
  40e4ac:	ldr	w0, [sp, #28]
  40e4b0:	lsr	w1, w0, #5
  40e4b4:	ldr	x0, [sp, #40]
  40e4b8:	str	w1, [x0, #4]
  40e4bc:	ldr	x0, [sp, #40]
  40e4c0:	ldr	w0, [x0, #4]
  40e4c4:	cmp	w0, #0x0
  40e4c8:	b.ne	40e4dc <ferror@plt+0xbd7c>  // b.any
  40e4cc:	ldr	x0, [sp, #40]
  40e4d0:	mov	w1, #0x4                   	// #4
  40e4d4:	str	w1, [x0, #4]
  40e4d8:	b	40e4f8 <ferror@plt+0xbd98>
  40e4dc:	ldr	x0, [sp, #40]
  40e4e0:	ldr	w0, [x0, #4]
  40e4e4:	cmp	w0, #0x40
  40e4e8:	b.ls	40e4f8 <ferror@plt+0xbd98>  // b.plast
  40e4ec:	ldr	x0, [sp, #40]
  40e4f0:	mov	w1, #0x40                  	// #64
  40e4f4:	str	w1, [x0, #4]
  40e4f8:	ldr	x0, [sp, #40]
  40e4fc:	ldp	x29, x30, [sp], #48
  40e500:	ret
  40e504:	stp	x29, x30, [sp, #-64]!
  40e508:	mov	x29, sp
  40e50c:	str	x0, [sp, #24]
  40e510:	ldr	x0, [sp, #24]
  40e514:	cmp	x0, #0x0
  40e518:	b.eq	40e5e8 <ferror@plt+0xbe88>  // b.none
  40e51c:	ldr	x0, [sp, #24]
  40e520:	add	x0, x0, #0x18
  40e524:	str	x0, [sp, #56]
  40e528:	ldr	x0, [sp, #24]
  40e52c:	ldr	w0, [x0, #8]
  40e530:	mov	w0, w0
  40e534:	lsl	x0, x0, #4
  40e538:	ldr	x1, [sp, #56]
  40e53c:	add	x0, x1, x0
  40e540:	str	x0, [sp, #40]
  40e544:	b	40e5cc <ferror@plt+0xbe6c>
  40e548:	ldr	x0, [sp, #24]
  40e54c:	ldr	x0, [x0, #16]
  40e550:	cmp	x0, #0x0
  40e554:	b.eq	40e5b4 <ferror@plt+0xbe54>  // b.none
  40e558:	ldr	x0, [sp, #56]
  40e55c:	ldr	x0, [x0]
  40e560:	str	x0, [sp, #48]
  40e564:	ldr	x0, [sp, #56]
  40e568:	ldr	w0, [x0, #8]
  40e56c:	mov	w0, w0
  40e570:	lsl	x0, x0, #4
  40e574:	ldr	x1, [sp, #48]
  40e578:	add	x0, x1, x0
  40e57c:	str	x0, [sp, #32]
  40e580:	b	40e5a4 <ferror@plt+0xbe44>
  40e584:	ldr	x0, [sp, #24]
  40e588:	ldr	x1, [x0, #16]
  40e58c:	ldr	x0, [sp, #48]
  40e590:	ldr	x0, [x0, #8]
  40e594:	blr	x1
  40e598:	ldr	x0, [sp, #48]
  40e59c:	add	x0, x0, #0x10
  40e5a0:	str	x0, [sp, #48]
  40e5a4:	ldr	x1, [sp, #48]
  40e5a8:	ldr	x0, [sp, #32]
  40e5ac:	cmp	x1, x0
  40e5b0:	b.cc	40e584 <ferror@plt+0xbe24>  // b.lo, b.ul, b.last
  40e5b4:	ldr	x0, [sp, #56]
  40e5b8:	ldr	x0, [x0]
  40e5bc:	bl	402510 <free@plt>
  40e5c0:	ldr	x0, [sp, #56]
  40e5c4:	add	x0, x0, #0x10
  40e5c8:	str	x0, [sp, #56]
  40e5cc:	ldr	x1, [sp, #56]
  40e5d0:	ldr	x0, [sp, #40]
  40e5d4:	cmp	x1, x0
  40e5d8:	b.cc	40e548 <ferror@plt+0xbde8>  // b.lo, b.ul, b.last
  40e5dc:	ldr	x0, [sp, #24]
  40e5e0:	bl	402510 <free@plt>
  40e5e4:	b	40e5ec <ferror@plt+0xbe8c>
  40e5e8:	nop
  40e5ec:	ldp	x29, x30, [sp], #64
  40e5f0:	ret
  40e5f4:	sub	sp, sp, #0x40
  40e5f8:	str	x0, [sp, #8]
  40e5fc:	str	w1, [sp, #4]
  40e600:	ldr	w0, [sp, #4]
  40e604:	str	w0, [sp, #60]
  40e608:	ldr	w0, [sp, #4]
  40e60c:	and	w0, w0, #0x3
  40e610:	str	w0, [sp, #56]
  40e614:	ldr	w0, [sp, #4]
  40e618:	lsr	w0, w0, #2
  40e61c:	str	w0, [sp, #4]
  40e620:	b	40e6ac <ferror@plt+0xbf4c>
  40e624:	ldr	x0, [sp, #8]
  40e628:	str	x0, [sp, #32]
  40e62c:	ldr	x0, [sp, #32]
  40e630:	ldrh	w0, [x0]
  40e634:	mov	w1, w0
  40e638:	ldr	w0, [sp, #60]
  40e63c:	add	w0, w0, w1
  40e640:	str	w0, [sp, #60]
  40e644:	ldr	x0, [sp, #8]
  40e648:	add	x0, x0, #0x2
  40e64c:	str	x0, [sp, #24]
  40e650:	ldr	x0, [sp, #24]
  40e654:	ldrh	w0, [x0]
  40e658:	lsl	w0, w0, #11
  40e65c:	mov	w1, w0
  40e660:	ldr	w0, [sp, #60]
  40e664:	eor	w0, w0, w1
  40e668:	str	w0, [sp, #20]
  40e66c:	ldr	w0, [sp, #60]
  40e670:	lsl	w0, w0, #16
  40e674:	ldr	w1, [sp, #20]
  40e678:	eor	w0, w1, w0
  40e67c:	str	w0, [sp, #60]
  40e680:	ldr	x0, [sp, #8]
  40e684:	add	x0, x0, #0x4
  40e688:	str	x0, [sp, #8]
  40e68c:	ldr	w0, [sp, #60]
  40e690:	lsr	w0, w0, #11
  40e694:	ldr	w1, [sp, #60]
  40e698:	add	w0, w1, w0
  40e69c:	str	w0, [sp, #60]
  40e6a0:	ldr	w0, [sp, #4]
  40e6a4:	sub	w0, w0, #0x1
  40e6a8:	str	w0, [sp, #4]
  40e6ac:	ldr	w0, [sp, #4]
  40e6b0:	cmp	w0, #0x0
  40e6b4:	b.ne	40e624 <ferror@plt+0xbec4>  // b.any
  40e6b8:	ldr	w0, [sp, #56]
  40e6bc:	cmp	w0, #0x3
  40e6c0:	b.eq	40e6ec <ferror@plt+0xbf8c>  // b.none
  40e6c4:	ldr	w0, [sp, #56]
  40e6c8:	cmp	w0, #0x3
  40e6cc:	b.hi	40e7e4 <ferror@plt+0xc084>  // b.pmore
  40e6d0:	ldr	w0, [sp, #56]
  40e6d4:	cmp	w0, #0x1
  40e6d8:	b.eq	40e7a4 <ferror@plt+0xc044>  // b.none
  40e6dc:	ldr	w0, [sp, #56]
  40e6e0:	cmp	w0, #0x2
  40e6e4:	b.eq	40e758 <ferror@plt+0xbff8>  // b.none
  40e6e8:	b	40e7e4 <ferror@plt+0xc084>
  40e6ec:	ldr	x0, [sp, #8]
  40e6f0:	str	x0, [sp, #48]
  40e6f4:	ldr	x0, [sp, #48]
  40e6f8:	ldrh	w0, [x0]
  40e6fc:	mov	w1, w0
  40e700:	ldr	w0, [sp, #60]
  40e704:	add	w0, w0, w1
  40e708:	str	w0, [sp, #60]
  40e70c:	ldr	w0, [sp, #60]
  40e710:	lsl	w0, w0, #16
  40e714:	ldr	w1, [sp, #60]
  40e718:	eor	w0, w1, w0
  40e71c:	str	w0, [sp, #60]
  40e720:	ldr	x0, [sp, #8]
  40e724:	add	x0, x0, #0x2
  40e728:	ldrb	w0, [x0]
  40e72c:	lsl	w0, w0, #18
  40e730:	mov	w1, w0
  40e734:	ldr	w0, [sp, #60]
  40e738:	eor	w0, w0, w1
  40e73c:	str	w0, [sp, #60]
  40e740:	ldr	w0, [sp, #60]
  40e744:	lsr	w0, w0, #11
  40e748:	ldr	w1, [sp, #60]
  40e74c:	add	w0, w1, w0
  40e750:	str	w0, [sp, #60]
  40e754:	b	40e7e4 <ferror@plt+0xc084>
  40e758:	ldr	x0, [sp, #8]
  40e75c:	str	x0, [sp, #40]
  40e760:	ldr	x0, [sp, #40]
  40e764:	ldrh	w0, [x0]
  40e768:	mov	w1, w0
  40e76c:	ldr	w0, [sp, #60]
  40e770:	add	w0, w0, w1
  40e774:	str	w0, [sp, #60]
  40e778:	ldr	w0, [sp, #60]
  40e77c:	lsl	w0, w0, #11
  40e780:	ldr	w1, [sp, #60]
  40e784:	eor	w0, w1, w0
  40e788:	str	w0, [sp, #60]
  40e78c:	ldr	w0, [sp, #60]
  40e790:	lsr	w0, w0, #17
  40e794:	ldr	w1, [sp, #60]
  40e798:	add	w0, w1, w0
  40e79c:	str	w0, [sp, #60]
  40e7a0:	b	40e7e4 <ferror@plt+0xc084>
  40e7a4:	ldr	x0, [sp, #8]
  40e7a8:	ldrb	w0, [x0]
  40e7ac:	mov	w1, w0
  40e7b0:	ldr	w0, [sp, #60]
  40e7b4:	add	w0, w0, w1
  40e7b8:	str	w0, [sp, #60]
  40e7bc:	ldr	w0, [sp, #60]
  40e7c0:	lsl	w0, w0, #10
  40e7c4:	ldr	w1, [sp, #60]
  40e7c8:	eor	w0, w1, w0
  40e7cc:	str	w0, [sp, #60]
  40e7d0:	ldr	w0, [sp, #60]
  40e7d4:	lsr	w0, w0, #1
  40e7d8:	ldr	w1, [sp, #60]
  40e7dc:	add	w0, w1, w0
  40e7e0:	str	w0, [sp, #60]
  40e7e4:	ldr	w0, [sp, #60]
  40e7e8:	lsl	w0, w0, #3
  40e7ec:	ldr	w1, [sp, #60]
  40e7f0:	eor	w0, w1, w0
  40e7f4:	str	w0, [sp, #60]
  40e7f8:	ldr	w0, [sp, #60]
  40e7fc:	lsr	w0, w0, #5
  40e800:	ldr	w1, [sp, #60]
  40e804:	add	w0, w1, w0
  40e808:	str	w0, [sp, #60]
  40e80c:	ldr	w0, [sp, #60]
  40e810:	lsl	w0, w0, #4
  40e814:	ldr	w1, [sp, #60]
  40e818:	eor	w0, w1, w0
  40e81c:	str	w0, [sp, #60]
  40e820:	ldr	w0, [sp, #60]
  40e824:	lsr	w0, w0, #17
  40e828:	ldr	w1, [sp, #60]
  40e82c:	add	w0, w1, w0
  40e830:	str	w0, [sp, #60]
  40e834:	ldr	w0, [sp, #60]
  40e838:	lsl	w0, w0, #25
  40e83c:	ldr	w1, [sp, #60]
  40e840:	eor	w0, w1, w0
  40e844:	str	w0, [sp, #60]
  40e848:	ldr	w0, [sp, #60]
  40e84c:	lsr	w0, w0, #6
  40e850:	ldr	w1, [sp, #60]
  40e854:	add	w0, w1, w0
  40e858:	str	w0, [sp, #60]
  40e85c:	ldr	w0, [sp, #60]
  40e860:	add	sp, sp, #0x40
  40e864:	ret
  40e868:	stp	x29, x30, [sp, #-128]!
  40e86c:	mov	x29, sp
  40e870:	str	x0, [sp, #40]
  40e874:	str	x1, [sp, #32]
  40e878:	str	x2, [sp, #24]
  40e87c:	ldr	x0, [sp, #32]
  40e880:	bl	402110 <strlen@plt>
  40e884:	str	w0, [sp, #116]
  40e888:	ldr	w1, [sp, #116]
  40e88c:	ldr	x0, [sp, #32]
  40e890:	bl	40e5f4 <ferror@plt+0xbe94>
  40e894:	str	w0, [sp, #112]
  40e898:	ldr	x0, [sp, #40]
  40e89c:	ldr	w0, [x0, #8]
  40e8a0:	sub	w0, w0, #0x1
  40e8a4:	ldr	w1, [sp, #112]
  40e8a8:	and	w0, w1, w0
  40e8ac:	str	w0, [sp, #108]
  40e8b0:	ldr	x0, [sp, #40]
  40e8b4:	add	x1, x0, #0x18
  40e8b8:	ldr	w0, [sp, #108]
  40e8bc:	lsl	x0, x0, #4
  40e8c0:	add	x0, x1, x0
  40e8c4:	str	x0, [sp, #96]
  40e8c8:	ldr	x0, [sp, #96]
  40e8cc:	ldr	w0, [x0, #8]
  40e8d0:	add	w1, w0, #0x1
  40e8d4:	ldr	x0, [sp, #96]
  40e8d8:	ldr	w0, [x0, #12]
  40e8dc:	cmp	w1, w0
  40e8e0:	b.cc	40e950 <ferror@plt+0xc1f0>  // b.lo, b.ul, b.last
  40e8e4:	ldr	x0, [sp, #96]
  40e8e8:	ldr	w1, [x0, #12]
  40e8ec:	ldr	x0, [sp, #40]
  40e8f0:	ldr	w0, [x0, #4]
  40e8f4:	add	w0, w1, w0
  40e8f8:	str	w0, [sp, #92]
  40e8fc:	ldr	w0, [sp, #92]
  40e900:	lsl	x0, x0, #4
  40e904:	str	x0, [sp, #80]
  40e908:	ldr	x0, [sp, #96]
  40e90c:	ldr	x0, [x0]
  40e910:	ldr	x1, [sp, #80]
  40e914:	bl	402350 <realloc@plt>
  40e918:	str	x0, [sp, #72]
  40e91c:	ldr	x0, [sp, #72]
  40e920:	cmp	x0, #0x0
  40e924:	b.ne	40e938 <ferror@plt+0xc1d8>  // b.any
  40e928:	bl	4026b0 <__errno_location@plt>
  40e92c:	ldr	w0, [x0]
  40e930:	neg	w0, w0
  40e934:	b	40ea78 <ferror@plt+0xc318>
  40e938:	ldr	x0, [sp, #96]
  40e93c:	ldr	x1, [sp, #72]
  40e940:	str	x1, [x0]
  40e944:	ldr	x0, [sp, #96]
  40e948:	ldr	w1, [sp, #92]
  40e94c:	str	w1, [x0, #12]
  40e950:	ldr	x0, [sp, #96]
  40e954:	ldr	x0, [x0]
  40e958:	str	x0, [sp, #120]
  40e95c:	ldr	x0, [sp, #96]
  40e960:	ldr	w0, [x0, #8]
  40e964:	mov	w0, w0
  40e968:	lsl	x0, x0, #4
  40e96c:	ldr	x1, [sp, #120]
  40e970:	add	x0, x1, x0
  40e974:	str	x0, [sp, #64]
  40e978:	b	40ea24 <ferror@plt+0xc2c4>
  40e97c:	ldr	x0, [sp, #120]
  40e980:	ldr	x0, [x0]
  40e984:	mov	x1, x0
  40e988:	ldr	x0, [sp, #32]
  40e98c:	bl	4024a0 <strcmp@plt>
  40e990:	str	w0, [sp, #60]
  40e994:	ldr	w0, [sp, #60]
  40e998:	cmp	w0, #0x0
  40e99c:	b.ne	40e9e4 <ferror@plt+0xc284>  // b.any
  40e9a0:	ldr	x0, [sp, #40]
  40e9a4:	ldr	x0, [x0, #16]
  40e9a8:	cmp	x0, #0x0
  40e9ac:	b.eq	40e9c4 <ferror@plt+0xc264>  // b.none
  40e9b0:	ldr	x0, [sp, #40]
  40e9b4:	ldr	x1, [x0, #16]
  40e9b8:	ldr	x0, [sp, #120]
  40e9bc:	ldr	x0, [x0, #8]
  40e9c0:	blr	x1
  40e9c4:	ldr	x0, [sp, #120]
  40e9c8:	ldr	x1, [sp, #32]
  40e9cc:	str	x1, [x0]
  40e9d0:	ldr	x0, [sp, #120]
  40e9d4:	ldr	x1, [sp, #24]
  40e9d8:	str	x1, [x0, #8]
  40e9dc:	mov	w0, #0x0                   	// #0
  40e9e0:	b	40ea78 <ferror@plt+0xc318>
  40e9e4:	ldr	w0, [sp, #60]
  40e9e8:	cmp	w0, #0x0
  40e9ec:	b.ge	40ea18 <ferror@plt+0xc2b8>  // b.tcont
  40e9f0:	ldr	x0, [sp, #120]
  40e9f4:	add	x3, x0, #0x10
  40e9f8:	ldr	x1, [sp, #64]
  40e9fc:	ldr	x0, [sp, #120]
  40ea00:	sub	x0, x1, x0
  40ea04:	mov	x2, x0
  40ea08:	ldr	x1, [sp, #120]
  40ea0c:	mov	x0, x3
  40ea10:	bl	4020e0 <memmove@plt>
  40ea14:	b	40ea34 <ferror@plt+0xc2d4>
  40ea18:	ldr	x0, [sp, #120]
  40ea1c:	add	x0, x0, #0x10
  40ea20:	str	x0, [sp, #120]
  40ea24:	ldr	x1, [sp, #120]
  40ea28:	ldr	x0, [sp, #64]
  40ea2c:	cmp	x1, x0
  40ea30:	b.cc	40e97c <ferror@plt+0xc21c>  // b.lo, b.ul, b.last
  40ea34:	ldr	x0, [sp, #120]
  40ea38:	ldr	x1, [sp, #32]
  40ea3c:	str	x1, [x0]
  40ea40:	ldr	x0, [sp, #120]
  40ea44:	ldr	x1, [sp, #24]
  40ea48:	str	x1, [x0, #8]
  40ea4c:	ldr	x0, [sp, #96]
  40ea50:	ldr	w0, [x0, #8]
  40ea54:	add	w1, w0, #0x1
  40ea58:	ldr	x0, [sp, #96]
  40ea5c:	str	w1, [x0, #8]
  40ea60:	ldr	x0, [sp, #40]
  40ea64:	ldr	w0, [x0]
  40ea68:	add	w1, w0, #0x1
  40ea6c:	ldr	x0, [sp, #40]
  40ea70:	str	w1, [x0]
  40ea74:	mov	w0, #0x0                   	// #0
  40ea78:	ldp	x29, x30, [sp], #128
  40ea7c:	ret
  40ea80:	stp	x29, x30, [sp, #-128]!
  40ea84:	mov	x29, sp
  40ea88:	str	x0, [sp, #40]
  40ea8c:	str	x1, [sp, #32]
  40ea90:	str	x2, [sp, #24]
  40ea94:	ldr	x0, [sp, #32]
  40ea98:	bl	402110 <strlen@plt>
  40ea9c:	str	w0, [sp, #116]
  40eaa0:	ldr	w1, [sp, #116]
  40eaa4:	ldr	x0, [sp, #32]
  40eaa8:	bl	40e5f4 <ferror@plt+0xbe94>
  40eaac:	str	w0, [sp, #112]
  40eab0:	ldr	x0, [sp, #40]
  40eab4:	ldr	w0, [x0, #8]
  40eab8:	sub	w0, w0, #0x1
  40eabc:	ldr	w1, [sp, #112]
  40eac0:	and	w0, w1, w0
  40eac4:	str	w0, [sp, #108]
  40eac8:	ldr	x0, [sp, #40]
  40eacc:	add	x1, x0, #0x18
  40ead0:	ldr	w0, [sp, #108]
  40ead4:	lsl	x0, x0, #4
  40ead8:	add	x0, x1, x0
  40eadc:	str	x0, [sp, #96]
  40eae0:	ldr	x0, [sp, #96]
  40eae4:	ldr	w0, [x0, #8]
  40eae8:	add	w1, w0, #0x1
  40eaec:	ldr	x0, [sp, #96]
  40eaf0:	ldr	w0, [x0, #12]
  40eaf4:	cmp	w1, w0
  40eaf8:	b.cc	40eb68 <ferror@plt+0xc408>  // b.lo, b.ul, b.last
  40eafc:	ldr	x0, [sp, #96]
  40eb00:	ldr	w1, [x0, #12]
  40eb04:	ldr	x0, [sp, #40]
  40eb08:	ldr	w0, [x0, #4]
  40eb0c:	add	w0, w1, w0
  40eb10:	str	w0, [sp, #92]
  40eb14:	ldr	w0, [sp, #92]
  40eb18:	lsl	x0, x0, #4
  40eb1c:	str	x0, [sp, #80]
  40eb20:	ldr	x0, [sp, #96]
  40eb24:	ldr	x0, [x0]
  40eb28:	ldr	x1, [sp, #80]
  40eb2c:	bl	402350 <realloc@plt>
  40eb30:	str	x0, [sp, #72]
  40eb34:	ldr	x0, [sp, #72]
  40eb38:	cmp	x0, #0x0
  40eb3c:	b.ne	40eb50 <ferror@plt+0xc3f0>  // b.any
  40eb40:	bl	4026b0 <__errno_location@plt>
  40eb44:	ldr	w0, [x0]
  40eb48:	neg	w0, w0
  40eb4c:	b	40ec54 <ferror@plt+0xc4f4>
  40eb50:	ldr	x0, [sp, #96]
  40eb54:	ldr	x1, [sp, #72]
  40eb58:	str	x1, [x0]
  40eb5c:	ldr	x0, [sp, #96]
  40eb60:	ldr	w1, [sp, #92]
  40eb64:	str	w1, [x0, #12]
  40eb68:	ldr	x0, [sp, #96]
  40eb6c:	ldr	x0, [x0]
  40eb70:	str	x0, [sp, #120]
  40eb74:	ldr	x0, [sp, #96]
  40eb78:	ldr	w0, [x0, #8]
  40eb7c:	mov	w0, w0
  40eb80:	lsl	x0, x0, #4
  40eb84:	ldr	x1, [sp, #120]
  40eb88:	add	x0, x1, x0
  40eb8c:	str	x0, [sp, #64]
  40eb90:	b	40ec00 <ferror@plt+0xc4a0>
  40eb94:	ldr	x0, [sp, #120]
  40eb98:	ldr	x0, [x0]
  40eb9c:	mov	x1, x0
  40eba0:	ldr	x0, [sp, #32]
  40eba4:	bl	4024a0 <strcmp@plt>
  40eba8:	str	w0, [sp, #60]
  40ebac:	ldr	w0, [sp, #60]
  40ebb0:	cmp	w0, #0x0
  40ebb4:	b.ne	40ebc0 <ferror@plt+0xc460>  // b.any
  40ebb8:	mov	w0, #0xffffffef            	// #-17
  40ebbc:	b	40ec54 <ferror@plt+0xc4f4>
  40ebc0:	ldr	w0, [sp, #60]
  40ebc4:	cmp	w0, #0x0
  40ebc8:	b.ge	40ebf4 <ferror@plt+0xc494>  // b.tcont
  40ebcc:	ldr	x0, [sp, #120]
  40ebd0:	add	x3, x0, #0x10
  40ebd4:	ldr	x1, [sp, #64]
  40ebd8:	ldr	x0, [sp, #120]
  40ebdc:	sub	x0, x1, x0
  40ebe0:	mov	x2, x0
  40ebe4:	ldr	x1, [sp, #120]
  40ebe8:	mov	x0, x3
  40ebec:	bl	4020e0 <memmove@plt>
  40ebf0:	b	40ec10 <ferror@plt+0xc4b0>
  40ebf4:	ldr	x0, [sp, #120]
  40ebf8:	add	x0, x0, #0x10
  40ebfc:	str	x0, [sp, #120]
  40ec00:	ldr	x1, [sp, #120]
  40ec04:	ldr	x0, [sp, #64]
  40ec08:	cmp	x1, x0
  40ec0c:	b.cc	40eb94 <ferror@plt+0xc434>  // b.lo, b.ul, b.last
  40ec10:	ldr	x0, [sp, #120]
  40ec14:	ldr	x1, [sp, #32]
  40ec18:	str	x1, [x0]
  40ec1c:	ldr	x0, [sp, #120]
  40ec20:	ldr	x1, [sp, #24]
  40ec24:	str	x1, [x0, #8]
  40ec28:	ldr	x0, [sp, #96]
  40ec2c:	ldr	w0, [x0, #8]
  40ec30:	add	w1, w0, #0x1
  40ec34:	ldr	x0, [sp, #96]
  40ec38:	str	w1, [x0, #8]
  40ec3c:	ldr	x0, [sp, #40]
  40ec40:	ldr	w0, [x0]
  40ec44:	add	w1, w0, #0x1
  40ec48:	ldr	x0, [sp, #40]
  40ec4c:	str	w1, [x0]
  40ec50:	mov	w0, #0x0                   	// #0
  40ec54:	ldp	x29, x30, [sp], #128
  40ec58:	ret
  40ec5c:	stp	x29, x30, [sp, #-48]!
  40ec60:	mov	x29, sp
  40ec64:	str	x0, [sp, #24]
  40ec68:	str	x1, [sp, #16]
  40ec6c:	ldr	x0, [sp, #24]
  40ec70:	str	x0, [sp, #40]
  40ec74:	ldr	x0, [sp, #16]
  40ec78:	str	x0, [sp, #32]
  40ec7c:	ldr	x0, [sp, #40]
  40ec80:	ldr	x2, [x0]
  40ec84:	ldr	x0, [sp, #32]
  40ec88:	ldr	x0, [x0]
  40ec8c:	mov	x1, x0
  40ec90:	mov	x0, x2
  40ec94:	bl	4024a0 <strcmp@plt>
  40ec98:	ldp	x29, x30, [sp], #48
  40ec9c:	ret
  40eca0:	stp	x29, x30, [sp, #-80]!
  40eca4:	mov	x29, sp
  40eca8:	str	x0, [sp, #24]
  40ecac:	str	x1, [sp, #16]
  40ecb0:	ldr	x0, [sp, #16]
  40ecb4:	bl	402110 <strlen@plt>
  40ecb8:	str	w0, [sp, #76]
  40ecbc:	ldr	w1, [sp, #76]
  40ecc0:	ldr	x0, [sp, #16]
  40ecc4:	bl	40e5f4 <ferror@plt+0xbe94>
  40ecc8:	str	w0, [sp, #72]
  40eccc:	ldr	x0, [sp, #24]
  40ecd0:	ldr	w0, [x0, #8]
  40ecd4:	sub	w0, w0, #0x1
  40ecd8:	ldr	w1, [sp, #72]
  40ecdc:	and	w0, w1, w0
  40ece0:	str	w0, [sp, #68]
  40ece4:	ldr	x0, [sp, #24]
  40ece8:	add	x1, x0, #0x18
  40ecec:	ldr	w0, [sp, #68]
  40ecf0:	lsl	x0, x0, #4
  40ecf4:	add	x0, x1, x0
  40ecf8:	str	x0, [sp, #56]
  40ecfc:	ldr	x0, [sp, #16]
  40ed00:	str	x0, [sp, #32]
  40ed04:	str	xzr, [sp, #40]
  40ed08:	ldr	x0, [sp, #56]
  40ed0c:	ldr	x1, [x0]
  40ed10:	ldr	x0, [sp, #56]
  40ed14:	ldr	w0, [x0, #8]
  40ed18:	mov	w2, w0
  40ed1c:	add	x5, sp, #0x20
  40ed20:	adrp	x0, 40e000 <ferror@plt+0xb8a0>
  40ed24:	add	x4, x0, #0xc5c
  40ed28:	mov	x3, #0x10                  	// #16
  40ed2c:	mov	x0, x5
  40ed30:	bl	402330 <bsearch@plt>
  40ed34:	str	x0, [sp, #48]
  40ed38:	ldr	x0, [sp, #48]
  40ed3c:	cmp	x0, #0x0
  40ed40:	b.ne	40ed4c <ferror@plt+0xc5ec>  // b.any
  40ed44:	mov	x0, #0x0                   	// #0
  40ed48:	b	40ed54 <ferror@plt+0xc5f4>
  40ed4c:	ldr	x0, [sp, #48]
  40ed50:	ldr	x0, [x0, #8]
  40ed54:	ldp	x29, x30, [sp], #80
  40ed58:	ret
  40ed5c:	stp	x29, x30, [sp, #-112]!
  40ed60:	mov	x29, sp
  40ed64:	str	x0, [sp, #24]
  40ed68:	str	x1, [sp, #16]
  40ed6c:	ldr	x0, [sp, #16]
  40ed70:	bl	402110 <strlen@plt>
  40ed74:	str	w0, [sp, #108]
  40ed78:	ldr	w1, [sp, #108]
  40ed7c:	ldr	x0, [sp, #16]
  40ed80:	bl	40e5f4 <ferror@plt+0xbe94>
  40ed84:	str	w0, [sp, #104]
  40ed88:	ldr	x0, [sp, #24]
  40ed8c:	ldr	w0, [x0, #8]
  40ed90:	sub	w0, w0, #0x1
  40ed94:	ldr	w1, [sp, #104]
  40ed98:	and	w0, w1, w0
  40ed9c:	str	w0, [sp, #100]
  40eda0:	ldr	x0, [sp, #24]
  40eda4:	add	x1, x0, #0x18
  40eda8:	ldr	w0, [sp, #100]
  40edac:	lsl	x0, x0, #4
  40edb0:	add	x0, x1, x0
  40edb4:	str	x0, [sp, #88]
  40edb8:	ldr	x0, [sp, #16]
  40edbc:	str	x0, [sp, #32]
  40edc0:	str	xzr, [sp, #40]
  40edc4:	ldr	x0, [sp, #88]
  40edc8:	ldr	x1, [x0]
  40edcc:	ldr	x0, [sp, #88]
  40edd0:	ldr	w0, [x0, #8]
  40edd4:	mov	w2, w0
  40edd8:	add	x5, sp, #0x20
  40eddc:	adrp	x0, 40e000 <ferror@plt+0xb8a0>
  40ede0:	add	x4, x0, #0xc5c
  40ede4:	mov	x3, #0x10                  	// #16
  40ede8:	mov	x0, x5
  40edec:	bl	402330 <bsearch@plt>
  40edf0:	str	x0, [sp, #80]
  40edf4:	ldr	x0, [sp, #80]
  40edf8:	cmp	x0, #0x0
  40edfc:	b.ne	40ee08 <ferror@plt+0xc6a8>  // b.any
  40ee00:	mov	w0, #0xfffffffe            	// #-2
  40ee04:	b	40ef48 <ferror@plt+0xc7e8>
  40ee08:	ldr	x0, [sp, #24]
  40ee0c:	ldr	x0, [x0, #16]
  40ee10:	cmp	x0, #0x0
  40ee14:	b.eq	40ee2c <ferror@plt+0xc6cc>  // b.none
  40ee18:	ldr	x0, [sp, #24]
  40ee1c:	ldr	x1, [x0, #16]
  40ee20:	ldr	x0, [sp, #80]
  40ee24:	ldr	x0, [x0, #8]
  40ee28:	blr	x1
  40ee2c:	ldr	x0, [sp, #88]
  40ee30:	ldr	x1, [x0]
  40ee34:	ldr	x0, [sp, #88]
  40ee38:	ldr	w0, [x0, #8]
  40ee3c:	mov	w0, w0
  40ee40:	lsl	x0, x0, #4
  40ee44:	add	x0, x1, x0
  40ee48:	str	x0, [sp, #72]
  40ee4c:	ldr	x0, [sp, #80]
  40ee50:	add	x3, x0, #0x10
  40ee54:	ldr	x1, [sp, #72]
  40ee58:	ldr	x0, [sp, #80]
  40ee5c:	sub	x0, x1, x0
  40ee60:	mov	x2, x0
  40ee64:	mov	x1, x3
  40ee68:	ldr	x0, [sp, #80]
  40ee6c:	bl	4020e0 <memmove@plt>
  40ee70:	ldr	x0, [sp, #88]
  40ee74:	ldr	w0, [x0, #8]
  40ee78:	sub	w1, w0, #0x1
  40ee7c:	ldr	x0, [sp, #88]
  40ee80:	str	w1, [x0, #8]
  40ee84:	ldr	x0, [sp, #24]
  40ee88:	ldr	w0, [x0]
  40ee8c:	sub	w1, w0, #0x1
  40ee90:	ldr	x0, [sp, #24]
  40ee94:	str	w1, [x0]
  40ee98:	ldr	x0, [sp, #88]
  40ee9c:	ldr	w1, [x0, #8]
  40eea0:	ldr	x0, [sp, #24]
  40eea4:	ldr	w0, [x0, #4]
  40eea8:	udiv	w0, w1, w0
  40eeac:	str	w0, [sp, #68]
  40eeb0:	ldr	x0, [sp, #88]
  40eeb4:	ldr	w1, [x0, #12]
  40eeb8:	ldr	x0, [sp, #24]
  40eebc:	ldr	w0, [x0, #4]
  40eec0:	udiv	w0, w1, w0
  40eec4:	str	w0, [sp, #64]
  40eec8:	ldr	w0, [sp, #68]
  40eecc:	add	w0, w0, #0x1
  40eed0:	ldr	w1, [sp, #64]
  40eed4:	cmp	w1, w0
  40eed8:	b.ls	40ef44 <ferror@plt+0xc7e4>  // b.plast
  40eedc:	ldr	w0, [sp, #68]
  40eee0:	add	w1, w0, #0x1
  40eee4:	ldr	x0, [sp, #24]
  40eee8:	ldr	w0, [x0, #4]
  40eeec:	mul	w0, w1, w0
  40eef0:	mov	w0, w0
  40eef4:	lsl	x0, x0, #4
  40eef8:	str	x0, [sp, #56]
  40eefc:	ldr	x0, [sp, #88]
  40ef00:	ldr	x0, [x0]
  40ef04:	ldr	x1, [sp, #56]
  40ef08:	bl	402350 <realloc@plt>
  40ef0c:	str	x0, [sp, #48]
  40ef10:	ldr	x0, [sp, #48]
  40ef14:	cmp	x0, #0x0
  40ef18:	b.eq	40ef44 <ferror@plt+0xc7e4>  // b.none
  40ef1c:	ldr	x0, [sp, #88]
  40ef20:	ldr	x1, [sp, #48]
  40ef24:	str	x1, [x0]
  40ef28:	ldr	w0, [sp, #68]
  40ef2c:	add	w1, w0, #0x1
  40ef30:	ldr	x0, [sp, #24]
  40ef34:	ldr	w0, [x0, #4]
  40ef38:	mul	w1, w1, w0
  40ef3c:	ldr	x0, [sp, #88]
  40ef40:	str	w1, [x0, #12]
  40ef44:	mov	w0, #0x0                   	// #0
  40ef48:	ldp	x29, x30, [sp], #112
  40ef4c:	ret
  40ef50:	sub	sp, sp, #0x10
  40ef54:	str	x0, [sp, #8]
  40ef58:	ldr	x0, [sp, #8]
  40ef5c:	ldr	w0, [x0]
  40ef60:	add	sp, sp, #0x10
  40ef64:	ret
  40ef68:	sub	sp, sp, #0x10
  40ef6c:	str	x0, [sp, #8]
  40ef70:	str	x1, [sp]
  40ef74:	ldr	x0, [sp]
  40ef78:	ldr	x1, [sp, #8]
  40ef7c:	str	x1, [x0]
  40ef80:	ldr	x0, [sp]
  40ef84:	str	wzr, [x0, #8]
  40ef88:	ldr	x0, [sp]
  40ef8c:	mov	w1, #0xffffffff            	// #-1
  40ef90:	str	w1, [x0, #12]
  40ef94:	nop
  40ef98:	add	sp, sp, #0x10
  40ef9c:	ret
  40efa0:	sub	sp, sp, #0x30
  40efa4:	str	x0, [sp, #24]
  40efa8:	str	x1, [sp, #16]
  40efac:	str	x2, [sp, #8]
  40efb0:	ldr	x0, [sp, #24]
  40efb4:	ldr	x0, [x0]
  40efb8:	add	x1, x0, #0x18
  40efbc:	ldr	x0, [sp, #24]
  40efc0:	ldr	w0, [x0, #8]
  40efc4:	mov	w0, w0
  40efc8:	lsl	x0, x0, #4
  40efcc:	add	x0, x1, x0
  40efd0:	str	x0, [sp, #40]
  40efd4:	ldr	x0, [sp, #24]
  40efd8:	ldr	w0, [x0, #12]
  40efdc:	add	w1, w0, #0x1
  40efe0:	ldr	x0, [sp, #24]
  40efe4:	str	w1, [x0, #12]
  40efe8:	ldr	x0, [sp, #24]
  40efec:	ldr	w1, [x0, #12]
  40eff0:	ldr	x0, [sp, #40]
  40eff4:	ldr	w0, [x0, #8]
  40eff8:	cmp	w1, w0
  40effc:	b.cc	40f0b0 <ferror@plt+0xc950>  // b.lo, b.ul, b.last
  40f000:	ldr	x0, [sp, #24]
  40f004:	str	wzr, [x0, #12]
  40f008:	ldr	x0, [sp, #24]
  40f00c:	ldr	w0, [x0, #8]
  40f010:	add	w1, w0, #0x1
  40f014:	ldr	x0, [sp, #24]
  40f018:	str	w1, [x0, #8]
  40f01c:	b	40f068 <ferror@plt+0xc908>
  40f020:	ldr	x0, [sp, #24]
  40f024:	ldr	x0, [x0]
  40f028:	add	x1, x0, #0x18
  40f02c:	ldr	x0, [sp, #24]
  40f030:	ldr	w0, [x0, #8]
  40f034:	mov	w0, w0
  40f038:	lsl	x0, x0, #4
  40f03c:	add	x0, x1, x0
  40f040:	str	x0, [sp, #40]
  40f044:	ldr	x0, [sp, #40]
  40f048:	ldr	w0, [x0, #8]
  40f04c:	cmp	w0, #0x0
  40f050:	b.ne	40f088 <ferror@plt+0xc928>  // b.any
  40f054:	ldr	x0, [sp, #24]
  40f058:	ldr	w0, [x0, #8]
  40f05c:	add	w1, w0, #0x1
  40f060:	ldr	x0, [sp, #24]
  40f064:	str	w1, [x0, #8]
  40f068:	ldr	x0, [sp, #24]
  40f06c:	ldr	w1, [x0, #8]
  40f070:	ldr	x0, [sp, #24]
  40f074:	ldr	x0, [x0]
  40f078:	ldr	w0, [x0, #8]
  40f07c:	cmp	w1, w0
  40f080:	b.cc	40f020 <ferror@plt+0xc8c0>  // b.lo, b.ul, b.last
  40f084:	b	40f08c <ferror@plt+0xc92c>
  40f088:	nop
  40f08c:	ldr	x0, [sp, #24]
  40f090:	ldr	w1, [x0, #8]
  40f094:	ldr	x0, [sp, #24]
  40f098:	ldr	x0, [x0]
  40f09c:	ldr	w0, [x0, #8]
  40f0a0:	cmp	w1, w0
  40f0a4:	b.cc	40f0b0 <ferror@plt+0xc950>  // b.lo, b.ul, b.last
  40f0a8:	mov	w0, #0x0                   	// #0
  40f0ac:	b	40f10c <ferror@plt+0xc9ac>
  40f0b0:	ldr	x0, [sp, #40]
  40f0b4:	ldr	x1, [x0]
  40f0b8:	ldr	x0, [sp, #24]
  40f0bc:	ldr	w0, [x0, #12]
  40f0c0:	mov	w0, w0
  40f0c4:	lsl	x0, x0, #4
  40f0c8:	add	x0, x1, x0
  40f0cc:	str	x0, [sp, #32]
  40f0d0:	ldr	x0, [sp, #8]
  40f0d4:	cmp	x0, #0x0
  40f0d8:	b.eq	40f0ec <ferror@plt+0xc98c>  // b.none
  40f0dc:	ldr	x0, [sp, #32]
  40f0e0:	ldr	x1, [x0, #8]
  40f0e4:	ldr	x0, [sp, #8]
  40f0e8:	str	x1, [x0]
  40f0ec:	ldr	x0, [sp, #16]
  40f0f0:	cmp	x0, #0x0
  40f0f4:	b.eq	40f108 <ferror@plt+0xc9a8>  // b.none
  40f0f8:	ldr	x0, [sp, #32]
  40f0fc:	ldr	x1, [x0]
  40f100:	ldr	x0, [sp, #16]
  40f104:	str	x1, [x0]
  40f108:	mov	w0, #0x1                   	// #1
  40f10c:	add	sp, sp, #0x30
  40f110:	ret
  40f114:	stp	x29, x30, [sp, #-48]!
  40f118:	mov	x29, sp
  40f11c:	str	x0, [sp, #24]
  40f120:	str	x1, [sp, #16]
  40f124:	ldr	x0, [sp, #24]
  40f128:	ldr	x0, [x0, #8]
  40f12c:	ldr	x1, [sp, #16]
  40f130:	cmp	x1, x0
  40f134:	b.hi	40f140 <ferror@plt+0xc9e0>  // b.pmore
  40f138:	mov	w0, #0x0                   	// #0
  40f13c:	b	40f1dc <ferror@plt+0xca7c>
  40f140:	ldr	x0, [sp, #24]
  40f144:	ldrb	w0, [x0, #16]
  40f148:	cmp	w0, #0x0
  40f14c:	b.eq	40f178 <ferror@plt+0xca18>  // b.none
  40f150:	ldr	x0, [sp, #24]
  40f154:	ldr	x0, [x0]
  40f158:	ldr	x1, [sp, #16]
  40f15c:	bl	402350 <realloc@plt>
  40f160:	str	x0, [sp, #40]
  40f164:	ldr	x0, [sp, #40]
  40f168:	cmp	x0, #0x0
  40f16c:	b.ne	40f1b4 <ferror@plt+0xca54>  // b.any
  40f170:	mov	w0, #0xfffffff4            	// #-12
  40f174:	b	40f1dc <ferror@plt+0xca7c>
  40f178:	ldr	x0, [sp, #16]
  40f17c:	bl	4022b0 <malloc@plt>
  40f180:	str	x0, [sp, #40]
  40f184:	ldr	x0, [sp, #40]
  40f188:	cmp	x0, #0x0
  40f18c:	b.ne	40f198 <ferror@plt+0xca38>  // b.any
  40f190:	mov	w0, #0xfffffff4            	// #-12
  40f194:	b	40f1dc <ferror@plt+0xca7c>
  40f198:	ldr	x0, [sp, #24]
  40f19c:	ldr	x1, [x0]
  40f1a0:	ldr	x0, [sp, #24]
  40f1a4:	ldr	x0, [x0, #8]
  40f1a8:	mov	x2, x0
  40f1ac:	ldr	x0, [sp, #40]
  40f1b0:	bl	4020d0 <memcpy@plt>
  40f1b4:	ldr	x0, [sp, #24]
  40f1b8:	ldr	x1, [sp, #16]
  40f1bc:	str	x1, [x0, #8]
  40f1c0:	ldr	x0, [sp, #24]
  40f1c4:	ldr	x1, [sp, #40]
  40f1c8:	str	x1, [x0]
  40f1cc:	ldr	x0, [sp, #24]
  40f1d0:	mov	w1, #0x1                   	// #1
  40f1d4:	strb	w1, [x0, #16]
  40f1d8:	mov	w0, #0x0                   	// #0
  40f1dc:	ldp	x29, x30, [sp], #48
  40f1e0:	ret
  40f1e4:	stp	x29, x30, [sp, #-32]!
  40f1e8:	mov	x29, sp
  40f1ec:	str	x0, [sp, #24]
  40f1f0:	ldr	x0, [sp, #24]
  40f1f4:	ldrb	w0, [x0, #16]
  40f1f8:	cmp	w0, #0x0
  40f1fc:	b.eq	40f20c <ferror@plt+0xcaac>  // b.none
  40f200:	ldr	x0, [sp, #24]
  40f204:	ldr	x0, [x0]
  40f208:	bl	402510 <free@plt>
  40f20c:	nop
  40f210:	ldp	x29, x30, [sp], #32
  40f214:	ret
  40f218:	stp	x29, x30, [sp, #-32]!
  40f21c:	mov	x29, sp
  40f220:	str	x0, [sp, #24]
  40f224:	ldr	x0, [sp, #24]
  40f228:	ldr	x0, [x0]
  40f22c:	bl	402510 <free@plt>
  40f230:	nop
  40f234:	ldp	x29, x30, [sp], #32
  40f238:	ret
  40f23c:	stp	x29, x30, [sp, #-48]!
  40f240:	mov	x29, sp
  40f244:	str	x0, [sp, #24]
  40f248:	str	x1, [sp, #16]
  40f24c:	ldr	x0, [sp, #16]
  40f250:	bl	4022b0 <malloc@plt>
  40f254:	str	x0, [sp, #40]
  40f258:	ldr	x0, [sp, #40]
  40f25c:	cmp	x0, #0x0
  40f260:	b.ne	40f26c <ferror@plt+0xcb0c>  // b.any
  40f264:	mov	x0, #0x0                   	// #0
  40f268:	b	40f27c <ferror@plt+0xcb1c>
  40f26c:	ldr	x2, [sp, #16]
  40f270:	ldr	x1, [sp, #24]
  40f274:	ldr	x0, [sp, #40]
  40f278:	bl	4020d0 <memcpy@plt>
  40f27c:	ldp	x29, x30, [sp], #48
  40f280:	ret
  40f284:	sub	sp, sp, #0x20
  40f288:	str	x0, [sp, #8]
  40f28c:	strb	w1, [sp, #7]
  40f290:	strb	w2, [sp, #6]
  40f294:	ldr	x0, [sp, #8]
  40f298:	str	x0, [sp, #24]
  40f29c:	b	40f2cc <ferror@plt+0xcb6c>
  40f2a0:	ldr	x0, [sp, #24]
  40f2a4:	ldrb	w0, [x0]
  40f2a8:	ldrb	w1, [sp, #7]
  40f2ac:	cmp	w1, w0
  40f2b0:	b.ne	40f2c0 <ferror@plt+0xcb60>  // b.any
  40f2b4:	ldr	x0, [sp, #24]
  40f2b8:	ldrb	w1, [sp, #6]
  40f2bc:	strb	w1, [x0]
  40f2c0:	ldr	x0, [sp, #24]
  40f2c4:	add	x0, x0, #0x1
  40f2c8:	str	x0, [sp, #24]
  40f2cc:	ldr	x0, [sp, #24]
  40f2d0:	ldrb	w0, [x0]
  40f2d4:	cmp	w0, #0x0
  40f2d8:	b.ne	40f2a0 <ferror@plt+0xcb40>  // b.any
  40f2dc:	ldr	x0, [sp, #8]
  40f2e0:	add	sp, sp, #0x20
  40f2e4:	ret
  40f2e8:	sub	sp, sp, #0x30
  40f2ec:	str	x0, [sp, #24]
  40f2f0:	str	x1, [sp, #16]
  40f2f4:	str	x2, [sp, #8]
  40f2f8:	str	xzr, [sp, #40]
  40f2fc:	b	40f428 <ferror@plt+0xccc8>
  40f300:	ldr	x1, [sp, #24]
  40f304:	ldr	x0, [sp, #40]
  40f308:	add	x0, x1, x0
  40f30c:	ldrb	w0, [x0]
  40f310:	strb	w0, [sp, #39]
  40f314:	ldrb	w0, [sp, #39]
  40f318:	cmp	w0, #0x5d
  40f31c:	b.eq	40f360 <ferror@plt+0xcc00>  // b.none
  40f320:	cmp	w0, #0x5d
  40f324:	b.gt	40f408 <ferror@plt+0xcca8>
  40f328:	cmp	w0, #0x5b
  40f32c:	b.eq	40f394 <ferror@plt+0xcc34>  // b.none
  40f330:	cmp	w0, #0x5b
  40f334:	b.gt	40f408 <ferror@plt+0xcca8>
  40f338:	cmp	w0, #0x0
  40f33c:	b.eq	40f438 <ferror@plt+0xccd8>  // b.none
  40f340:	cmp	w0, #0x2d
  40f344:	b.ne	40f408 <ferror@plt+0xcca8>  // b.any
  40f348:	ldr	x1, [sp, #16]
  40f34c:	ldr	x0, [sp, #40]
  40f350:	add	x0, x1, x0
  40f354:	mov	w1, #0x5f                  	// #95
  40f358:	strb	w1, [x0]
  40f35c:	b	40f41c <ferror@plt+0xccbc>
  40f360:	mov	w0, #0xffffffea            	// #-22
  40f364:	b	40f468 <ferror@plt+0xcd08>
  40f368:	ldr	x1, [sp, #24]
  40f36c:	ldr	x0, [sp, #40]
  40f370:	add	x1, x1, x0
  40f374:	ldr	x2, [sp, #16]
  40f378:	ldr	x0, [sp, #40]
  40f37c:	add	x0, x2, x0
  40f380:	ldrb	w1, [x1]
  40f384:	strb	w1, [x0]
  40f388:	ldr	x0, [sp, #40]
  40f38c:	add	x0, x0, #0x1
  40f390:	str	x0, [sp, #40]
  40f394:	ldr	x1, [sp, #24]
  40f398:	ldr	x0, [sp, #40]
  40f39c:	add	x0, x1, x0
  40f3a0:	ldrb	w0, [x0]
  40f3a4:	cmp	w0, #0x5d
  40f3a8:	b.eq	40f3c4 <ferror@plt+0xcc64>  // b.none
  40f3ac:	ldr	x1, [sp, #24]
  40f3b0:	ldr	x0, [sp, #40]
  40f3b4:	add	x0, x1, x0
  40f3b8:	ldrb	w0, [x0]
  40f3bc:	cmp	w0, #0x0
  40f3c0:	b.ne	40f368 <ferror@plt+0xcc08>  // b.any
  40f3c4:	ldr	x1, [sp, #24]
  40f3c8:	ldr	x0, [sp, #40]
  40f3cc:	add	x0, x1, x0
  40f3d0:	ldrb	w0, [x0]
  40f3d4:	cmp	w0, #0x5d
  40f3d8:	b.eq	40f3e4 <ferror@plt+0xcc84>  // b.none
  40f3dc:	mov	w0, #0xffffffea            	// #-22
  40f3e0:	b	40f468 <ferror@plt+0xcd08>
  40f3e4:	ldr	x1, [sp, #24]
  40f3e8:	ldr	x0, [sp, #40]
  40f3ec:	add	x1, x1, x0
  40f3f0:	ldr	x2, [sp, #16]
  40f3f4:	ldr	x0, [sp, #40]
  40f3f8:	add	x0, x2, x0
  40f3fc:	ldrb	w1, [x1]
  40f400:	strb	w1, [x0]
  40f404:	b	40f41c <ferror@plt+0xccbc>
  40f408:	ldr	x1, [sp, #16]
  40f40c:	ldr	x0, [sp, #40]
  40f410:	add	x0, x1, x0
  40f414:	ldrb	w1, [sp, #39]
  40f418:	strb	w1, [x0]
  40f41c:	ldr	x0, [sp, #40]
  40f420:	add	x0, x0, #0x1
  40f424:	str	x0, [sp, #40]
  40f428:	ldr	x0, [sp, #40]
  40f42c:	cmp	x0, #0xffe
  40f430:	b.ls	40f300 <ferror@plt+0xcba0>  // b.plast
  40f434:	b	40f43c <ferror@plt+0xccdc>
  40f438:	nop
  40f43c:	ldr	x1, [sp, #16]
  40f440:	ldr	x0, [sp, #40]
  40f444:	add	x0, x1, x0
  40f448:	strb	wzr, [x0]
  40f44c:	ldr	x0, [sp, #8]
  40f450:	cmp	x0, #0x0
  40f454:	b.eq	40f464 <ferror@plt+0xcd04>  // b.none
  40f458:	ldr	x0, [sp, #8]
  40f45c:	ldr	x1, [sp, #40]
  40f460:	str	x1, [x0]
  40f464:	mov	w0, #0x0                   	// #0
  40f468:	add	sp, sp, #0x30
  40f46c:	ret
  40f470:	stp	x29, x30, [sp, #-48]!
  40f474:	mov	x29, sp
  40f478:	str	x0, [sp, #24]
  40f47c:	ldr	x0, [sp, #24]
  40f480:	cmp	x0, #0x0
  40f484:	b.ne	40f490 <ferror@plt+0xcd30>  // b.any
  40f488:	mov	w0, #0xffffffea            	// #-22
  40f48c:	b	40f564 <ferror@plt+0xce04>
  40f490:	str	wzr, [sp, #44]
  40f494:	b	40f548 <ferror@plt+0xcde8>
  40f498:	ldr	w0, [sp, #44]
  40f49c:	ldr	x1, [sp, #24]
  40f4a0:	add	x0, x1, x0
  40f4a4:	ldrb	w0, [x0]
  40f4a8:	cmp	w0, #0x5d
  40f4ac:	b.eq	40f4e4 <ferror@plt+0xcd84>  // b.none
  40f4b0:	cmp	w0, #0x5d
  40f4b4:	b.gt	40f53c <ferror@plt+0xcddc>
  40f4b8:	cmp	w0, #0x2d
  40f4bc:	b.eq	40f4cc <ferror@plt+0xcd6c>  // b.none
  40f4c0:	cmp	w0, #0x5b
  40f4c4:	b.eq	40f4ec <ferror@plt+0xcd8c>  // b.none
  40f4c8:	b	40f53c <ferror@plt+0xcddc>
  40f4cc:	ldr	w0, [sp, #44]
  40f4d0:	ldr	x1, [sp, #24]
  40f4d4:	add	x0, x1, x0
  40f4d8:	mov	w1, #0x5f                  	// #95
  40f4dc:	strb	w1, [x0]
  40f4e0:	b	40f53c <ferror@plt+0xcddc>
  40f4e4:	mov	w0, #0xffffffea            	// #-22
  40f4e8:	b	40f564 <ferror@plt+0xce04>
  40f4ec:	ldr	w0, [sp, #44]
  40f4f0:	ldr	x1, [sp, #24]
  40f4f4:	add	x2, x1, x0
  40f4f8:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40f4fc:	add	x1, x0, #0xd38
  40f500:	mov	x0, x2
  40f504:	bl	402660 <strcspn@plt>
  40f508:	mov	w1, w0
  40f50c:	ldr	w0, [sp, #44]
  40f510:	add	w0, w0, w1
  40f514:	str	w0, [sp, #44]
  40f518:	ldr	w0, [sp, #44]
  40f51c:	ldr	x1, [sp, #24]
  40f520:	add	x0, x1, x0
  40f524:	ldrb	w0, [x0]
  40f528:	cmp	w0, #0x0
  40f52c:	b.ne	40f538 <ferror@plt+0xcdd8>  // b.any
  40f530:	mov	w0, #0xffffffea            	// #-22
  40f534:	b	40f564 <ferror@plt+0xce04>
  40f538:	nop
  40f53c:	ldr	w0, [sp, #44]
  40f540:	add	w0, w0, #0x1
  40f544:	str	w0, [sp, #44]
  40f548:	ldr	w0, [sp, #44]
  40f54c:	ldr	x1, [sp, #24]
  40f550:	add	x0, x1, x0
  40f554:	ldrb	w0, [x0]
  40f558:	cmp	w0, #0x0
  40f55c:	b.ne	40f498 <ferror@plt+0xcd38>  // b.any
  40f560:	mov	w0, #0x0                   	// #0
  40f564:	ldp	x29, x30, [sp], #48
  40f568:	ret
  40f56c:	sub	sp, sp, #0x30
  40f570:	str	x0, [sp, #24]
  40f574:	str	x1, [sp, #16]
  40f578:	str	x2, [sp, #8]
  40f57c:	str	xzr, [sp, #40]
  40f580:	b	40f5f4 <ferror@plt+0xce94>
  40f584:	ldr	x1, [sp, #24]
  40f588:	ldr	x0, [sp, #40]
  40f58c:	add	x0, x1, x0
  40f590:	ldrb	w0, [x0]
  40f594:	strb	w0, [sp, #39]
  40f598:	ldrb	w0, [sp, #39]
  40f59c:	cmp	w0, #0x2d
  40f5a0:	b.ne	40f5bc <ferror@plt+0xce5c>  // b.any
  40f5a4:	ldr	x1, [sp, #16]
  40f5a8:	ldr	x0, [sp, #40]
  40f5ac:	add	x0, x1, x0
  40f5b0:	mov	w1, #0x5f                  	// #95
  40f5b4:	strb	w1, [x0]
  40f5b8:	b	40f5e8 <ferror@plt+0xce88>
  40f5bc:	ldrb	w0, [sp, #39]
  40f5c0:	cmp	w0, #0x0
  40f5c4:	b.eq	40f600 <ferror@plt+0xcea0>  // b.none
  40f5c8:	ldrb	w0, [sp, #39]
  40f5cc:	cmp	w0, #0x2e
  40f5d0:	b.eq	40f600 <ferror@plt+0xcea0>  // b.none
  40f5d4:	ldr	x1, [sp, #16]
  40f5d8:	ldr	x0, [sp, #40]
  40f5dc:	add	x0, x1, x0
  40f5e0:	ldrb	w1, [sp, #39]
  40f5e4:	strb	w1, [x0]
  40f5e8:	ldr	x0, [sp, #40]
  40f5ec:	add	x0, x0, #0x1
  40f5f0:	str	x0, [sp, #40]
  40f5f4:	ldr	x0, [sp, #40]
  40f5f8:	cmp	x0, #0xffe
  40f5fc:	b.ls	40f584 <ferror@plt+0xce24>  // b.plast
  40f600:	ldr	x1, [sp, #16]
  40f604:	ldr	x0, [sp, #40]
  40f608:	add	x0, x1, x0
  40f60c:	strb	wzr, [x0]
  40f610:	ldr	x0, [sp, #8]
  40f614:	cmp	x0, #0x0
  40f618:	b.eq	40f628 <ferror@plt+0xcec8>  // b.none
  40f61c:	ldr	x0, [sp, #8]
  40f620:	ldr	x1, [sp, #40]
  40f624:	str	x1, [x0]
  40f628:	ldr	x0, [sp, #16]
  40f62c:	add	sp, sp, #0x30
  40f630:	ret
  40f634:	stp	x29, x30, [sp, #-64]!
  40f638:	mov	x29, sp
  40f63c:	str	x0, [sp, #40]
  40f640:	str	x1, [sp, #32]
  40f644:	str	x2, [sp, #24]
  40f648:	ldr	x0, [sp, #40]
  40f64c:	bl	4024b0 <basename@plt>
  40f650:	str	x0, [sp, #56]
  40f654:	ldr	x0, [sp, #56]
  40f658:	cmp	x0, #0x0
  40f65c:	b.eq	40f670 <ferror@plt+0xcf10>  // b.none
  40f660:	ldr	x0, [sp, #56]
  40f664:	ldrb	w0, [x0]
  40f668:	cmp	w0, #0x0
  40f66c:	b.ne	40f678 <ferror@plt+0xcf18>  // b.any
  40f670:	mov	x0, #0x0                   	// #0
  40f674:	b	40f688 <ferror@plt+0xcf28>
  40f678:	ldr	x2, [sp, #24]
  40f67c:	ldr	x1, [sp, #32]
  40f680:	ldr	x0, [sp, #56]
  40f684:	bl	40f56c <ferror@plt+0xce0c>
  40f688:	ldp	x29, x30, [sp], #64
  40f68c:	ret
  40f690:	stp	x29, x30, [sp, #-48]!
  40f694:	mov	x29, sp
  40f698:	str	x0, [sp, #24]
  40f69c:	str	x1, [sp, #16]
  40f6a0:	adrp	x0, 439000 <ferror@plt+0x368a0>
  40f6a4:	add	x0, x0, #0xca8
  40f6a8:	str	x0, [sp, #40]
  40f6ac:	b	40f710 <ferror@plt+0xcfb0>
  40f6b0:	ldr	x0, [sp, #40]
  40f6b4:	ldr	x0, [x0, #8]
  40f6b8:	ldr	x1, [sp, #16]
  40f6bc:	cmp	x1, x0
  40f6c0:	b.ls	40f700 <ferror@plt+0xcfa0>  // b.plast
  40f6c4:	ldr	x0, [sp, #40]
  40f6c8:	ldr	x0, [x0, #8]
  40f6cc:	ldr	x1, [sp, #16]
  40f6d0:	sub	x0, x1, x0
  40f6d4:	ldr	x1, [sp, #24]
  40f6d8:	add	x2, x1, x0
  40f6dc:	ldr	x0, [sp, #40]
  40f6e0:	ldr	x0, [x0]
  40f6e4:	mov	x1, x0
  40f6e8:	mov	x0, x2
  40f6ec:	bl	4024a0 <strcmp@plt>
  40f6f0:	cmp	w0, #0x0
  40f6f4:	b.ne	40f704 <ferror@plt+0xcfa4>  // b.any
  40f6f8:	mov	w0, #0x1                   	// #1
  40f6fc:	b	40f724 <ferror@plt+0xcfc4>
  40f700:	nop
  40f704:	ldr	x0, [sp, #40]
  40f708:	add	x0, x0, #0x10
  40f70c:	str	x0, [sp, #40]
  40f710:	ldr	x0, [sp, #40]
  40f714:	ldr	x0, [x0]
  40f718:	cmp	x0, #0x0
  40f71c:	b.ne	40f6b0 <ferror@plt+0xcf50>  // b.any
  40f720:	mov	w0, #0x0                   	// #0
  40f724:	ldp	x29, x30, [sp], #48
  40f728:	ret
  40f72c:	stp	x29, x30, [sp, #-80]!
  40f730:	mov	x29, sp
  40f734:	str	w0, [sp, #44]
  40f738:	str	x1, [sp, #32]
  40f73c:	str	x2, [sp, #24]
  40f740:	ldr	x0, [sp, #24]
  40f744:	sub	x0, x0, #0x1
  40f748:	str	x0, [sp, #72]
  40f74c:	str	xzr, [sp, #64]
  40f750:	ldr	x1, [sp, #32]
  40f754:	ldr	x0, [sp, #64]
  40f758:	add	x0, x1, x0
  40f75c:	ldr	x2, [sp, #72]
  40f760:	mov	x1, x0
  40f764:	ldr	w0, [sp, #44]
  40f768:	bl	4025f0 <read@plt>
  40f76c:	str	x0, [sp, #56]
  40f770:	ldr	x0, [sp, #56]
  40f774:	cmp	x0, #0x0
  40f778:	b.eq	40f7f4 <ferror@plt+0xd094>  // b.none
  40f77c:	ldr	x0, [sp, #56]
  40f780:	cmp	x0, #0x0
  40f784:	b.le	40f7ac <ferror@plt+0xd04c>
  40f788:	ldr	x0, [sp, #56]
  40f78c:	ldr	x1, [sp, #72]
  40f790:	sub	x0, x1, x0
  40f794:	str	x0, [sp, #72]
  40f798:	ldr	x0, [sp, #56]
  40f79c:	ldr	x1, [sp, #64]
  40f7a0:	add	x0, x1, x0
  40f7a4:	str	x0, [sp, #64]
  40f7a8:	b	40f7e4 <ferror@plt+0xd084>
  40f7ac:	bl	4026b0 <__errno_location@plt>
  40f7b0:	ldr	w0, [x0]
  40f7b4:	cmp	w0, #0xb
  40f7b8:	b.eq	40f7e0 <ferror@plt+0xd080>  // b.none
  40f7bc:	bl	4026b0 <__errno_location@plt>
  40f7c0:	ldr	w0, [x0]
  40f7c4:	cmp	w0, #0x4
  40f7c8:	b.eq	40f7e0 <ferror@plt+0xd080>  // b.none
  40f7cc:	bl	4026b0 <__errno_location@plt>
  40f7d0:	ldr	w0, [x0]
  40f7d4:	neg	w0, w0
  40f7d8:	sxtw	x0, w0
  40f7dc:	b	40f80c <ferror@plt+0xd0ac>
  40f7e0:	nop
  40f7e4:	ldr	x0, [sp, #72]
  40f7e8:	cmp	x0, #0x0
  40f7ec:	b.ne	40f750 <ferror@plt+0xcff0>  // b.any
  40f7f0:	b	40f7f8 <ferror@plt+0xd098>
  40f7f4:	nop
  40f7f8:	ldr	x1, [sp, #32]
  40f7fc:	ldr	x0, [sp, #64]
  40f800:	add	x0, x1, x0
  40f804:	strb	wzr, [x0]
  40f808:	ldr	x0, [sp, #64]
  40f80c:	ldp	x29, x30, [sp], #80
  40f810:	ret
  40f814:	stp	x29, x30, [sp, #-80]!
  40f818:	mov	x29, sp
  40f81c:	str	w0, [sp, #44]
  40f820:	str	x1, [sp, #32]
  40f824:	str	x2, [sp, #24]
  40f828:	ldr	x0, [sp, #24]
  40f82c:	str	x0, [sp, #72]
  40f830:	str	xzr, [sp, #64]
  40f834:	ldr	x1, [sp, #32]
  40f838:	ldr	x0, [sp, #64]
  40f83c:	add	x0, x1, x0
  40f840:	ldr	x2, [sp, #72]
  40f844:	mov	x1, x0
  40f848:	ldr	w0, [sp, #44]
  40f84c:	bl	402400 <write@plt>
  40f850:	str	x0, [sp, #56]
  40f854:	ldr	x0, [sp, #56]
  40f858:	cmp	x0, #0x0
  40f85c:	b.eq	40f8d8 <ferror@plt+0xd178>  // b.none
  40f860:	ldr	x0, [sp, #56]
  40f864:	cmp	x0, #0x0
  40f868:	b.le	40f890 <ferror@plt+0xd130>
  40f86c:	ldr	x0, [sp, #56]
  40f870:	ldr	x1, [sp, #72]
  40f874:	sub	x0, x1, x0
  40f878:	str	x0, [sp, #72]
  40f87c:	ldr	x0, [sp, #56]
  40f880:	ldr	x1, [sp, #64]
  40f884:	add	x0, x1, x0
  40f888:	str	x0, [sp, #64]
  40f88c:	b	40f8c8 <ferror@plt+0xd168>
  40f890:	bl	4026b0 <__errno_location@plt>
  40f894:	ldr	w0, [x0]
  40f898:	cmp	w0, #0xb
  40f89c:	b.eq	40f8c4 <ferror@plt+0xd164>  // b.none
  40f8a0:	bl	4026b0 <__errno_location@plt>
  40f8a4:	ldr	w0, [x0]
  40f8a8:	cmp	w0, #0x4
  40f8ac:	b.eq	40f8c4 <ferror@plt+0xd164>  // b.none
  40f8b0:	bl	4026b0 <__errno_location@plt>
  40f8b4:	ldr	w0, [x0]
  40f8b8:	neg	w0, w0
  40f8bc:	sxtw	x0, w0
  40f8c0:	b	40f8e0 <ferror@plt+0xd180>
  40f8c4:	nop
  40f8c8:	ldr	x0, [sp, #72]
  40f8cc:	cmp	x0, #0x0
  40f8d0:	b.ne	40f834 <ferror@plt+0xd0d4>  // b.any
  40f8d4:	b	40f8dc <ferror@plt+0xd17c>
  40f8d8:	nop
  40f8dc:	ldr	x0, [sp, #64]
  40f8e0:	ldp	x29, x30, [sp], #80
  40f8e4:	ret
  40f8e8:	stp	x29, x30, [sp, #-96]!
  40f8ec:	mov	x29, sp
  40f8f0:	str	w0, [sp, #28]
  40f8f4:	str	x1, [sp, #16]
  40f8f8:	str	w2, [sp, #24]
  40f8fc:	ldr	x0, [sp, #16]
  40f900:	str	xzr, [x0]
  40f904:	add	x0, sp, #0x30
  40f908:	mov	x2, #0x20                  	// #32
  40f90c:	mov	x1, x0
  40f910:	ldr	w0, [sp, #28]
  40f914:	bl	40f72c <ferror@plt+0xcfcc>
  40f918:	str	w0, [sp, #92]
  40f91c:	ldr	w0, [sp, #92]
  40f920:	cmp	w0, #0x0
  40f924:	b.ge	40f930 <ferror@plt+0xd1d0>  // b.tcont
  40f928:	ldr	w0, [sp, #92]
  40f92c:	b	40f9a0 <ferror@plt+0xd240>
  40f930:	bl	4026b0 <__errno_location@plt>
  40f934:	str	wzr, [x0]
  40f938:	add	x1, sp, #0x28
  40f93c:	add	x0, sp, #0x30
  40f940:	ldr	w2, [sp, #24]
  40f944:	bl	4024e0 <strtol@plt>
  40f948:	str	x0, [sp, #80]
  40f94c:	ldr	x1, [sp, #40]
  40f950:	add	x0, sp, #0x30
  40f954:	cmp	x1, x0
  40f958:	b.eq	40f988 <ferror@plt+0xd228>  // b.none
  40f95c:	bl	4024c0 <__ctype_b_loc@plt>
  40f960:	ldr	x1, [x0]
  40f964:	ldr	x0, [sp, #40]
  40f968:	ldrb	w0, [x0]
  40f96c:	and	x0, x0, #0xff
  40f970:	lsl	x0, x0, #1
  40f974:	add	x0, x1, x0
  40f978:	ldrh	w0, [x0]
  40f97c:	and	w0, w0, #0x2000
  40f980:	cmp	w0, #0x0
  40f984:	b.ne	40f990 <ferror@plt+0xd230>  // b.any
  40f988:	mov	w0, #0xffffffea            	// #-22
  40f98c:	b	40f9a0 <ferror@plt+0xd240>
  40f990:	ldr	x0, [sp, #16]
  40f994:	ldr	x1, [sp, #80]
  40f998:	str	x1, [x0]
  40f99c:	mov	w0, #0x0                   	// #0
  40f9a0:	ldp	x29, x30, [sp], #96
  40f9a4:	ret
  40f9a8:	stp	x29, x30, [sp, #-96]!
  40f9ac:	mov	x29, sp
  40f9b0:	str	x19, [sp, #16]
  40f9b4:	str	x0, [sp, #40]
  40f9b8:	str	x1, [sp, #32]
  40f9bc:	mov	w0, #0x100                 	// #256
  40f9c0:	str	w0, [sp, #92]
  40f9c4:	str	wzr, [sp, #88]
  40f9c8:	str	wzr, [sp, #84]
  40f9cc:	ldrsw	x0, [sp, #92]
  40f9d0:	bl	4022b0 <malloc@plt>
  40f9d4:	str	x0, [sp, #56]
  40f9d8:	ldr	x0, [sp, #56]
  40f9dc:	cmp	x0, #0x0
  40f9e0:	b.ne	40f9ec <ferror@plt+0xd28c>  // b.any
  40f9e4:	mov	x19, #0x0                   	// #0
  40f9e8:	b	40fb2c <ferror@plt+0xd3cc>
  40f9ec:	ldr	x0, [sp, #40]
  40f9f0:	bl	402390 <getc_unlocked@plt>
  40f9f4:	str	w0, [sp, #80]
  40f9f8:	ldr	w0, [sp, #80]
  40f9fc:	cmp	w0, #0x5c
  40fa00:	b.eq	40fa94 <ferror@plt+0xd334>  // b.none
  40fa04:	ldr	w0, [sp, #80]
  40fa08:	cmp	w0, #0x5c
  40fa0c:	b.gt	40fabc <ferror@plt+0xd35c>
  40fa10:	ldr	w0, [sp, #80]
  40fa14:	cmn	w0, #0x1
  40fa18:	b.eq	40fa2c <ferror@plt+0xd2cc>  // b.none
  40fa1c:	ldr	w0, [sp, #80]
  40fa20:	cmp	w0, #0xa
  40fa24:	b.eq	40fa40 <ferror@plt+0xd2e0>  // b.none
  40fa28:	b	40fabc <ferror@plt+0xd35c>
  40fa2c:	ldr	w0, [sp, #88]
  40fa30:	cmp	w0, #0x0
  40fa34:	b.ne	40fa40 <ferror@plt+0xd2e0>  // b.any
  40fa38:	mov	x19, #0x0                   	// #0
  40fa3c:	b	40fb2c <ferror@plt+0xd3cc>
  40fa40:	ldr	w0, [sp, #84]
  40fa44:	add	w0, w0, #0x1
  40fa48:	str	w0, [sp, #84]
  40fa4c:	ldr	x0, [sp, #56]
  40fa50:	str	x0, [sp, #72]
  40fa54:	ldrsw	x0, [sp, #88]
  40fa58:	ldr	x1, [sp, #72]
  40fa5c:	add	x0, x1, x0
  40fa60:	strb	wzr, [x0]
  40fa64:	str	xzr, [sp, #56]
  40fa68:	ldr	x0, [sp, #32]
  40fa6c:	cmp	x0, #0x0
  40fa70:	b.eq	40fa8c <ferror@plt+0xd32c>  // b.none
  40fa74:	ldr	x0, [sp, #32]
  40fa78:	ldr	w1, [x0]
  40fa7c:	ldr	w0, [sp, #84]
  40fa80:	add	w1, w1, w0
  40fa84:	ldr	x0, [sp, #32]
  40fa88:	str	w1, [x0]
  40fa8c:	ldr	x19, [sp, #72]
  40fa90:	b	40fb2c <ferror@plt+0xd3cc>
  40fa94:	ldr	x0, [sp, #40]
  40fa98:	bl	402390 <getc_unlocked@plt>
  40fa9c:	str	w0, [sp, #80]
  40faa0:	ldr	w0, [sp, #80]
  40faa4:	cmp	w0, #0xa
  40faa8:	b.ne	40fabc <ferror@plt+0xd35c>  // b.any
  40faac:	ldr	w0, [sp, #84]
  40fab0:	add	w0, w0, #0x1
  40fab4:	str	w0, [sp, #84]
  40fab8:	b	40fb28 <ferror@plt+0xd3c8>
  40fabc:	ldr	x1, [sp, #56]
  40fac0:	ldr	w0, [sp, #88]
  40fac4:	add	w2, w0, #0x1
  40fac8:	str	w2, [sp, #88]
  40facc:	sxtw	x0, w0
  40fad0:	add	x0, x1, x0
  40fad4:	ldr	w1, [sp, #80]
  40fad8:	and	w1, w1, #0xff
  40fadc:	strb	w1, [x0]
  40fae0:	ldr	w1, [sp, #88]
  40fae4:	ldr	w0, [sp, #92]
  40fae8:	cmp	w1, w0
  40faec:	b.ne	40f9ec <ferror@plt+0xd28c>  // b.any
  40faf0:	ldr	w0, [sp, #92]
  40faf4:	lsl	w0, w0, #1
  40faf8:	str	w0, [sp, #92]
  40fafc:	ldr	x0, [sp, #56]
  40fb00:	ldrsw	x1, [sp, #92]
  40fb04:	bl	402350 <realloc@plt>
  40fb08:	str	x0, [sp, #64]
  40fb0c:	ldr	x0, [sp, #64]
  40fb10:	cmp	x0, #0x0
  40fb14:	b.ne	40fb20 <ferror@plt+0xd3c0>  // b.any
  40fb18:	mov	x19, #0x0                   	// #0
  40fb1c:	b	40fb2c <ferror@plt+0xd3cc>
  40fb20:	ldr	x0, [sp, #64]
  40fb24:	str	x0, [sp, #56]
  40fb28:	b	40f9ec <ferror@plt+0xd28c>
  40fb2c:	add	x0, sp, #0x38
  40fb30:	bl	40f218 <ferror@plt+0xcab8>
  40fb34:	mov	x0, x19
  40fb38:	ldr	x19, [sp, #16]
  40fb3c:	ldp	x29, x30, [sp], #96
  40fb40:	ret
  40fb44:	stp	x29, x30, [sp, #-32]!
  40fb48:	mov	x29, sp
  40fb4c:	str	x0, [sp, #24]
  40fb50:	ldr	x0, [sp, #24]
  40fb54:	cmp	x0, #0x0
  40fb58:	b.ne	40fb7c <ferror@plt+0xd41c>  // b.any
  40fb5c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40fb60:	add	x3, x0, #0xd60
  40fb64:	mov	w2, #0x164                 	// #356
  40fb68:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40fb6c:	add	x1, x0, #0xd40
  40fb70:	adrp	x0, 423000 <ferror@plt+0x208a0>
  40fb74:	add	x0, x0, #0xd50
  40fb78:	bl	4026a0 <__assert_fail@plt>
  40fb7c:	ldr	x0, [sp, #24]
  40fb80:	ldrb	w0, [x0]
  40fb84:	cmp	w0, #0x2f
  40fb88:	cset	w0, eq  // eq = none
  40fb8c:	and	w0, w0, #0xff
  40fb90:	ldp	x29, x30, [sp], #32
  40fb94:	ret
  40fb98:	stp	x29, x30, [sp, #-80]!
  40fb9c:	mov	x29, sp
  40fba0:	str	x19, [sp, #16]
  40fba4:	str	x0, [sp, #40]
  40fba8:	str	xzr, [sp, #48]
  40fbac:	ldr	x0, [sp, #40]
  40fbb0:	bl	40fb44 <ferror@plt+0xd3e4>
  40fbb4:	and	w0, w0, #0xff
  40fbb8:	cmp	w0, #0x0
  40fbbc:	b.eq	40fbd0 <ferror@plt+0xd470>  // b.none
  40fbc0:	ldr	x0, [sp, #40]
  40fbc4:	bl	402370 <strdup@plt>
  40fbc8:	mov	x19, x0
  40fbcc:	b	40fc80 <ferror@plt+0xd520>
  40fbd0:	bl	4025e0 <get_current_dir_name@plt>
  40fbd4:	str	x0, [sp, #48]
  40fbd8:	ldr	x0, [sp, #48]
  40fbdc:	cmp	x0, #0x0
  40fbe0:	b.ne	40fbec <ferror@plt+0xd48c>  // b.any
  40fbe4:	mov	x19, #0x0                   	// #0
  40fbe8:	b	40fc80 <ferror@plt+0xd520>
  40fbec:	ldr	x0, [sp, #40]
  40fbf0:	bl	402110 <strlen@plt>
  40fbf4:	str	x0, [sp, #72]
  40fbf8:	ldr	x0, [sp, #48]
  40fbfc:	bl	402110 <strlen@plt>
  40fc00:	str	x0, [sp, #64]
  40fc04:	ldr	x2, [sp, #48]
  40fc08:	ldr	x1, [sp, #64]
  40fc0c:	ldr	x0, [sp, #72]
  40fc10:	add	x0, x1, x0
  40fc14:	add	x0, x0, #0x2
  40fc18:	mov	x1, x0
  40fc1c:	mov	x0, x2
  40fc20:	bl	402350 <realloc@plt>
  40fc24:	str	x0, [sp, #56]
  40fc28:	ldr	x0, [sp, #56]
  40fc2c:	cmp	x0, #0x0
  40fc30:	b.ne	40fc3c <ferror@plt+0xd4dc>  // b.any
  40fc34:	mov	x19, #0x0                   	// #0
  40fc38:	b	40fc80 <ferror@plt+0xd520>
  40fc3c:	str	xzr, [sp, #48]
  40fc40:	ldr	x1, [sp, #56]
  40fc44:	ldr	x0, [sp, #64]
  40fc48:	add	x0, x1, x0
  40fc4c:	mov	w1, #0x2f                  	// #47
  40fc50:	strb	w1, [x0]
  40fc54:	ldr	x0, [sp, #64]
  40fc58:	add	x0, x0, #0x1
  40fc5c:	ldr	x1, [sp, #56]
  40fc60:	add	x3, x1, x0
  40fc64:	ldr	x0, [sp, #72]
  40fc68:	add	x0, x0, #0x1
  40fc6c:	mov	x2, x0
  40fc70:	ldr	x1, [sp, #40]
  40fc74:	mov	x0, x3
  40fc78:	bl	4020d0 <memcpy@plt>
  40fc7c:	ldr	x19, [sp, #56]
  40fc80:	add	x0, sp, #0x30
  40fc84:	bl	40f218 <ferror@plt+0xcab8>
  40fc88:	mov	x0, x19
  40fc8c:	ldr	x19, [sp, #16]
  40fc90:	ldp	x29, x30, [sp], #80
  40fc94:	ret
  40fc98:	stp	x29, x30, [sp, #-160]!
  40fc9c:	mov	x29, sp
  40fca0:	str	x0, [sp, #24]
  40fca4:	add	x0, sp, #0x20
  40fca8:	mov	x1, x0
  40fcac:	ldr	x0, [sp, #24]
  40fcb0:	bl	41f4c0 <ferror@plt+0x1cd60>
  40fcb4:	cmp	w0, #0x0
  40fcb8:	b.lt	40fcd4 <ferror@plt+0xd574>  // b.tstop
  40fcbc:	ldr	w0, [sp, #48]
  40fcc0:	and	w0, w0, #0xf000
  40fcc4:	cmp	w0, #0x4, lsl #12
  40fcc8:	cset	w0, eq  // eq = none
  40fccc:	and	w0, w0, #0xff
  40fcd0:	b	40fce0 <ferror@plt+0xd580>
  40fcd4:	bl	4026b0 <__errno_location@plt>
  40fcd8:	ldr	w0, [x0]
  40fcdc:	neg	w0, w0
  40fce0:	ldp	x29, x30, [sp], #160
  40fce4:	ret
  40fce8:	stp	x29, x30, [sp, #-80]!
  40fcec:	mov	x29, sp
  40fcf0:	str	x0, [x29, #24]
  40fcf4:	str	w1, [x29, #20]
  40fcf8:	str	w2, [x29, #16]
  40fcfc:	ldr	x0, [x29, #24]
  40fd00:	str	x0, [x29, #64]
  40fd04:	ldrsw	x0, [x29, #20]
  40fd08:	mov	x1, x0
  40fd0c:	ldr	x0, [x29, #64]
  40fd10:	bl	402170 <strnlen@plt>
  40fd14:	str	x0, [x29, #56]
  40fd18:	ldr	x0, [x29, #56]
  40fd1c:	add	x0, x0, #0x1
  40fd20:	add	x0, x0, #0xf
  40fd24:	lsr	x0, x0, #4
  40fd28:	lsl	x0, x0, #4
  40fd2c:	sub	sp, sp, x0
  40fd30:	mov	x0, sp
  40fd34:	add	x0, x0, #0xf
  40fd38:	lsr	x0, x0, #4
  40fd3c:	lsl	x0, x0, #4
  40fd40:	str	x0, [x29, #48]
  40fd44:	ldr	x1, [x29, #48]
  40fd48:	ldr	x0, [x29, #56]
  40fd4c:	add	x0, x1, x0
  40fd50:	strb	wzr, [x0]
  40fd54:	ldr	x2, [x29, #56]
  40fd58:	ldr	x1, [x29, #64]
  40fd5c:	ldr	x0, [x29, #48]
  40fd60:	bl	4020d0 <memcpy@plt>
  40fd64:	str	x0, [x29, #40]
  40fd68:	ldrsw	x0, [x29, #20]
  40fd6c:	ldr	x1, [x29, #40]
  40fd70:	add	x0, x1, x0
  40fd74:	str	x0, [x29, #72]
  40fd78:	ldr	x0, [x29, #40]
  40fd7c:	bl	40fc98 <ferror@plt+0xd538>
  40fd80:	str	w0, [x29, #36]
  40fd84:	ldr	w0, [x29, #36]
  40fd88:	cmp	w0, #0x0
  40fd8c:	b.le	40fdd8 <ferror@plt+0xd678>
  40fd90:	ldr	x0, [x29, #72]
  40fd94:	bl	402110 <strlen@plt>
  40fd98:	mov	x1, x0
  40fd9c:	ldr	x0, [x29, #72]
  40fda0:	add	x0, x0, x1
  40fda4:	str	x0, [x29, #72]
  40fda8:	ldrsw	x0, [x29, #20]
  40fdac:	ldr	x1, [x29, #40]
  40fdb0:	add	x0, x1, x0
  40fdb4:	ldr	x1, [x29, #72]
  40fdb8:	cmp	x1, x0
  40fdbc:	b.ne	40fdc8 <ferror@plt+0xd668>  // b.any
  40fdc0:	mov	w0, #0x0                   	// #0
  40fdc4:	b	40fee8 <ferror@plt+0xd788>
  40fdc8:	ldr	x0, [x29, #72]
  40fdcc:	mov	w1, #0x2f                  	// #47
  40fdd0:	strb	w1, [x0]
  40fdd4:	b	40fe70 <ferror@plt+0xd710>
  40fdd8:	ldr	w0, [x29, #36]
  40fddc:	cmp	w0, #0x0
  40fde0:	b.ne	40fdec <ferror@plt+0xd68c>  // b.any
  40fde4:	mov	w0, #0xffffffec            	// #-20
  40fde8:	b	40fee8 <ferror@plt+0xd788>
  40fdec:	ldr	x1, [x29, #72]
  40fdf0:	ldr	x0, [x29, #40]
  40fdf4:	cmp	x1, x0
  40fdf8:	b.eq	40fe6c <ferror@plt+0xd70c>  // b.none
  40fdfc:	ldr	x0, [x29, #72]
  40fe00:	strb	wzr, [x0]
  40fe04:	b	40fe14 <ferror@plt+0xd6b4>
  40fe08:	ldr	x0, [x29, #72]
  40fe0c:	sub	x0, x0, #0x1
  40fe10:	str	x0, [x29, #72]
  40fe14:	ldr	x1, [x29, #72]
  40fe18:	ldr	x0, [x29, #40]
  40fe1c:	cmp	x1, x0
  40fe20:	b.ls	40fe44 <ferror@plt+0xd6e4>  // b.plast
  40fe24:	ldr	x0, [x29, #72]
  40fe28:	ldrb	w0, [x0]
  40fe2c:	cmp	w0, #0x2f
  40fe30:	b.ne	40fe08 <ferror@plt+0xd6a8>  // b.any
  40fe34:	b	40fe44 <ferror@plt+0xd6e4>
  40fe38:	ldr	x0, [x29, #72]
  40fe3c:	sub	x0, x0, #0x1
  40fe40:	str	x0, [x29, #72]
  40fe44:	ldr	x1, [x29, #72]
  40fe48:	ldr	x0, [x29, #40]
  40fe4c:	cmp	x1, x0
  40fe50:	b.ls	40fd78 <ferror@plt+0xd618>  // b.plast
  40fe54:	ldr	x0, [x29, #72]
  40fe58:	sub	x0, x0, #0x1
  40fe5c:	ldrb	w0, [x0]
  40fe60:	cmp	w0, #0x2f
  40fe64:	b.eq	40fe38 <ferror@plt+0xd6d8>  // b.none
  40fe68:	b	40fd78 <ferror@plt+0xd618>
  40fe6c:	nop
  40fe70:	b	40fecc <ferror@plt+0xd76c>
  40fe74:	ldr	w1, [x29, #16]
  40fe78:	ldr	x0, [x29, #40]
  40fe7c:	bl	402710 <mkdir@plt>
  40fe80:	cmp	w0, #0x0
  40fe84:	b.ge	40fea8 <ferror@plt+0xd748>  // b.tcont
  40fe88:	bl	4026b0 <__errno_location@plt>
  40fe8c:	ldr	w0, [x0]
  40fe90:	cmp	w0, #0x11
  40fe94:	b.eq	40fea8 <ferror@plt+0xd748>  // b.none
  40fe98:	bl	4026b0 <__errno_location@plt>
  40fe9c:	ldr	w0, [x0]
  40fea0:	neg	w0, w0
  40fea4:	b	40fee8 <ferror@plt+0xd788>
  40fea8:	ldr	x0, [x29, #72]
  40feac:	bl	402110 <strlen@plt>
  40feb0:	mov	x1, x0
  40feb4:	ldr	x0, [x29, #72]
  40feb8:	add	x0, x0, x1
  40febc:	str	x0, [x29, #72]
  40fec0:	ldr	x0, [x29, #72]
  40fec4:	mov	w1, #0x2f                  	// #47
  40fec8:	strb	w1, [x0]
  40fecc:	ldrsw	x0, [x29, #20]
  40fed0:	ldr	x1, [x29, #40]
  40fed4:	add	x0, x1, x0
  40fed8:	ldr	x1, [x29, #72]
  40fedc:	cmp	x1, x0
  40fee0:	b.cc	40fe74 <ferror@plt+0xd714>  // b.lo, b.ul, b.last
  40fee4:	mov	w0, #0x0                   	// #0
  40fee8:	mov	sp, x29
  40feec:	ldp	x29, x30, [sp], #80
  40fef0:	ret
  40fef4:	stp	x29, x30, [sp, #-48]!
  40fef8:	mov	x29, sp
  40fefc:	str	x0, [sp, #24]
  40ff00:	str	w1, [sp, #20]
  40ff04:	mov	w1, #0x2f                  	// #47
  40ff08:	ldr	x0, [sp, #24]
  40ff0c:	bl	4023d0 <strrchr@plt>
  40ff10:	str	x0, [sp, #40]
  40ff14:	ldr	x0, [sp, #40]
  40ff18:	cmp	x0, #0x0
  40ff1c:	b.ne	40ff28 <ferror@plt+0xd7c8>  // b.any
  40ff20:	mov	w0, #0x0                   	// #0
  40ff24:	b	40ff44 <ferror@plt+0xd7e4>
  40ff28:	ldr	x1, [sp, #40]
  40ff2c:	ldr	x0, [sp, #24]
  40ff30:	sub	x0, x1, x0
  40ff34:	ldr	w2, [sp, #20]
  40ff38:	mov	w1, w0
  40ff3c:	ldr	x0, [sp, #24]
  40ff40:	bl	40fce8 <ferror@plt+0xd588>
  40ff44:	ldp	x29, x30, [sp], #48
  40ff48:	ret
  40ff4c:	sub	sp, sp, #0x10
  40ff50:	str	x0, [sp, #8]
  40ff54:	ldr	x0, [sp, #8]
  40ff58:	ldr	x0, [x0]
  40ff5c:	mov	x1, x0
  40ff60:	mov	x0, #0x4240                	// #16960
  40ff64:	movk	x0, #0xf, lsl #16
  40ff68:	mul	x1, x1, x0
  40ff6c:	ldr	x0, [sp, #8]
  40ff70:	ldr	x0, [x0, #8]
  40ff74:	lsr	x2, x0, #3
  40ff78:	mov	x0, #0xf7cf                	// #63439
  40ff7c:	movk	x0, #0xe353, lsl #16
  40ff80:	movk	x0, #0x9ba5, lsl #32
  40ff84:	movk	x0, #0x20c4, lsl #48
  40ff88:	umulh	x0, x2, x0
  40ff8c:	lsr	x0, x0, #4
  40ff90:	add	x0, x1, x0
  40ff94:	add	sp, sp, #0x10
  40ff98:	ret
  40ff9c:	stp	x29, x30, [sp, #-32]!
  40ffa0:	mov	x29, sp
  40ffa4:	str	x0, [sp, #24]
  40ffa8:	ldr	x0, [sp, #24]
  40ffac:	add	x0, x0, #0x58
  40ffb0:	bl	40ff4c <ferror@plt+0xd7ec>
  40ffb4:	ldp	x29, x30, [sp], #32
  40ffb8:	ret
  40ffbc:	stp	x29, x30, [sp, #-32]!
  40ffc0:	mov	x29, sp
  40ffc4:	str	x0, [sp, #24]
  40ffc8:	ldr	x0, [sp, #24]
  40ffcc:	ldr	x0, [x0]
  40ffd0:	bl	402510 <free@plt>
  40ffd4:	nop
  40ffd8:	ldp	x29, x30, [sp], #32
  40ffdc:	ret
  40ffe0:	stp	x29, x30, [sp, #-272]!
  40ffe4:	mov	x29, sp
  40ffe8:	str	x0, [sp, #88]
  40ffec:	str	w1, [sp, #84]
  40fff0:	str	x2, [sp, #72]
  40fff4:	str	w3, [sp, #80]
  40fff8:	str	x4, [sp, #64]
  40fffc:	str	x5, [sp, #56]
  410000:	str	x6, [sp, #256]
  410004:	str	x7, [sp, #264]
  410008:	str	q0, [sp, #128]
  41000c:	str	q1, [sp, #144]
  410010:	str	q2, [sp, #160]
  410014:	str	q3, [sp, #176]
  410018:	str	q4, [sp, #192]
  41001c:	str	q5, [sp, #208]
  410020:	str	q6, [sp, #224]
  410024:	str	q7, [sp, #240]
  410028:	ldr	x0, [sp, #88]
  41002c:	ldr	x0, [x0, #8]
  410030:	cmp	x0, #0x0
  410034:	b.eq	4100b0 <ferror@plt+0xd950>  // b.none
  410038:	add	x0, sp, #0x110
  41003c:	str	x0, [sp, #96]
  410040:	add	x0, sp, #0x110
  410044:	str	x0, [sp, #104]
  410048:	add	x0, sp, #0x100
  41004c:	str	x0, [sp, #112]
  410050:	mov	w0, #0xfffffff0            	// #-16
  410054:	str	w0, [sp, #120]
  410058:	mov	w0, #0xffffff80            	// #-128
  41005c:	str	w0, [sp, #124]
  410060:	ldr	x0, [sp, #88]
  410064:	ldr	x7, [x0, #8]
  410068:	ldr	x0, [sp, #88]
  41006c:	ldr	x8, [x0, #16]
  410070:	add	x2, sp, #0x10
  410074:	add	x3, sp, #0x60
  410078:	ldp	x0, x1, [x3]
  41007c:	stp	x0, x1, [x2]
  410080:	ldp	x0, x1, [x3, #16]
  410084:	stp	x0, x1, [x2, #16]
  410088:	add	x0, sp, #0x10
  41008c:	mov	x6, x0
  410090:	ldr	x5, [sp, #56]
  410094:	ldr	x4, [sp, #64]
  410098:	ldr	w3, [sp, #80]
  41009c:	ldr	x2, [sp, #72]
  4100a0:	ldr	w1, [sp, #84]
  4100a4:	mov	x0, x8
  4100a8:	blr	x7
  4100ac:	b	4100b4 <ferror@plt+0xd954>
  4100b0:	nop
  4100b4:	ldp	x29, x30, [sp], #272
  4100b8:	ret
  4100bc:	stp	x29, x30, [sp, #-128]!
  4100c0:	mov	x29, sp
  4100c4:	str	x19, [sp, #16]
  4100c8:	str	x0, [sp, #104]
  4100cc:	str	w1, [sp, #100]
  4100d0:	str	x2, [sp, #88]
  4100d4:	str	w3, [sp, #96]
  4100d8:	str	x4, [sp, #80]
  4100dc:	str	x5, [sp, #72]
  4100e0:	mov	x19, x6
  4100e4:	ldr	x0, [sp, #104]
  4100e8:	str	x0, [sp, #120]
  4100ec:	ldr	x2, [sp, #80]
  4100f0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  4100f4:	add	x1, x0, #0xdf8
  4100f8:	ldr	x0, [sp, #120]
  4100fc:	bl	402720 <fprintf@plt>
  410100:	add	x2, sp, #0x20
  410104:	mov	x3, x19
  410108:	ldp	x0, x1, [x3]
  41010c:	stp	x0, x1, [x2]
  410110:	ldp	x0, x1, [x3, #16]
  410114:	stp	x0, x1, [x2, #16]
  410118:	add	x0, sp, #0x20
  41011c:	mov	x2, x0
  410120:	ldr	x1, [sp, #72]
  410124:	ldr	x0, [sp, #120]
  410128:	bl	402670 <vfprintf@plt>
  41012c:	nop
  410130:	ldr	x19, [sp, #16]
  410134:	ldp	x29, x30, [sp], #128
  410138:	ret
  41013c:	sub	sp, sp, #0x10
  410140:	str	x0, [sp, #8]
  410144:	ldr	x0, [sp, #8]
  410148:	ldr	x0, [x0, #32]
  41014c:	add	sp, sp, #0x10
  410150:	ret
  410154:	stp	x29, x30, [sp, #-48]!
  410158:	mov	x29, sp
  41015c:	str	x0, [sp, #24]
  410160:	add	x0, sp, #0x20
  410164:	mov	w2, #0xa                   	// #10
  410168:	mov	x1, x0
  41016c:	ldr	x0, [sp, #24]
  410170:	bl	4024e0 <strtol@plt>
  410174:	str	w0, [sp, #44]
  410178:	ldr	x0, [sp, #32]
  41017c:	ldrb	w0, [x0]
  410180:	cmp	w0, #0x0
  410184:	b.eq	4101b4 <ferror@plt+0xda54>  // b.none
  410188:	bl	4024c0 <__ctype_b_loc@plt>
  41018c:	ldr	x1, [x0]
  410190:	ldr	x0, [sp, #32]
  410194:	ldrb	w0, [x0]
  410198:	and	x0, x0, #0xff
  41019c:	lsl	x0, x0, #1
  4101a0:	add	x0, x1, x0
  4101a4:	ldrh	w0, [x0]
  4101a8:	and	w0, w0, #0x2000
  4101ac:	cmp	w0, #0x0
  4101b0:	b.eq	4101bc <ferror@plt+0xda5c>  // b.none
  4101b4:	ldr	w0, [sp, #44]
  4101b8:	b	41022c <ferror@plt+0xdacc>
  4101bc:	mov	x2, #0x3                   	// #3
  4101c0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  4101c4:	add	x1, x0, #0xe08
  4101c8:	ldr	x0, [sp, #24]
  4101cc:	bl	4022d0 <strncmp@plt>
  4101d0:	cmp	w0, #0x0
  4101d4:	b.ne	4101e0 <ferror@plt+0xda80>  // b.any
  4101d8:	mov	w0, #0x3                   	// #3
  4101dc:	b	41022c <ferror@plt+0xdacc>
  4101e0:	mov	x2, #0x4                   	// #4
  4101e4:	adrp	x0, 423000 <ferror@plt+0x208a0>
  4101e8:	add	x1, x0, #0xe10
  4101ec:	ldr	x0, [sp, #24]
  4101f0:	bl	4022d0 <strncmp@plt>
  4101f4:	cmp	w0, #0x0
  4101f8:	b.ne	410204 <ferror@plt+0xdaa4>  // b.any
  4101fc:	mov	w0, #0x6                   	// #6
  410200:	b	41022c <ferror@plt+0xdacc>
  410204:	mov	x2, #0x5                   	// #5
  410208:	adrp	x0, 423000 <ferror@plt+0x208a0>
  41020c:	add	x1, x0, #0xe18
  410210:	ldr	x0, [sp, #24]
  410214:	bl	4022d0 <strncmp@plt>
  410218:	cmp	w0, #0x0
  41021c:	b.ne	410228 <ferror@plt+0xdac8>  // b.any
  410220:	mov	w0, #0x7                   	// #7
  410224:	b	41022c <ferror@plt+0xdacc>
  410228:	mov	w0, #0x0                   	// #0
  41022c:	ldp	x29, x30, [sp], #48
  410230:	ret
  410234:	stp	x29, x30, [sp, #-432]!
  410238:	mov	x29, sp
  41023c:	str	x0, [sp, #24]
  410240:	ldr	x0, [sp, #24]
  410244:	cmp	x0, #0x0
  410248:	b.eq	410258 <ferror@plt+0xdaf8>  // b.none
  41024c:	ldr	x0, [sp, #24]
  410250:	bl	40fb98 <ferror@plt+0xd438>
  410254:	b	4102b4 <ferror@plt+0xdb54>
  410258:	add	x0, sp, #0x28
  41025c:	bl	4026c0 <uname@plt>
  410260:	cmp	w0, #0x0
  410264:	b.ge	410270 <ferror@plt+0xdb10>  // b.tcont
  410268:	mov	x0, #0x0                   	// #0
  41026c:	b	4102b4 <ferror@plt+0xdb54>
  410270:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  410274:	add	x0, x0, #0x450
  410278:	ldr	x1, [x0]
  41027c:	add	x0, sp, #0x28
  410280:	add	x0, x0, #0x82
  410284:	add	x4, sp, #0x20
  410288:	mov	x3, x0
  41028c:	mov	x2, x1
  410290:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410294:	add	x1, x0, #0xe30
  410298:	mov	x0, x4
  41029c:	bl	402230 <asprintf@plt>
  4102a0:	cmp	w0, #0x0
  4102a4:	b.ge	4102b0 <ferror@plt+0xdb50>  // b.tcont
  4102a8:	mov	x0, #0x0                   	// #0
  4102ac:	b	4102b4 <ferror@plt+0xdb54>
  4102b0:	ldr	x0, [sp, #32]
  4102b4:	ldp	x29, x30, [sp], #432
  4102b8:	ret
  4102bc:	stp	x29, x30, [sp, #-80]!
  4102c0:	mov	x29, sp
  4102c4:	str	x0, [sp, #24]
  4102c8:	str	x1, [sp, #16]
  4102cc:	mov	x1, #0x78                  	// #120
  4102d0:	mov	x0, #0x1                   	// #1
  4102d4:	bl	402320 <calloc@plt>
  4102d8:	str	x0, [sp, #72]
  4102dc:	ldr	x0, [sp, #72]
  4102e0:	cmp	x0, #0x0
  4102e4:	b.ne	4102f0 <ferror@plt+0xdb90>  // b.any
  4102e8:	mov	x0, #0x0                   	// #0
  4102ec:	b	4104dc <ferror@plt+0xdd7c>
  4102f0:	ldr	x0, [sp, #72]
  4102f4:	mov	w1, #0x1                   	// #1
  4102f8:	str	w1, [x0]
  4102fc:	ldr	x0, [sp, #72]
  410300:	adrp	x1, 410000 <ferror@plt+0xd8a0>
  410304:	add	x1, x1, #0xbc
  410308:	str	x1, [x0, #8]
  41030c:	adrp	x0, 439000 <ferror@plt+0x368a0>
  410310:	ldr	x0, [x0, #4056]
  410314:	ldr	x1, [x0]
  410318:	ldr	x0, [sp, #72]
  41031c:	str	x1, [x0, #16]
  410320:	ldr	x0, [sp, #72]
  410324:	mov	w1, #0x3                   	// #3
  410328:	str	w1, [x0, #4]
  41032c:	ldr	x0, [sp, #24]
  410330:	bl	410234 <ferror@plt+0xdad4>
  410334:	mov	x1, x0
  410338:	ldr	x0, [sp, #72]
  41033c:	str	x1, [x0, #32]
  410340:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410344:	add	x0, x0, #0xe38
  410348:	bl	402180 <secure_getenv@plt>
  41034c:	str	x0, [sp, #64]
  410350:	ldr	x0, [sp, #64]
  410354:	cmp	x0, #0x0
  410358:	b.eq	410370 <ferror@plt+0xdc10>  // b.none
  41035c:	ldr	x0, [sp, #64]
  410360:	bl	410154 <ferror@plt+0xd9f4>
  410364:	mov	w1, w0
  410368:	ldr	x0, [sp, #72]
  41036c:	bl	4106a8 <ferror@plt+0xdf48>
  410370:	ldr	x0, [sp, #16]
  410374:	cmp	x0, #0x0
  410378:	b.ne	410388 <ferror@plt+0xdc28>  // b.any
  41037c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  410380:	add	x0, x0, #0x430
  410384:	str	x0, [sp, #16]
  410388:	ldr	x0, [sp, #72]
  41038c:	add	x0, x0, #0x28
  410390:	ldr	x2, [sp, #16]
  410394:	mov	x1, x0
  410398:	ldr	x0, [sp, #72]
  41039c:	bl	413d6c <ferror@plt+0x1160c>
  4103a0:	str	w0, [sp, #60]
  4103a4:	ldr	w0, [sp, #60]
  4103a8:	cmp	w0, #0x0
  4103ac:	b.ge	4103ec <ferror@plt+0xdc8c>  // b.tcont
  4103b0:	ldr	x0, [sp, #72]
  4103b4:	bl	41067c <ferror@plt+0xdf1c>
  4103b8:	cmp	w0, #0x2
  4103bc:	b.le	4104ac <ferror@plt+0xdd4c>
  4103c0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  4103c4:	add	x5, x0, #0xe48
  4103c8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4103cc:	add	x4, x0, #0x148
  4103d0:	mov	w3, #0x114                 	// #276
  4103d4:	adrp	x0, 423000 <ferror@plt+0x208a0>
  4103d8:	add	x2, x0, #0xe68
  4103dc:	mov	w1, #0x3                   	// #3
  4103e0:	ldr	x0, [sp, #72]
  4103e4:	bl	40ffe0 <ferror@plt+0xd880>
  4103e8:	b	4104ac <ferror@plt+0xdd4c>
  4103ec:	mov	x1, #0x0                   	// #0
  4103f0:	mov	w0, #0x100                 	// #256
  4103f4:	bl	40e428 <ferror@plt+0xbcc8>
  4103f8:	mov	x1, x0
  4103fc:	ldr	x0, [sp, #72]
  410400:	str	x1, [x0, #48]
  410404:	ldr	x0, [sp, #72]
  410408:	ldr	x0, [x0, #48]
  41040c:	cmp	x0, #0x0
  410410:	b.ne	410450 <ferror@plt+0xdcf0>  // b.any
  410414:	ldr	x0, [sp, #72]
  410418:	bl	41067c <ferror@plt+0xdf1c>
  41041c:	cmp	w0, #0x2
  410420:	b.le	4104b4 <ferror@plt+0xdd54>
  410424:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410428:	add	x5, x0, #0xe80
  41042c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410430:	add	x4, x0, #0x148
  410434:	mov	w3, #0x11a                 	// #282
  410438:	adrp	x0, 423000 <ferror@plt+0x208a0>
  41043c:	add	x2, x0, #0xe68
  410440:	mov	w1, #0x3                   	// #3
  410444:	ldr	x0, [sp, #72]
  410448:	bl	40ffe0 <ferror@plt+0xd880>
  41044c:	b	4104b4 <ferror@plt+0xdd54>
  410450:	ldr	x0, [sp, #72]
  410454:	bl	41067c <ferror@plt+0xdf1c>
  410458:	cmp	w0, #0x5
  41045c:	b.le	41048c <ferror@plt+0xdd2c>
  410460:	ldr	x6, [sp, #72]
  410464:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410468:	add	x5, x0, #0xea0
  41046c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410470:	add	x4, x0, #0x148
  410474:	mov	w3, #0x11e                 	// #286
  410478:	adrp	x0, 423000 <ferror@plt+0x208a0>
  41047c:	add	x2, x0, #0xe68
  410480:	mov	w1, #0x6                   	// #6
  410484:	ldr	x0, [sp, #72]
  410488:	bl	40ffe0 <ferror@plt+0xd880>
  41048c:	ldr	x0, [sp, #72]
  410490:	str	x0, [sp, #48]
  410494:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410498:	add	x0, x0, #0xeb0
  41049c:	str	x0, [sp, #40]
  4104a0:	nop
  4104a4:	ldr	x0, [sp, #72]
  4104a8:	b	4104dc <ferror@plt+0xdd7c>
  4104ac:	nop
  4104b0:	b	4104b8 <ferror@plt+0xdd58>
  4104b4:	nop
  4104b8:	ldr	x0, [sp, #72]
  4104bc:	ldr	x0, [x0, #48]
  4104c0:	bl	402510 <free@plt>
  4104c4:	ldr	x0, [sp, #72]
  4104c8:	ldr	x0, [x0, #32]
  4104cc:	bl	402510 <free@plt>
  4104d0:	ldr	x0, [sp, #72]
  4104d4:	bl	402510 <free@plt>
  4104d8:	mov	x0, #0x0                   	// #0
  4104dc:	ldp	x29, x30, [sp], #80
  4104e0:	ret
  4104e4:	sub	sp, sp, #0x10
  4104e8:	str	x0, [sp, #8]
  4104ec:	ldr	x0, [sp, #8]
  4104f0:	cmp	x0, #0x0
  4104f4:	b.ne	410500 <ferror@plt+0xdda0>  // b.any
  4104f8:	mov	x0, #0x0                   	// #0
  4104fc:	b	410518 <ferror@plt+0xddb8>
  410500:	ldr	x0, [sp, #8]
  410504:	ldr	w0, [x0]
  410508:	add	w1, w0, #0x1
  41050c:	ldr	x0, [sp, #8]
  410510:	str	w1, [x0]
  410514:	ldr	x0, [sp, #8]
  410518:	add	sp, sp, #0x10
  41051c:	ret
  410520:	stp	x29, x30, [sp, #-32]!
  410524:	mov	x29, sp
  410528:	str	x0, [sp, #24]
  41052c:	ldr	x0, [sp, #24]
  410530:	cmp	x0, #0x0
  410534:	b.ne	410540 <ferror@plt+0xdde0>  // b.any
  410538:	mov	x0, #0x0                   	// #0
  41053c:	b	4105f0 <ferror@plt+0xde90>
  410540:	ldr	x0, [sp, #24]
  410544:	ldr	w0, [x0]
  410548:	sub	w1, w0, #0x1
  41054c:	ldr	x0, [sp, #24]
  410550:	str	w1, [x0]
  410554:	ldr	x0, [sp, #24]
  410558:	ldr	w0, [x0]
  41055c:	cmp	w0, #0x0
  410560:	b.le	41056c <ferror@plt+0xde0c>
  410564:	ldr	x0, [sp, #24]
  410568:	b	4105f0 <ferror@plt+0xde90>
  41056c:	ldr	x0, [sp, #24]
  410570:	bl	41067c <ferror@plt+0xdf1c>
  410574:	cmp	w0, #0x5
  410578:	b.le	4105a8 <ferror@plt+0xde48>
  41057c:	ldr	x6, [sp, #24]
  410580:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410584:	add	x5, x0, #0xec8
  410588:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41058c:	add	x4, x0, #0x158
  410590:	mov	w3, #0x14b                 	// #331
  410594:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410598:	add	x2, x0, #0xe68
  41059c:	mov	w1, #0x6                   	// #6
  4105a0:	ldr	x0, [sp, #24]
  4105a4:	bl	40ffe0 <ferror@plt+0xd880>
  4105a8:	ldr	x0, [sp, #24]
  4105ac:	bl	41161c <ferror@plt+0xeebc>
  4105b0:	ldr	x0, [sp, #24]
  4105b4:	ldr	x0, [x0, #48]
  4105b8:	bl	40e504 <ferror@plt+0xbda4>
  4105bc:	ldr	x0, [sp, #24]
  4105c0:	ldr	x0, [x0, #32]
  4105c4:	bl	402510 <free@plt>
  4105c8:	ldr	x0, [sp, #24]
  4105cc:	ldr	x0, [x0, #40]
  4105d0:	cmp	x0, #0x0
  4105d4:	b.eq	4105e4 <ferror@plt+0xde84>  // b.none
  4105d8:	ldr	x0, [sp, #24]
  4105dc:	ldr	x0, [x0, #40]
  4105e0:	bl	413758 <ferror@plt+0x10ff8>
  4105e4:	ldr	x0, [sp, #24]
  4105e8:	bl	402510 <free@plt>
  4105ec:	mov	x0, #0x0                   	// #0
  4105f0:	ldp	x29, x30, [sp], #32
  4105f4:	ret
  4105f8:	stp	x29, x30, [sp, #-48]!
  4105fc:	mov	x29, sp
  410600:	str	x0, [sp, #40]
  410604:	str	x1, [sp, #32]
  410608:	str	x2, [sp, #24]
  41060c:	ldr	x0, [sp, #40]
  410610:	cmp	x0, #0x0
  410614:	b.eq	410670 <ferror@plt+0xdf10>  // b.none
  410618:	ldr	x0, [sp, #40]
  41061c:	ldr	x1, [sp, #32]
  410620:	str	x1, [x0, #8]
  410624:	ldr	x0, [sp, #40]
  410628:	ldr	x1, [sp, #24]
  41062c:	str	x1, [x0, #16]
  410630:	ldr	x0, [sp, #40]
  410634:	bl	41067c <ferror@plt+0xdf1c>
  410638:	cmp	w0, #0x5
  41063c:	b.le	410674 <ferror@plt+0xdf14>
  410640:	ldr	x6, [sp, #32]
  410644:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410648:	add	x5, x0, #0xee0
  41064c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410650:	add	x4, x0, #0x168
  410654:	mov	w3, #0x16c                 	// #364
  410658:	adrp	x0, 423000 <ferror@plt+0x208a0>
  41065c:	add	x2, x0, #0xe68
  410660:	mov	w1, #0x6                   	// #6
  410664:	ldr	x0, [sp, #40]
  410668:	bl	40ffe0 <ferror@plt+0xd880>
  41066c:	b	410674 <ferror@plt+0xdf14>
  410670:	nop
  410674:	ldp	x29, x30, [sp], #48
  410678:	ret
  41067c:	sub	sp, sp, #0x10
  410680:	str	x0, [sp, #8]
  410684:	ldr	x0, [sp, #8]
  410688:	cmp	x0, #0x0
  41068c:	b.ne	410698 <ferror@plt+0xdf38>  // b.any
  410690:	mov	w0, #0xffffffff            	// #-1
  410694:	b	4106a0 <ferror@plt+0xdf40>
  410698:	ldr	x0, [sp, #8]
  41069c:	ldr	w0, [x0, #4]
  4106a0:	add	sp, sp, #0x10
  4106a4:	ret
  4106a8:	sub	sp, sp, #0x10
  4106ac:	str	x0, [sp, #8]
  4106b0:	str	w1, [sp, #4]
  4106b4:	ldr	x0, [sp, #8]
  4106b8:	cmp	x0, #0x0
  4106bc:	b.eq	4106d0 <ferror@plt+0xdf70>  // b.none
  4106c0:	ldr	x0, [sp, #8]
  4106c4:	ldr	w1, [sp, #4]
  4106c8:	str	w1, [x0, #4]
  4106cc:	b	4106d4 <ferror@plt+0xdf74>
  4106d0:	nop
  4106d4:	add	sp, sp, #0x10
  4106d8:	ret
  4106dc:	stp	x29, x30, [sp, #-64]!
  4106e0:	mov	x29, sp
  4106e4:	str	x0, [sp, #24]
  4106e8:	str	x1, [sp, #16]
  4106ec:	ldr	x0, [sp, #24]
  4106f0:	ldr	x0, [x0, #48]
  4106f4:	ldr	x1, [sp, #16]
  4106f8:	bl	40eca0 <ferror@plt+0xc540>
  4106fc:	str	x0, [sp, #56]
  410700:	ldr	x0, [sp, #24]
  410704:	str	x0, [sp, #48]
  410708:	adrp	x0, 423000 <ferror@plt+0x208a0>
  41070c:	add	x0, x0, #0xf08
  410710:	str	x0, [sp, #40]
  410714:	nop
  410718:	ldr	x0, [sp, #56]
  41071c:	ldp	x29, x30, [sp], #64
  410720:	ret
  410724:	stp	x29, x30, [sp, #-64]!
  410728:	mov	x29, sp
  41072c:	str	x0, [sp, #40]
  410730:	str	x1, [sp, #32]
  410734:	str	x2, [sp, #24]
  410738:	ldr	x0, [sp, #40]
  41073c:	str	x0, [sp, #56]
  410740:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410744:	add	x0, x0, #0xf28
  410748:	str	x0, [sp, #48]
  41074c:	nop
  410750:	ldr	x0, [sp, #40]
  410754:	ldr	x0, [x0, #48]
  410758:	ldr	x2, [sp, #32]
  41075c:	ldr	x1, [sp, #24]
  410760:	bl	40e868 <ferror@plt+0xc108>
  410764:	nop
  410768:	ldp	x29, x30, [sp], #64
  41076c:	ret
  410770:	stp	x29, x30, [sp, #-64]!
  410774:	mov	x29, sp
  410778:	str	x0, [sp, #40]
  41077c:	str	x1, [sp, #32]
  410780:	str	x2, [sp, #24]
  410784:	ldr	x0, [sp, #40]
  410788:	str	x0, [sp, #56]
  41078c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410790:	add	x0, x0, #0xf40
  410794:	str	x0, [sp, #48]
  410798:	nop
  41079c:	ldr	x0, [sp, #40]
  4107a0:	ldr	x0, [x0, #48]
  4107a4:	ldr	x1, [sp, #24]
  4107a8:	bl	40ed5c <ferror@plt+0xc5fc>
  4107ac:	nop
  4107b0:	ldp	x29, x30, [sp], #64
  4107b4:	ret
  4107b8:	mov	x12, #0x10a0                	// #4256
  4107bc:	sub	sp, sp, x12
  4107c0:	stp	x29, x30, [sp, #16]
  4107c4:	add	x29, sp, #0x10
  4107c8:	str	x19, [sp, #32]
  4107cc:	str	x0, [sp, #72]
  4107d0:	str	w1, [sp, #68]
  4107d4:	str	x2, [sp, #56]
  4107d8:	str	x3, [sp, #48]
  4107dc:	str	wzr, [sp, #4252]
  4107e0:	ldr	x1, [sp, #72]
  4107e4:	ldr	w0, [sp, #68]
  4107e8:	add	x0, x0, #0x6
  4107ec:	lsl	x0, x0, #3
  4107f0:	add	x0, x1, x0
  4107f4:	ldr	x0, [x0, #8]
  4107f8:	cmp	x0, #0x0
  4107fc:	b.eq	410840 <ferror@plt+0xe0e0>  // b.none
  410800:	ldr	x0, [sp, #72]
  410804:	str	x0, [sp, #4208]
  410808:	adrp	x0, 423000 <ferror@plt+0x208a0>
  41080c:	add	x0, x0, #0xf58
  410810:	str	x0, [sp, #4200]
  410814:	nop
  410818:	ldr	x1, [sp, #72]
  41081c:	ldr	w0, [sp, #68]
  410820:	add	x0, x0, #0x6
  410824:	lsl	x0, x0, #3
  410828:	add	x0, x1, x0
  41082c:	ldr	x0, [x0, #8]
  410830:	ldr	x1, [sp, #56]
  410834:	bl	4163dc <ferror@plt+0x13c7c>
  410838:	str	x0, [sp, #4240]
  41083c:	b	4108d0 <ferror@plt+0xe170>
  410840:	ldr	x0, [sp, #72]
  410844:	ldr	x2, [x0, #32]
  410848:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  41084c:	add	x1, x0, #0x3f0
  410850:	ldr	w0, [sp, #68]
  410854:	lsl	x0, x0, #4
  410858:	add	x0, x1, x0
  41085c:	ldr	x0, [x0]
  410860:	add	x5, sp, #0x50
  410864:	mov	x4, x0
  410868:	mov	x3, x2
  41086c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410870:	add	x2, x0, #0xf80
  410874:	mov	x1, #0x1000                	// #4096
  410878:	mov	x0, x5
  41087c:	bl	402260 <snprintf@plt>
  410880:	ldr	x0, [sp, #72]
  410884:	str	x0, [sp, #4192]
  410888:	adrp	x0, 423000 <ferror@plt+0x208a0>
  41088c:	add	x0, x0, #0xf90
  410890:	str	x0, [sp, #4184]
  410894:	nop
  410898:	add	x0, sp, #0x50
  41089c:	bl	414a54 <ferror@plt+0x122f4>
  4108a0:	str	x0, [sp, #4224]
  4108a4:	ldr	x0, [sp, #4224]
  4108a8:	cmp	x0, #0x0
  4108ac:	b.ne	4108b8 <ferror@plt+0xe158>  // b.any
  4108b0:	mov	w0, #0xffffffda            	// #-38
  4108b4:	b	4109e8 <ferror@plt+0xe288>
  4108b8:	ldr	x1, [sp, #56]
  4108bc:	ldr	x0, [sp, #4224]
  4108c0:	bl	4153f8 <ferror@plt+0x12c98>
  4108c4:	str	x0, [sp, #4240]
  4108c8:	ldr	x0, [sp, #4224]
  4108cc:	bl	414b38 <ferror@plt+0x123d8>
  4108d0:	ldr	x0, [sp, #4240]
  4108d4:	str	x0, [sp, #4232]
  4108d8:	b	4109a0 <ferror@plt+0xe240>
  4108dc:	ldr	x0, [sp, #4232]
  4108e0:	add	x0, x0, #0x10
  4108e4:	add	x1, sp, #0x1, lsl #12
  4108e8:	add	x1, x1, #0x50
  4108ec:	mov	x3, x1
  4108f0:	mov	x2, x0
  4108f4:	ldr	x1, [sp, #56]
  4108f8:	ldr	x0, [sp, #72]
  4108fc:	bl	416c50 <ferror@plt+0x144f0>
  410900:	str	w0, [sp, #4220]
  410904:	ldr	w0, [sp, #4220]
  410908:	cmp	w0, #0x0
  41090c:	b.ge	41096c <ferror@plt+0xe20c>  // b.tcont
  410910:	ldr	x0, [sp, #72]
  410914:	bl	41067c <ferror@plt+0xdf1c>
  410918:	cmp	w0, #0x2
  41091c:	b.le	4109bc <ferror@plt+0xe25c>
  410920:	ldr	x0, [sp, #4232]
  410924:	add	x19, x0, #0x10
  410928:	ldr	w0, [sp, #4220]
  41092c:	neg	w0, w0
  410930:	bl	4023a0 <strerror@plt>
  410934:	str	x0, [sp]
  410938:	mov	x7, x19
  41093c:	ldr	x6, [sp, #56]
  410940:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410944:	add	x5, x0, #0xfa8
  410948:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41094c:	add	x4, x0, #0x178
  410950:	mov	w3, #0x1ca                 	// #458
  410954:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410958:	add	x2, x0, #0xe68
  41095c:	mov	w1, #0x3                   	// #3
  410960:	ldr	x0, [sp, #72]
  410964:	bl	40ffe0 <ferror@plt+0xd880>
  410968:	b	4109c0 <ferror@plt+0xe260>
  41096c:	ldr	x0, [sp, #48]
  410970:	ldr	x0, [x0]
  410974:	ldr	x1, [sp, #4176]
  410978:	bl	411a48 <ferror@plt+0xf2e8>
  41097c:	mov	x1, x0
  410980:	ldr	x0, [sp, #48]
  410984:	str	x1, [x0]
  410988:	ldr	w0, [sp, #4252]
  41098c:	add	w0, w0, #0x1
  410990:	str	w0, [sp, #4252]
  410994:	ldr	x0, [sp, #4232]
  410998:	ldr	x0, [x0]
  41099c:	str	x0, [sp, #4232]
  4109a0:	ldr	x0, [sp, #4232]
  4109a4:	cmp	x0, #0x0
  4109a8:	b.ne	4108dc <ferror@plt+0xe17c>  // b.any
  4109ac:	ldr	x0, [sp, #4240]
  4109b0:	bl	4145d8 <ferror@plt+0x11e78>
  4109b4:	ldr	w0, [sp, #4252]
  4109b8:	b	4109e8 <ferror@plt+0xe288>
  4109bc:	nop
  4109c0:	ldr	x0, [sp, #48]
  4109c4:	ldr	x0, [x0]
  4109c8:	ldr	w1, [sp, #4252]
  4109cc:	bl	411cdc <ferror@plt+0xf57c>
  4109d0:	mov	x1, x0
  4109d4:	ldr	x0, [sp, #48]
  4109d8:	str	x1, [x0]
  4109dc:	ldr	x0, [sp, #4240]
  4109e0:	bl	4145d8 <ferror@plt+0x11e78>
  4109e4:	ldr	w0, [sp, #4220]
  4109e8:	ldr	x19, [sp, #32]
  4109ec:	ldp	x29, x30, [sp, #16]
  4109f0:	mov	x12, #0x10a0                	// #4256
  4109f4:	add	sp, sp, x12
  4109f8:	ret
  4109fc:	stp	x29, x30, [sp, #-48]!
  410a00:	mov	x29, sp
  410a04:	str	x0, [sp, #40]
  410a08:	str	x1, [sp, #32]
  410a0c:	str	x2, [sp, #24]
  410a10:	mov	x2, #0x7                   	// #7
  410a14:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410a18:	add	x1, x0, #0xfe0
  410a1c:	ldr	x0, [sp, #32]
  410a20:	bl	4022d0 <strncmp@plt>
  410a24:	cmp	w0, #0x0
  410a28:	b.eq	410a34 <ferror@plt+0xe2d4>  // b.none
  410a2c:	mov	w0, #0x0                   	// #0
  410a30:	b	410a48 <ferror@plt+0xe2e8>
  410a34:	ldr	x3, [sp, #24]
  410a38:	ldr	x2, [sp, #32]
  410a3c:	mov	w1, #0x2                   	// #2
  410a40:	ldr	x0, [sp, #40]
  410a44:	bl	4107b8 <ferror@plt+0xe058>
  410a48:	ldp	x29, x30, [sp], #48
  410a4c:	ret
  410a50:	stp	x29, x30, [sp, #-48]!
  410a54:	mov	x29, sp
  410a58:	str	x0, [sp, #40]
  410a5c:	str	x1, [sp, #32]
  410a60:	str	x2, [sp, #24]
  410a64:	ldr	x3, [sp, #24]
  410a68:	ldr	x2, [sp, #32]
  410a6c:	mov	w1, #0x1                   	// #1
  410a70:	ldr	x0, [sp, #40]
  410a74:	bl	4107b8 <ferror@plt+0xe058>
  410a78:	ldp	x29, x30, [sp], #48
  410a7c:	ret
  410a80:	mov	x12, #0x1060                	// #4192
  410a84:	sub	sp, sp, x12
  410a88:	stp	x29, x30, [sp]
  410a8c:	mov	x29, sp
  410a90:	str	x0, [sp, #24]
  410a94:	str	x1, [sp, #16]
  410a98:	ldr	x0, [sp, #24]
  410a9c:	ldr	x0, [x0, #80]
  410aa0:	cmp	x0, #0x0
  410aa4:	b.eq	410ad8 <ferror@plt+0xe378>  // b.none
  410aa8:	ldr	x0, [sp, #24]
  410aac:	str	x0, [sp, #4168]
  410ab0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410ab4:	add	x0, x0, #0xfe8
  410ab8:	str	x0, [sp, #4160]
  410abc:	nop
  410ac0:	ldr	x0, [sp, #24]
  410ac4:	ldr	x0, [x0, #80]
  410ac8:	ldr	x1, [sp, #16]
  410acc:	bl	415f18 <ferror@plt+0x137b8>
  410ad0:	str	x0, [sp, #4184]
  410ad4:	b	410b74 <ferror@plt+0xe414>
  410ad8:	ldr	x0, [sp, #24]
  410adc:	ldr	x1, [x0, #32]
  410ae0:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  410ae4:	add	x0, x0, #0x3f0
  410ae8:	ldr	x0, [x0, #48]
  410aec:	add	x5, sp, #0x20
  410af0:	mov	x4, x0
  410af4:	mov	x3, x1
  410af8:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410afc:	add	x2, x0, #0xf80
  410b00:	mov	x1, #0x1000                	// #4096
  410b04:	mov	x0, x5
  410b08:	bl	402260 <snprintf@plt>
  410b0c:	ldr	x0, [sp, #24]
  410b10:	str	x0, [sp, #4152]
  410b14:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410b18:	add	x0, x0, #0x10
  410b1c:	str	x0, [sp, #4144]
  410b20:	nop
  410b24:	add	x0, sp, #0x20
  410b28:	bl	414a54 <ferror@plt+0x122f4>
  410b2c:	str	x0, [sp, #4176]
  410b30:	ldr	x0, [sp, #4176]
  410b34:	cmp	x0, #0x0
  410b38:	b.ne	410b5c <ferror@plt+0xe3fc>  // b.any
  410b3c:	ldr	x0, [sp, #24]
  410b40:	str	x0, [sp, #4136]
  410b44:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410b48:	add	x0, x0, #0x28
  410b4c:	str	x0, [sp, #4128]
  410b50:	nop
  410b54:	mov	x0, #0x0                   	// #0
  410b58:	b	410b78 <ferror@plt+0xe418>
  410b5c:	ldr	x1, [sp, #16]
  410b60:	ldr	x0, [sp, #4176]
  410b64:	bl	414f54 <ferror@plt+0x127f4>
  410b68:	str	x0, [sp, #4184]
  410b6c:	ldr	x0, [sp, #4176]
  410b70:	bl	414b38 <ferror@plt+0x123d8>
  410b74:	ldr	x0, [sp, #4184]
  410b78:	ldp	x29, x30, [sp]
  410b7c:	mov	x12, #0x1060                	// #4192
  410b80:	add	sp, sp, x12
  410b84:	ret
  410b88:	stp	x29, x30, [sp, #-80]!
  410b8c:	mov	x29, sp
  410b90:	str	x0, [sp, #40]
  410b94:	str	x1, [sp, #32]
  410b98:	str	x2, [sp, #24]
  410b9c:	str	wzr, [sp, #76]
  410ba0:	ldr	x0, [sp, #24]
  410ba4:	ldr	x0, [x0]
  410ba8:	cmp	x0, #0x0
  410bac:	b.eq	410bd0 <ferror@plt+0xe470>  // b.none
  410bb0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410bb4:	add	x3, x0, #0x1a0
  410bb8:	mov	w2, #0x213                 	// #531
  410bbc:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410bc0:	add	x1, x0, #0xe68
  410bc4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410bc8:	add	x0, x0, #0x50
  410bcc:	bl	4026a0 <__assert_fail@plt>
  410bd0:	ldr	x1, [sp, #32]
  410bd4:	ldr	x0, [sp, #40]
  410bd8:	bl	410a80 <ferror@plt+0xe320>
  410bdc:	str	x0, [sp, #64]
  410be0:	ldr	x0, [sp, #64]
  410be4:	cmp	x0, #0x0
  410be8:	b.eq	410ca4 <ferror@plt+0xe544>  // b.none
  410bec:	add	x0, sp, #0x38
  410bf0:	mov	x2, x0
  410bf4:	ldr	x1, [sp, #32]
  410bf8:	ldr	x0, [sp, #40]
  410bfc:	bl	416bb0 <ferror@plt+0x14450>
  410c00:	str	w0, [sp, #76]
  410c04:	ldr	w0, [sp, #76]
  410c08:	cmp	w0, #0x0
  410c0c:	b.ge	410c60 <ferror@plt+0xe500>  // b.tcont
  410c10:	ldr	x0, [sp, #40]
  410c14:	bl	41067c <ferror@plt+0xdf1c>
  410c18:	cmp	w0, #0x2
  410c1c:	b.le	410cac <ferror@plt+0xe54c>
  410c20:	ldr	w0, [sp, #76]
  410c24:	neg	w0, w0
  410c28:	bl	4023a0 <strerror@plt>
  410c2c:	mov	x7, x0
  410c30:	ldr	x6, [sp, #32]
  410c34:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410c38:	add	x5, x0, #0x60
  410c3c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410c40:	add	x4, x0, #0x1c8
  410c44:	mov	w3, #0x21b                 	// #539
  410c48:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410c4c:	add	x2, x0, #0xe68
  410c50:	mov	w1, #0x3                   	// #3
  410c54:	ldr	x0, [sp, #40]
  410c58:	bl	40ffe0 <ferror@plt+0xd880>
  410c5c:	b	410cb0 <ferror@plt+0xe550>
  410c60:	ldr	x0, [sp, #56]
  410c64:	mov	w1, #0x1                   	// #1
  410c68:	bl	4168f8 <ferror@plt+0x14198>
  410c6c:	ldr	x0, [sp, #24]
  410c70:	ldr	x0, [x0]
  410c74:	ldr	x1, [sp, #56]
  410c78:	bl	411a48 <ferror@plt+0xf2e8>
  410c7c:	mov	x1, x0
  410c80:	ldr	x0, [sp, #24]
  410c84:	str	x1, [x0]
  410c88:	ldr	x0, [sp, #24]
  410c8c:	ldr	x0, [x0]
  410c90:	cmp	x0, #0x0
  410c94:	b.ne	410cb0 <ferror@plt+0xe550>  // b.any
  410c98:	mov	w0, #0xfffffff4            	// #-12
  410c9c:	str	w0, [sp, #76]
  410ca0:	b	410cb0 <ferror@plt+0xe550>
  410ca4:	nop
  410ca8:	b	410cb0 <ferror@plt+0xe550>
  410cac:	nop
  410cb0:	ldr	x0, [sp, #64]
  410cb4:	bl	402510 <free@plt>
  410cb8:	ldr	w0, [sp, #76]
  410cbc:	ldp	x29, x30, [sp], #80
  410cc0:	ret
  410cc4:	stp	x29, x30, [sp, #-64]!
  410cc8:	mov	x29, sp
  410ccc:	str	x19, [sp, #16]
  410cd0:	str	x0, [sp, #40]
  410cd4:	str	x1, [sp, #32]
  410cd8:	ldr	x1, [sp, #32]
  410cdc:	ldr	x0, [sp, #40]
  410ce0:	bl	410a80 <ferror@plt+0xe320>
  410ce4:	str	x0, [sp, #56]
  410ce8:	ldr	x0, [sp, #56]
  410cec:	cmp	x0, #0x0
  410cf0:	cset	w0, ne  // ne = any
  410cf4:	and	w19, w0, #0xff
  410cf8:	add	x0, sp, #0x38
  410cfc:	bl	40ffbc <ferror@plt+0xd85c>
  410d00:	mov	w0, w19
  410d04:	ldr	x19, [sp, #16]
  410d08:	ldp	x29, x30, [sp], #64
  410d0c:	ret
  410d10:	mov	x12, #0x1060                	// #4192
  410d14:	sub	sp, sp, x12
  410d18:	stp	x29, x30, [sp]
  410d1c:	mov	x29, sp
  410d20:	str	x0, [sp, #24]
  410d24:	str	x1, [sp, #16]
  410d28:	ldr	x0, [sp, #24]
  410d2c:	ldr	x0, [x0, #56]
  410d30:	cmp	x0, #0x0
  410d34:	b.eq	410d64 <ferror@plt+0xe604>  // b.none
  410d38:	ldr	x0, [sp, #24]
  410d3c:	str	x0, [sp, #4168]
  410d40:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410d44:	add	x0, x0, #0xfe8
  410d48:	str	x0, [sp, #4160]
  410d4c:	nop
  410d50:	ldr	x0, [sp, #24]
  410d54:	ldr	x0, [x0, #56]
  410d58:	ldr	x1, [sp, #16]
  410d5c:	bl	415f18 <ferror@plt+0x137b8>
  410d60:	b	410e04 <ferror@plt+0xe6a4>
  410d64:	ldr	x0, [sp, #24]
  410d68:	ldr	x1, [x0, #32]
  410d6c:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  410d70:	add	x0, x0, #0x3f0
  410d74:	ldr	x0, [x0]
  410d78:	add	x5, sp, #0x20
  410d7c:	mov	x4, x0
  410d80:	mov	x3, x1
  410d84:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410d88:	add	x2, x0, #0xf80
  410d8c:	mov	x1, #0x1000                	// #4096
  410d90:	mov	x0, x5
  410d94:	bl	402260 <snprintf@plt>
  410d98:	ldr	x0, [sp, #24]
  410d9c:	str	x0, [sp, #4152]
  410da0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410da4:	add	x0, x0, #0x10
  410da8:	str	x0, [sp, #4144]
  410dac:	nop
  410db0:	add	x0, sp, #0x20
  410db4:	bl	414a54 <ferror@plt+0x122f4>
  410db8:	str	x0, [sp, #4184]
  410dbc:	ldr	x0, [sp, #4184]
  410dc0:	cmp	x0, #0x0
  410dc4:	b.ne	410de8 <ferror@plt+0xe688>  // b.any
  410dc8:	ldr	x0, [sp, #24]
  410dcc:	str	x0, [sp, #4136]
  410dd0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410dd4:	add	x0, x0, #0x90
  410dd8:	str	x0, [sp, #4128]
  410ddc:	nop
  410de0:	mov	x0, #0x0                   	// #0
  410de4:	b	410e04 <ferror@plt+0xe6a4>
  410de8:	ldr	x1, [sp, #16]
  410dec:	ldr	x0, [sp, #4184]
  410df0:	bl	414f54 <ferror@plt+0x127f4>
  410df4:	str	x0, [sp, #4176]
  410df8:	ldr	x0, [sp, #4184]
  410dfc:	bl	414b38 <ferror@plt+0x123d8>
  410e00:	ldr	x0, [sp, #4176]
  410e04:	ldp	x29, x30, [sp]
  410e08:	mov	x12, #0x1060                	// #4192
  410e0c:	add	sp, sp, x12
  410e10:	ret
  410e14:	stp	x29, x30, [sp, #-80]!
  410e18:	mov	x29, sp
  410e1c:	str	x0, [sp, #40]
  410e20:	str	x1, [sp, #32]
  410e24:	str	x2, [sp, #24]
  410e28:	str	wzr, [sp, #76]
  410e2c:	mov	w1, #0x3a                  	// #58
  410e30:	ldr	x0, [sp, #32]
  410e34:	bl	402540 <strchr@plt>
  410e38:	cmp	x0, #0x0
  410e3c:	b.eq	410e48 <ferror@plt+0xe6e8>  // b.none
  410e40:	mov	w0, #0x0                   	// #0
  410e44:	b	410f1c <ferror@plt+0xe7bc>
  410e48:	ldr	x1, [sp, #32]
  410e4c:	ldr	x0, [sp, #40]
  410e50:	bl	410d10 <ferror@plt+0xe5b0>
  410e54:	str	x0, [sp, #64]
  410e58:	ldr	x0, [sp, #64]
  410e5c:	cmp	x0, #0x0
  410e60:	b.eq	410f04 <ferror@plt+0xe7a4>  // b.none
  410e64:	add	x0, sp, #0x38
  410e68:	mov	x2, x0
  410e6c:	ldr	x1, [sp, #32]
  410e70:	ldr	x0, [sp, #40]
  410e74:	bl	416bb0 <ferror@plt+0x14450>
  410e78:	str	w0, [sp, #76]
  410e7c:	ldr	w0, [sp, #76]
  410e80:	cmp	w0, #0x0
  410e84:	b.ge	410ed8 <ferror@plt+0xe778>  // b.tcont
  410e88:	ldr	x0, [sp, #40]
  410e8c:	bl	41067c <ferror@plt+0xdf1c>
  410e90:	cmp	w0, #0x2
  410e94:	b.le	410f0c <ferror@plt+0xe7ac>
  410e98:	ldr	w0, [sp, #76]
  410e9c:	neg	w0, w0
  410ea0:	bl	4023a0 <strerror@plt>
  410ea4:	mov	x7, x0
  410ea8:	ldr	x6, [sp, #32]
  410eac:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410eb0:	add	x5, x0, #0x60
  410eb4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410eb8:	add	x4, x0, #0x1f0
  410ebc:	mov	w3, #0x267                 	// #615
  410ec0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410ec4:	add	x2, x0, #0xe68
  410ec8:	mov	w1, #0x3                   	// #3
  410ecc:	ldr	x0, [sp, #40]
  410ed0:	bl	40ffe0 <ferror@plt+0xd880>
  410ed4:	b	410f10 <ferror@plt+0xe7b0>
  410ed8:	ldr	x0, [sp, #24]
  410edc:	ldr	x0, [x0]
  410ee0:	ldr	x1, [sp, #56]
  410ee4:	bl	411a48 <ferror@plt+0xf2e8>
  410ee8:	mov	x1, x0
  410eec:	ldr	x0, [sp, #24]
  410ef0:	str	x1, [x0]
  410ef4:	ldr	x0, [sp, #56]
  410ef8:	ldr	x1, [sp, #64]
  410efc:	bl	416558 <ferror@plt+0x13df8>
  410f00:	b	410f10 <ferror@plt+0xe7b0>
  410f04:	nop
  410f08:	b	410f10 <ferror@plt+0xe7b0>
  410f0c:	nop
  410f10:	ldr	x0, [sp, #64]
  410f14:	bl	402510 <free@plt>
  410f18:	ldr	w0, [sp, #76]
  410f1c:	ldp	x29, x30, [sp], #80
  410f20:	ret
  410f24:	sub	sp, sp, #0x80
  410f28:	stp	x29, x30, [sp, #16]
  410f2c:	add	x29, sp, #0x10
  410f30:	str	x0, [sp, #56]
  410f34:	str	x1, [sp, #48]
  410f38:	str	x2, [sp, #40]
  410f3c:	ldr	x0, [sp, #56]
  410f40:	ldr	x0, [x0, #40]
  410f44:	str	x0, [sp, #104]
  410f48:	str	wzr, [sp, #116]
  410f4c:	ldr	x0, [sp, #104]
  410f50:	ldr	x0, [x0, #8]
  410f54:	str	x0, [sp, #120]
  410f58:	b	41105c <ferror@plt+0xe8fc>
  410f5c:	ldr	x0, [sp, #120]
  410f60:	bl	411e50 <ferror@plt+0xf6f0>
  410f64:	str	x0, [sp, #96]
  410f68:	ldr	x0, [sp, #120]
  410f6c:	bl	411e74 <ferror@plt+0xf714>
  410f70:	str	x0, [sp, #88]
  410f74:	mov	w2, #0x0                   	// #0
  410f78:	ldr	x1, [sp, #48]
  410f7c:	ldr	x0, [sp, #96]
  410f80:	bl	402580 <fnmatch@plt>
  410f84:	cmp	w0, #0x0
  410f88:	b.ne	411030 <ferror@plt+0xe8d0>  // b.any
  410f8c:	add	x0, sp, #0x48
  410f90:	mov	x3, x0
  410f94:	ldr	x2, [sp, #88]
  410f98:	ldr	x1, [sp, #96]
  410f9c:	ldr	x0, [sp, #56]
  410fa0:	bl	416c50 <ferror@plt+0x144f0>
  410fa4:	str	w0, [sp, #84]
  410fa8:	ldr	w0, [sp, #84]
  410fac:	cmp	w0, #0x0
  410fb0:	b.ge	411008 <ferror@plt+0xe8a8>  // b.tcont
  410fb4:	ldr	x0, [sp, #56]
  410fb8:	bl	41067c <ferror@plt+0xdf1c>
  410fbc:	cmp	w0, #0x2
  410fc0:	b.le	411070 <ferror@plt+0xe910>
  410fc4:	ldr	w0, [sp, #84]
  410fc8:	neg	w0, w0
  410fcc:	bl	4023a0 <strerror@plt>
  410fd0:	str	x0, [sp]
  410fd4:	ldr	x7, [sp, #88]
  410fd8:	ldr	x6, [sp, #48]
  410fdc:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410fe0:	add	x5, x0, #0xb8
  410fe4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  410fe8:	add	x4, x0, #0x218
  410fec:	mov	w3, #0x287                 	// #647
  410ff0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  410ff4:	add	x2, x0, #0xe68
  410ff8:	mov	w1, #0x3                   	// #3
  410ffc:	ldr	x0, [sp, #56]
  411000:	bl	40ffe0 <ferror@plt+0xd880>
  411004:	b	411074 <ferror@plt+0xe914>
  411008:	ldr	x0, [sp, #40]
  41100c:	ldr	x0, [x0]
  411010:	ldr	x1, [sp, #72]
  411014:	bl	411a48 <ferror@plt+0xf2e8>
  411018:	mov	x1, x0
  41101c:	ldr	x0, [sp, #40]
  411020:	str	x1, [x0]
  411024:	ldr	w0, [sp, #116]
  411028:	add	w0, w0, #0x1
  41102c:	str	w0, [sp, #116]
  411030:	ldr	x0, [sp, #120]
  411034:	ldr	x0, [x0]
  411038:	ldr	x1, [sp, #104]
  41103c:	ldr	x1, [x1, #8]
  411040:	cmp	x0, x1
  411044:	b.eq	411054 <ferror@plt+0xe8f4>  // b.none
  411048:	ldr	x0, [sp, #120]
  41104c:	ldr	x0, [x0]
  411050:	b	411058 <ferror@plt+0xe8f8>
  411054:	mov	x0, #0x0                   	// #0
  411058:	str	x0, [sp, #120]
  41105c:	ldr	x0, [sp, #120]
  411060:	cmp	x0, #0x0
  411064:	b.ne	410f5c <ferror@plt+0xe7fc>  // b.any
  411068:	ldr	w0, [sp, #116]
  41106c:	b	411094 <ferror@plt+0xe934>
  411070:	nop
  411074:	ldr	x0, [sp, #40]
  411078:	ldr	x0, [x0]
  41107c:	ldr	w1, [sp, #116]
  411080:	bl	411cdc <ferror@plt+0xf57c>
  411084:	mov	x1, x0
  411088:	ldr	x0, [sp, #40]
  41108c:	str	x1, [x0]
  411090:	ldr	w0, [sp, #84]
  411094:	ldp	x29, x30, [sp, #16]
  411098:	add	sp, sp, #0x80
  41109c:	ret
  4110a0:	stp	x29, x30, [sp, #-144]!
  4110a4:	mov	x29, sp
  4110a8:	str	x0, [sp, #40]
  4110ac:	str	x1, [sp, #32]
  4110b0:	str	x2, [sp, #24]
  4110b4:	ldr	x0, [sp, #40]
  4110b8:	ldr	x0, [x0, #40]
  4110bc:	str	x0, [sp, #120]
  4110c0:	str	wzr, [sp, #132]
  4110c4:	ldr	x0, [sp, #120]
  4110c8:	ldr	x0, [x0, #40]
  4110cc:	str	x0, [sp, #136]
  4110d0:	b	411228 <ferror@plt+0xeac8>
  4110d4:	ldr	x0, [sp, #136]
  4110d8:	bl	411f04 <ferror@plt+0xf7a4>
  4110dc:	str	x0, [sp, #112]
  4110e0:	ldr	x1, [sp, #32]
  4110e4:	ldr	x0, [sp, #112]
  4110e8:	bl	4024a0 <strcmp@plt>
  4110ec:	cmp	w0, #0x0
  4110f0:	b.ne	4111fc <ferror@plt+0xea9c>  // b.any
  4110f4:	ldr	x0, [sp, #136]
  4110f8:	bl	411ee0 <ferror@plt+0xf780>
  4110fc:	str	x0, [sp, #104]
  411100:	add	x0, sp, #0x40
  411104:	mov	x2, x0
  411108:	ldr	x1, [sp, #112]
  41110c:	ldr	x0, [sp, #40]
  411110:	bl	416bb0 <ferror@plt+0x14450>
  411114:	str	w0, [sp, #100]
  411118:	ldr	w0, [sp, #100]
  41111c:	cmp	w0, #0x0
  411120:	b.ge	411178 <ferror@plt+0xea18>  // b.tcont
  411124:	ldr	x0, [sp, #40]
  411128:	bl	41067c <ferror@plt+0xdf1c>
  41112c:	cmp	w0, #0x2
  411130:	b.le	411170 <ferror@plt+0xea10>
  411134:	ldr	w0, [sp, #100]
  411138:	neg	w0, w0
  41113c:	bl	4023a0 <strerror@plt>
  411140:	mov	x7, x0
  411144:	ldr	x6, [sp, #112]
  411148:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41114c:	add	x5, x0, #0x60
  411150:	adrp	x0, 424000 <ferror@plt+0x218a0>
  411154:	add	x4, x0, #0x238
  411158:	mov	w3, #0x2a8                 	// #680
  41115c:	adrp	x0, 423000 <ferror@plt+0x208a0>
  411160:	add	x2, x0, #0xe68
  411164:	mov	w1, #0x3                   	// #3
  411168:	ldr	x0, [sp, #40]
  41116c:	bl	40ffe0 <ferror@plt+0xd880>
  411170:	ldr	w0, [sp, #100]
  411174:	b	4113bc <ferror@plt+0xec5c>
  411178:	ldr	x0, [sp, #24]
  41117c:	ldr	x0, [x0]
  411180:	ldr	x1, [sp, #64]
  411184:	bl	411a48 <ferror@plt+0xf2e8>
  411188:	str	x0, [sp, #88]
  41118c:	ldr	x0, [sp, #88]
  411190:	cmp	x0, #0x0
  411194:	b.ne	4111d8 <ferror@plt+0xea78>  // b.any
  411198:	ldr	x0, [sp, #40]
  41119c:	bl	41067c <ferror@plt+0xdf1c>
  4111a0:	cmp	w0, #0x2
  4111a4:	b.le	4111d0 <ferror@plt+0xea70>
  4111a8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4111ac:	add	x5, x0, #0xf0
  4111b0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4111b4:	add	x4, x0, #0x238
  4111b8:	mov	w3, #0x2af                 	// #687
  4111bc:	adrp	x0, 423000 <ferror@plt+0x208a0>
  4111c0:	add	x2, x0, #0xe68
  4111c4:	mov	w1, #0x3                   	// #3
  4111c8:	ldr	x0, [sp, #40]
  4111cc:	bl	40ffe0 <ferror@plt+0xd880>
  4111d0:	mov	w0, #0xfffffff4            	// #-12
  4111d4:	b	4113bc <ferror@plt+0xec5c>
  4111d8:	ldr	x0, [sp, #24]
  4111dc:	ldr	x1, [sp, #88]
  4111e0:	str	x1, [x0]
  4111e4:	mov	w0, #0x1                   	// #1
  4111e8:	str	w0, [sp, #132]
  4111ec:	ldr	x0, [sp, #64]
  4111f0:	ldr	x1, [sp, #104]
  4111f4:	bl	418edc <ferror@plt+0x1677c>
  4111f8:	b	411234 <ferror@plt+0xead4>
  4111fc:	ldr	x0, [sp, #136]
  411200:	ldr	x0, [x0]
  411204:	ldr	x1, [sp, #120]
  411208:	ldr	x1, [x1, #40]
  41120c:	cmp	x0, x1
  411210:	b.eq	411220 <ferror@plt+0xeac0>  // b.none
  411214:	ldr	x0, [sp, #136]
  411218:	ldr	x0, [x0]
  41121c:	b	411224 <ferror@plt+0xeac4>
  411220:	mov	x0, #0x0                   	// #0
  411224:	str	x0, [sp, #136]
  411228:	ldr	x0, [sp, #136]
  41122c:	cmp	x0, #0x0
  411230:	b.ne	4110d4 <ferror@plt+0xe974>  // b.any
  411234:	ldr	w0, [sp, #132]
  411238:	cmp	w0, #0x0
  41123c:	b.eq	411248 <ferror@plt+0xeae8>  // b.none
  411240:	ldr	w0, [sp, #132]
  411244:	b	4113bc <ferror@plt+0xec5c>
  411248:	ldr	x0, [sp, #120]
  41124c:	ldr	x0, [x0, #32]
  411250:	str	x0, [sp, #136]
  411254:	b	4113ac <ferror@plt+0xec4c>
  411258:	ldr	x0, [sp, #136]
  41125c:	bl	411f04 <ferror@plt+0xf7a4>
  411260:	str	x0, [sp, #80]
  411264:	ldr	x1, [sp, #32]
  411268:	ldr	x0, [sp, #80]
  41126c:	bl	4024a0 <strcmp@plt>
  411270:	cmp	w0, #0x0
  411274:	b.ne	411380 <ferror@plt+0xec20>  // b.any
  411278:	ldr	x0, [sp, #136]
  41127c:	bl	411ee0 <ferror@plt+0xf780>
  411280:	str	x0, [sp, #72]
  411284:	add	x0, sp, #0x38
  411288:	mov	x2, x0
  41128c:	ldr	x1, [sp, #80]
  411290:	ldr	x0, [sp, #40]
  411294:	bl	416bb0 <ferror@plt+0x14450>
  411298:	str	w0, [sp, #100]
  41129c:	ldr	w0, [sp, #100]
  4112a0:	cmp	w0, #0x0
  4112a4:	b.ge	4112fc <ferror@plt+0xeb9c>  // b.tcont
  4112a8:	ldr	x0, [sp, #40]
  4112ac:	bl	41067c <ferror@plt+0xdf1c>
  4112b0:	cmp	w0, #0x2
  4112b4:	b.le	4112f4 <ferror@plt+0xeb94>
  4112b8:	ldr	w0, [sp, #100]
  4112bc:	neg	w0, w0
  4112c0:	bl	4023a0 <strerror@plt>
  4112c4:	mov	x7, x0
  4112c8:	ldr	x6, [sp, #80]
  4112cc:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4112d0:	add	x5, x0, #0x60
  4112d4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4112d8:	add	x4, x0, #0x238
  4112dc:	mov	w3, #0x2cc                 	// #716
  4112e0:	adrp	x0, 423000 <ferror@plt+0x208a0>
  4112e4:	add	x2, x0, #0xe68
  4112e8:	mov	w1, #0x3                   	// #3
  4112ec:	ldr	x0, [sp, #40]
  4112f0:	bl	40ffe0 <ferror@plt+0xd880>
  4112f4:	ldr	w0, [sp, #100]
  4112f8:	b	4113bc <ferror@plt+0xec5c>
  4112fc:	ldr	x0, [sp, #24]
  411300:	ldr	x0, [x0]
  411304:	ldr	x1, [sp, #56]
  411308:	bl	411a48 <ferror@plt+0xf2e8>
  41130c:	str	x0, [sp, #88]
  411310:	ldr	x0, [sp, #88]
  411314:	cmp	x0, #0x0
  411318:	b.ne	41135c <ferror@plt+0xebfc>  // b.any
  41131c:	ldr	x0, [sp, #40]
  411320:	bl	41067c <ferror@plt+0xdf1c>
  411324:	cmp	w0, #0x2
  411328:	b.le	411354 <ferror@plt+0xebf4>
  41132c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  411330:	add	x5, x0, #0xf0
  411334:	adrp	x0, 424000 <ferror@plt+0x218a0>
  411338:	add	x4, x0, #0x238
  41133c:	mov	w3, #0x2d3                 	// #723
  411340:	adrp	x0, 423000 <ferror@plt+0x208a0>
  411344:	add	x2, x0, #0xe68
  411348:	mov	w1, #0x3                   	// #3
  41134c:	ldr	x0, [sp, #40]
  411350:	bl	40ffe0 <ferror@plt+0xd880>
  411354:	mov	w0, #0xfffffff4            	// #-12
  411358:	b	4113bc <ferror@plt+0xec5c>
  41135c:	ldr	x0, [sp, #24]
  411360:	ldr	x1, [sp, #88]
  411364:	str	x1, [x0]
  411368:	mov	w0, #0x1                   	// #1
  41136c:	str	w0, [sp, #132]
  411370:	ldr	x0, [sp, #56]
  411374:	ldr	x1, [sp, #72]
  411378:	bl	4192b0 <ferror@plt+0x16b50>
  41137c:	b	4113b8 <ferror@plt+0xec58>
  411380:	ldr	x0, [sp, #136]
  411384:	ldr	x0, [x0]
  411388:	ldr	x1, [sp, #120]
  41138c:	ldr	x1, [x1, #32]
  411390:	cmp	x0, x1
  411394:	b.eq	4113a4 <ferror@plt+0xec44>  // b.none
  411398:	ldr	x0, [sp, #136]
  41139c:	ldr	x0, [x0]
  4113a0:	b	4113a8 <ferror@plt+0xec48>
  4113a4:	mov	x0, #0x0                   	// #0
  4113a8:	str	x0, [sp, #136]
  4113ac:	ldr	x0, [sp, #136]
  4113b0:	cmp	x0, #0x0
  4113b4:	b.ne	411258 <ferror@plt+0xeaf8>  // b.any
  4113b8:	ldr	w0, [sp, #132]
  4113bc:	ldp	x29, x30, [sp], #144
  4113c0:	ret
  4113c4:	stp	x29, x30, [sp, #-64]!
  4113c8:	mov	x29, sp
  4113cc:	str	x0, [sp, #24]
  4113d0:	strb	w1, [sp, #23]
  4113d4:	ldr	x0, [sp, #24]
  4113d8:	ldr	x0, [x0, #48]
  4113dc:	add	x1, sp, #0x30
  4113e0:	bl	40ef68 <ferror@plt+0xc808>
  4113e4:	b	4113f4 <ferror@plt+0xec94>
  4113e8:	ldr	x0, [sp, #40]
  4113ec:	ldrb	w1, [sp, #23]
  4113f0:	bl	4168cc <ferror@plt+0x1416c>
  4113f4:	add	x1, sp, #0x28
  4113f8:	add	x0, sp, #0x30
  4113fc:	mov	x2, x1
  411400:	mov	x1, #0x0                   	// #0
  411404:	bl	40efa0 <ferror@plt+0xc840>
  411408:	and	w0, w0, #0xff
  41140c:	cmp	w0, #0x0
  411410:	b.ne	4113e8 <ferror@plt+0xec88>  // b.any
  411414:	nop
  411418:	nop
  41141c:	ldp	x29, x30, [sp], #64
  411420:	ret
  411424:	stp	x29, x30, [sp, #-64]!
  411428:	mov	x29, sp
  41142c:	str	x0, [sp, #24]
  411430:	strb	w1, [sp, #23]
  411434:	ldr	x0, [sp, #24]
  411438:	ldr	x0, [x0, #48]
  41143c:	add	x1, sp, #0x30
  411440:	bl	40ef68 <ferror@plt+0xc808>
  411444:	b	411454 <ferror@plt+0xecf4>
  411448:	ldr	x0, [sp, #40]
  41144c:	ldrb	w1, [sp, #23]
  411450:	bl	416930 <ferror@plt+0x141d0>
  411454:	add	x1, sp, #0x28
  411458:	add	x0, sp, #0x30
  41145c:	mov	x2, x1
  411460:	mov	x1, #0x0                   	// #0
  411464:	bl	40efa0 <ferror@plt+0xc840>
  411468:	and	w0, w0, #0xff
  41146c:	cmp	w0, #0x0
  411470:	b.ne	411448 <ferror@plt+0xece8>  // b.any
  411474:	nop
  411478:	nop
  41147c:	ldp	x29, x30, [sp], #64
  411480:	ret
  411484:	mov	x12, #0x1030                	// #4144
  411488:	sub	sp, sp, x12
  41148c:	stp	x29, x30, [sp]
  411490:	mov	x29, sp
  411494:	str	x0, [sp, #24]
  411498:	ldr	x0, [sp, #24]
  41149c:	cmp	x0, #0x0
  4114a0:	b.ne	4114ac <ferror@plt+0xed4c>  // b.any
  4114a4:	mov	w0, #0xfffffffe            	// #-2
  4114a8:	b	41160c <ferror@plt+0xeeac>
  4114ac:	str	xzr, [sp, #4136]
  4114b0:	b	4115e8 <ferror@plt+0xee88>
  4114b4:	ldr	x1, [sp, #24]
  4114b8:	ldr	x0, [sp, #4136]
  4114bc:	add	x0, x0, #0x6
  4114c0:	lsl	x0, x0, #3
  4114c4:	add	x0, x1, x0
  4114c8:	ldr	x0, [x0, #8]
  4114cc:	cmp	x0, #0x0
  4114d0:	b.eq	41152c <ferror@plt+0xedcc>  // b.none
  4114d4:	ldr	x0, [sp, #24]
  4114d8:	bl	41067c <ferror@plt+0xdf1c>
  4114dc:	cmp	w0, #0x5
  4114e0:	b.le	4115d8 <ferror@plt+0xee78>
  4114e4:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  4114e8:	add	x1, x0, #0x3f0
  4114ec:	ldr	x0, [sp, #4136]
  4114f0:	lsl	x0, x0, #4
  4114f4:	add	x0, x1, x0
  4114f8:	ldr	x0, [x0]
  4114fc:	mov	x6, x0
  411500:	adrp	x0, 424000 <ferror@plt+0x218a0>
  411504:	add	x5, x0, #0x100
  411508:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41150c:	add	x4, x0, #0x258
  411510:	mov	w3, #0x34d                 	// #845
  411514:	adrp	x0, 423000 <ferror@plt+0x208a0>
  411518:	add	x2, x0, #0xe68
  41151c:	mov	w1, #0x6                   	// #6
  411520:	ldr	x0, [sp, #24]
  411524:	bl	40ffe0 <ferror@plt+0xd880>
  411528:	b	4115dc <ferror@plt+0xee7c>
  41152c:	ldr	x0, [sp, #24]
  411530:	ldr	x2, [x0, #32]
  411534:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  411538:	add	x1, x0, #0x3f0
  41153c:	ldr	x0, [sp, #4136]
  411540:	lsl	x0, x0, #4
  411544:	add	x0, x1, x0
  411548:	ldr	x0, [x0]
  41154c:	add	x5, sp, #0x28
  411550:	mov	x4, x0
  411554:	mov	x3, x2
  411558:	adrp	x0, 423000 <ferror@plt+0x208a0>
  41155c:	add	x2, x0, #0xf80
  411560:	mov	x1, #0x1000                	// #4096
  411564:	mov	x0, x5
  411568:	bl	402260 <snprintf@plt>
  41156c:	ldr	x0, [sp, #4136]
  411570:	add	x0, x0, #0xa
  411574:	lsl	x0, x0, #3
  411578:	ldr	x1, [sp, #24]
  41157c:	add	x0, x1, x0
  411580:	add	x1, x0, #0x8
  411584:	add	x0, sp, #0x28
  411588:	mov	x2, x1
  41158c:	mov	x1, x0
  411590:	ldr	x0, [sp, #24]
  411594:	bl	4157f4 <ferror@plt+0x13094>
  411598:	mov	x2, x0
  41159c:	ldr	x1, [sp, #24]
  4115a0:	ldr	x0, [sp, #4136]
  4115a4:	add	x0, x0, #0x6
  4115a8:	lsl	x0, x0, #3
  4115ac:	add	x0, x1, x0
  4115b0:	str	x2, [x0, #8]
  4115b4:	ldr	x1, [sp, #24]
  4115b8:	ldr	x0, [sp, #4136]
  4115bc:	add	x0, x0, #0x6
  4115c0:	lsl	x0, x0, #3
  4115c4:	add	x0, x1, x0
  4115c8:	ldr	x0, [x0, #8]
  4115cc:	cmp	x0, #0x0
  4115d0:	b.eq	4115fc <ferror@plt+0xee9c>  // b.none
  4115d4:	b	4115dc <ferror@plt+0xee7c>
  4115d8:	nop
  4115dc:	ldr	x0, [sp, #4136]
  4115e0:	add	x0, x0, #0x1
  4115e4:	str	x0, [sp, #4136]
  4115e8:	ldr	x0, [sp, #4136]
  4115ec:	cmp	x0, #0x3
  4115f0:	b.ls	4114b4 <ferror@plt+0xed54>  // b.plast
  4115f4:	mov	w0, #0x0                   	// #0
  4115f8:	b	41160c <ferror@plt+0xeeac>
  4115fc:	nop
  411600:	ldr	x0, [sp, #24]
  411604:	bl	41161c <ferror@plt+0xeebc>
  411608:	mov	w0, #0xfffffff4            	// #-12
  41160c:	ldp	x29, x30, [sp]
  411610:	mov	x12, #0x1030                	// #4144
  411614:	add	sp, sp, x12
  411618:	ret
  41161c:	stp	x29, x30, [sp, #-48]!
  411620:	mov	x29, sp
  411624:	str	x0, [sp, #24]
  411628:	ldr	x0, [sp, #24]
  41162c:	cmp	x0, #0x0
  411630:	b.eq	4116c4 <ferror@plt+0xef64>  // b.none
  411634:	str	xzr, [sp, #40]
  411638:	b	4116b4 <ferror@plt+0xef54>
  41163c:	ldr	x1, [sp, #24]
  411640:	ldr	x0, [sp, #40]
  411644:	add	x0, x0, #0x6
  411648:	lsl	x0, x0, #3
  41164c:	add	x0, x1, x0
  411650:	ldr	x0, [x0, #8]
  411654:	cmp	x0, #0x0
  411658:	b.eq	4116a8 <ferror@plt+0xef48>  // b.none
  41165c:	ldr	x1, [sp, #24]
  411660:	ldr	x0, [sp, #40]
  411664:	add	x0, x0, #0x6
  411668:	lsl	x0, x0, #3
  41166c:	add	x0, x1, x0
  411670:	ldr	x0, [x0, #8]
  411674:	bl	415ae0 <ferror@plt+0x13380>
  411678:	ldr	x1, [sp, #24]
  41167c:	ldr	x0, [sp, #40]
  411680:	add	x0, x0, #0x6
  411684:	lsl	x0, x0, #3
  411688:	add	x0, x1, x0
  41168c:	str	xzr, [x0, #8]
  411690:	ldr	x1, [sp, #24]
  411694:	ldr	x0, [sp, #40]
  411698:	add	x0, x0, #0xa
  41169c:	lsl	x0, x0, #3
  4116a0:	add	x0, x1, x0
  4116a4:	str	xzr, [x0, #8]
  4116a8:	ldr	x0, [sp, #40]
  4116ac:	add	x0, x0, #0x1
  4116b0:	str	x0, [sp, #40]
  4116b4:	ldr	x0, [sp, #40]
  4116b8:	cmp	x0, #0x3
  4116bc:	b.ls	41163c <ferror@plt+0xeedc>  // b.plast
  4116c0:	b	4116c8 <ferror@plt+0xef68>
  4116c4:	nop
  4116c8:	ldp	x29, x30, [sp], #48
  4116cc:	ret
  4116d0:	mov	x12, #0x1050                	// #4176
  4116d4:	sub	sp, sp, x12
  4116d8:	stp	x29, x30, [sp]
  4116dc:	mov	x29, sp
  4116e0:	str	x0, [sp, #24]
  4116e4:	str	w1, [sp, #20]
  4116e8:	str	w2, [sp, #16]
  4116ec:	ldr	x0, [sp, #24]
  4116f0:	cmp	x0, #0x0
  4116f4:	b.ne	411700 <ferror@plt+0xefa0>  // b.any
  4116f8:	mov	w0, #0xffffffda            	// #-38
  4116fc:	b	41183c <ferror@plt+0xf0dc>
  411700:	ldr	w0, [sp, #20]
  411704:	cmp	w0, #0x3
  411708:	b.ls	411714 <ferror@plt+0xefb4>  // b.plast
  41170c:	mov	w0, #0xfffffffe            	// #-2
  411710:	b	41183c <ferror@plt+0xf0dc>
  411714:	ldr	x1, [sp, #24]
  411718:	ldr	w0, [sp, #20]
  41171c:	add	x0, x0, #0x6
  411720:	lsl	x0, x0, #3
  411724:	add	x0, x1, x0
  411728:	ldr	x0, [x0, #8]
  41172c:	cmp	x0, #0x0
  411730:	b.eq	411790 <ferror@plt+0xf030>  // b.none
  411734:	ldr	x0, [sp, #24]
  411738:	str	x0, [sp, #4160]
  41173c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  411740:	add	x0, x0, #0x120
  411744:	str	x0, [sp, #4152]
  411748:	nop
  41174c:	ldr	x1, [sp, #24]
  411750:	ldr	w0, [sp, #20]
  411754:	add	x0, x0, #0x6
  411758:	lsl	x0, x0, #3
  41175c:	add	x0, x1, x0
  411760:	ldr	x3, [x0, #8]
  411764:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  411768:	add	x1, x0, #0x3f0
  41176c:	ldr	w0, [sp, #20]
  411770:	lsl	x0, x0, #4
  411774:	add	x0, x1, x0
  411778:	ldr	x0, [x0, #8]
  41177c:	mov	x2, x0
  411780:	ldr	w1, [sp, #16]
  411784:	mov	x0, x3
  411788:	bl	415d58 <ferror@plt+0x135f8>
  41178c:	b	411838 <ferror@plt+0xf0d8>
  411790:	ldr	x0, [sp, #24]
  411794:	ldr	x2, [x0, #32]
  411798:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  41179c:	add	x1, x0, #0x3f0
  4117a0:	ldr	w0, [sp, #20]
  4117a4:	lsl	x0, x0, #4
  4117a8:	add	x0, x1, x0
  4117ac:	ldr	x0, [x0]
  4117b0:	add	x5, sp, #0x28
  4117b4:	mov	x4, x0
  4117b8:	mov	x3, x2
  4117bc:	adrp	x0, 423000 <ferror@plt+0x208a0>
  4117c0:	add	x2, x0, #0xf80
  4117c4:	mov	x1, #0x1000                	// #4096
  4117c8:	mov	x0, x5
  4117cc:	bl	402260 <snprintf@plt>
  4117d0:	ldr	x0, [sp, #24]
  4117d4:	str	x0, [sp, #4144]
  4117d8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4117dc:	add	x0, x0, #0x138
  4117e0:	str	x0, [sp, #4136]
  4117e4:	nop
  4117e8:	add	x0, sp, #0x28
  4117ec:	bl	414a54 <ferror@plt+0x122f4>
  4117f0:	str	x0, [sp, #4168]
  4117f4:	ldr	x0, [sp, #4168]
  4117f8:	cmp	x0, #0x0
  4117fc:	b.ne	411808 <ferror@plt+0xf0a8>  // b.any
  411800:	mov	w0, #0xffffffda            	// #-38
  411804:	b	41183c <ferror@plt+0xf0dc>
  411808:	adrp	x0, 43a000 <ferror@plt+0x378a0>
  41180c:	add	x1, x0, #0x3f0
  411810:	ldr	w0, [sp, #20]
  411814:	lsl	x0, x0, #4
  411818:	add	x0, x1, x0
  41181c:	ldr	x0, [x0, #8]
  411820:	mov	x2, x0
  411824:	ldr	w1, [sp, #16]
  411828:	ldr	x0, [sp, #4168]
  41182c:	bl	414d94 <ferror@plt+0x12634>
  411830:	ldr	x0, [sp, #4168]
  411834:	bl	414b38 <ferror@plt+0x123d8>
  411838:	mov	w0, #0x0                   	// #0
  41183c:	ldp	x29, x30, [sp]
  411840:	mov	x12, #0x1050                	// #4176
  411844:	add	sp, sp, x12
  411848:	ret
  41184c:	sub	sp, sp, #0x10
  411850:	str	x0, [sp, #8]
  411854:	ldr	x0, [sp, #8]
  411858:	ldr	x0, [x0, #40]
  41185c:	add	sp, sp, #0x10
  411860:	ret
  411864:	sub	sp, sp, #0x10
  411868:	str	x0, [sp, #8]
  41186c:	ldr	x0, [sp, #8]
  411870:	ldr	x1, [sp, #8]
  411874:	str	x1, [x0]
  411878:	ldr	x0, [sp, #8]
  41187c:	ldr	x1, [sp, #8]
  411880:	str	x1, [x0, #8]
  411884:	ldr	x0, [sp, #8]
  411888:	add	sp, sp, #0x10
  41188c:	ret
  411890:	stp	x29, x30, [sp, #-32]!
  411894:	mov	x29, sp
  411898:	str	x0, [sp, #24]
  41189c:	str	x1, [sp, #16]
  4118a0:	ldr	x0, [sp, #24]
  4118a4:	cmp	x0, #0x0
  4118a8:	b.ne	4118b8 <ferror@plt+0xf158>  // b.any
  4118ac:	ldr	x0, [sp, #16]
  4118b0:	bl	411864 <ferror@plt+0xf104>
  4118b4:	b	4118f0 <ferror@plt+0xf190>
  4118b8:	ldr	x0, [sp, #24]
  4118bc:	ldr	x1, [x0, #8]
  4118c0:	ldr	x0, [sp, #16]
  4118c4:	str	x1, [x0, #8]
  4118c8:	ldr	x0, [sp, #24]
  4118cc:	ldr	x0, [x0, #8]
  4118d0:	ldr	x1, [sp, #16]
  4118d4:	str	x1, [x0]
  4118d8:	ldr	x0, [sp, #24]
  4118dc:	ldr	x1, [sp, #16]
  4118e0:	str	x1, [x0, #8]
  4118e4:	ldr	x0, [sp, #16]
  4118e8:	ldr	x1, [sp, #24]
  4118ec:	str	x1, [x0]
  4118f0:	ldp	x29, x30, [sp], #32
  4118f4:	ret
  4118f8:	sub	sp, sp, #0x10
  4118fc:	str	x0, [sp, #8]
  411900:	ldr	x0, [sp, #8]
  411904:	ldr	x0, [x0, #8]
  411908:	ldr	x1, [sp, #8]
  41190c:	cmp	x1, x0
  411910:	b.eq	411928 <ferror@plt+0xf1c8>  // b.none
  411914:	ldr	x0, [sp, #8]
  411918:	ldr	x0, [x0]
  41191c:	ldr	x1, [sp, #8]
  411920:	cmp	x1, x0
  411924:	b.ne	411930 <ferror@plt+0xf1d0>  // b.any
  411928:	mov	x0, #0x0                   	// #0
  41192c:	b	411960 <ferror@plt+0xf200>
  411930:	ldr	x0, [sp, #8]
  411934:	ldr	x0, [x0, #8]
  411938:	ldr	x1, [sp, #8]
  41193c:	ldr	x1, [x1]
  411940:	str	x1, [x0]
  411944:	ldr	x0, [sp, #8]
  411948:	ldr	x0, [x0]
  41194c:	ldr	x1, [sp, #8]
  411950:	ldr	x1, [x1, #8]
  411954:	str	x1, [x0, #8]
  411958:	ldr	x0, [sp, #8]
  41195c:	ldr	x0, [x0]
  411960:	add	sp, sp, #0x10
  411964:	ret
  411968:	stp	x29, x30, [sp, #-32]!
  41196c:	mov	x29, sp
  411970:	str	x0, [sp, #24]
  411974:	str	x1, [sp, #16]
  411978:	ldr	x0, [sp, #24]
  41197c:	cmp	x0, #0x0
  411980:	b.ne	411990 <ferror@plt+0xf230>  // b.any
  411984:	ldr	x0, [sp, #16]
  411988:	bl	411864 <ferror@plt+0xf104>
  41198c:	b	4119c8 <ferror@plt+0xf268>
  411990:	ldr	x0, [sp, #16]
  411994:	ldr	x1, [sp, #24]
  411998:	str	x1, [x0]
  41199c:	ldr	x0, [sp, #24]
  4119a0:	ldr	x1, [x0, #8]
  4119a4:	ldr	x0, [sp, #16]
  4119a8:	str	x1, [x0, #8]
  4119ac:	ldr	x0, [sp, #24]
  4119b0:	ldr	x0, [x0, #8]
  4119b4:	ldr	x1, [sp, #16]
  4119b8:	str	x1, [x0]
  4119bc:	ldr	x0, [sp, #24]
  4119c0:	ldr	x1, [sp, #16]
  4119c4:	str	x1, [x0, #8]
  4119c8:	ldp	x29, x30, [sp], #32
  4119cc:	ret
  4119d0:	stp	x29, x30, [sp, #-48]!
  4119d4:	mov	x29, sp
  4119d8:	str	x0, [sp, #24]
  4119dc:	str	x1, [sp, #16]
  4119e0:	ldr	x0, [sp, #24]
  4119e4:	cmp	x0, #0x0
  4119e8:	b.ne	4119f8 <ferror@plt+0xf298>  // b.any
  4119ec:	ldr	x0, [sp, #16]
  4119f0:	bl	411864 <ferror@plt+0xf104>
  4119f4:	b	411a40 <ferror@plt+0xf2e0>
  4119f8:	ldr	x0, [sp, #24]
  4119fc:	ldr	x0, [x0, #8]
  411a00:	ldr	x1, [sp, #16]
  411a04:	str	x1, [x0]
  411a08:	ldr	x0, [sp, #16]
  411a0c:	ldr	x0, [x0, #8]
  411a10:	ldr	x1, [sp, #24]
  411a14:	str	x1, [x0]
  411a18:	ldr	x0, [sp, #24]
  411a1c:	ldr	x0, [x0, #8]
  411a20:	str	x0, [sp, #40]
  411a24:	ldr	x0, [sp, #16]
  411a28:	ldr	x1, [x0, #8]
  411a2c:	ldr	x0, [sp, #24]
  411a30:	str	x1, [x0, #8]
  411a34:	ldr	x0, [sp, #16]
  411a38:	ldr	x1, [sp, #40]
  411a3c:	str	x1, [x0, #8]
  411a40:	ldp	x29, x30, [sp], #48
  411a44:	ret
  411a48:	stp	x29, x30, [sp, #-48]!
  411a4c:	mov	x29, sp
  411a50:	str	x0, [sp, #24]
  411a54:	str	x1, [sp, #16]
  411a58:	mov	x0, #0x18                  	// #24
  411a5c:	bl	4022b0 <malloc@plt>
  411a60:	str	x0, [sp, #40]
  411a64:	ldr	x0, [sp, #40]
  411a68:	cmp	x0, #0x0
  411a6c:	b.ne	411a78 <ferror@plt+0xf318>  // b.any
  411a70:	mov	x0, #0x0                   	// #0
  411a74:	b	411abc <ferror@plt+0xf35c>
  411a78:	ldr	x0, [sp, #40]
  411a7c:	ldr	x1, [sp, #16]
  411a80:	str	x1, [x0, #16]
  411a84:	ldr	x0, [sp, #24]
  411a88:	cmp	x0, #0x0
  411a8c:	b.eq	411a98 <ferror@plt+0xf338>  // b.none
  411a90:	ldr	x0, [sp, #24]
  411a94:	b	411a9c <ferror@plt+0xf33c>
  411a98:	mov	x0, #0x0                   	// #0
  411a9c:	ldr	x1, [sp, #40]
  411aa0:	bl	411890 <ferror@plt+0xf130>
  411aa4:	ldr	x0, [sp, #24]
  411aa8:	cmp	x0, #0x0
  411aac:	b.eq	411ab8 <ferror@plt+0xf358>  // b.none
  411ab0:	ldr	x0, [sp, #24]
  411ab4:	b	411abc <ferror@plt+0xf35c>
  411ab8:	ldr	x0, [sp, #40]
  411abc:	ldp	x29, x30, [sp], #48
  411ac0:	ret
  411ac4:	stp	x29, x30, [sp, #-48]!
  411ac8:	mov	x29, sp
  411acc:	str	x0, [sp, #24]
  411ad0:	str	x1, [sp, #16]
  411ad4:	ldr	x0, [sp, #24]
  411ad8:	cmp	x0, #0x0
  411adc:	b.ne	411af0 <ferror@plt+0xf390>  // b.any
  411ae0:	ldr	x1, [sp, #16]
  411ae4:	ldr	x0, [sp, #24]
  411ae8:	bl	411a48 <ferror@plt+0xf2e8>
  411aec:	b	411b2c <ferror@plt+0xf3cc>
  411af0:	mov	x0, #0x18                  	// #24
  411af4:	bl	4022b0 <malloc@plt>
  411af8:	str	x0, [sp, #40]
  411afc:	ldr	x0, [sp, #40]
  411b00:	cmp	x0, #0x0
  411b04:	b.ne	411b10 <ferror@plt+0xf3b0>  // b.any
  411b08:	mov	x0, #0x0                   	// #0
  411b0c:	b	411b2c <ferror@plt+0xf3cc>
  411b10:	ldr	x0, [sp, #40]
  411b14:	ldr	x1, [sp, #16]
  411b18:	str	x1, [x0, #16]
  411b1c:	ldr	x0, [sp, #24]
  411b20:	ldr	x1, [sp, #40]
  411b24:	bl	411968 <ferror@plt+0xf208>
  411b28:	ldr	x0, [sp, #40]
  411b2c:	ldp	x29, x30, [sp], #48
  411b30:	ret
  411b34:	stp	x29, x30, [sp, #-32]!
  411b38:	mov	x29, sp
  411b3c:	str	x0, [sp, #24]
  411b40:	str	x1, [sp, #16]
  411b44:	ldr	x0, [sp, #24]
  411b48:	cmp	x0, #0x0
  411b4c:	b.ne	411b58 <ferror@plt+0xf3f8>  // b.any
  411b50:	ldr	x0, [sp, #16]
  411b54:	b	411b7c <ferror@plt+0xf41c>
  411b58:	ldr	x0, [sp, #16]
  411b5c:	cmp	x0, #0x0
  411b60:	b.ne	411b6c <ferror@plt+0xf40c>  // b.any
  411b64:	ldr	x0, [sp, #24]
  411b68:	b	411b7c <ferror@plt+0xf41c>
  411b6c:	ldr	x0, [sp, #24]
  411b70:	ldr	x1, [sp, #16]
  411b74:	bl	4119d0 <ferror@plt+0xf270>
  411b78:	ldr	x0, [sp, #24]
  411b7c:	ldp	x29, x30, [sp], #32
  411b80:	ret
  411b84:	stp	x29, x30, [sp, #-48]!
  411b88:	mov	x29, sp
  411b8c:	str	x0, [sp, #24]
  411b90:	str	x1, [sp, #16]
  411b94:	mov	x0, #0x18                  	// #24
  411b98:	bl	4022b0 <malloc@plt>
  411b9c:	str	x0, [sp, #40]
  411ba0:	ldr	x0, [sp, #40]
  411ba4:	cmp	x0, #0x0
  411ba8:	b.ne	411bb4 <ferror@plt+0xf454>  // b.any
  411bac:	mov	x0, #0x0                   	// #0
  411bb0:	b	411be4 <ferror@plt+0xf484>
  411bb4:	ldr	x0, [sp, #40]
  411bb8:	ldr	x1, [sp, #16]
  411bbc:	str	x1, [x0, #16]
  411bc0:	ldr	x0, [sp, #24]
  411bc4:	cmp	x0, #0x0
  411bc8:	b.eq	411bd4 <ferror@plt+0xf474>  // b.none
  411bcc:	ldr	x0, [sp, #24]
  411bd0:	b	411bd8 <ferror@plt+0xf478>
  411bd4:	mov	x0, #0x0                   	// #0
  411bd8:	ldr	x1, [sp, #40]
  411bdc:	bl	411890 <ferror@plt+0xf130>
  411be0:	ldr	x0, [sp, #40]
  411be4:	ldp	x29, x30, [sp], #48
  411be8:	ret
  411bec:	stp	x29, x30, [sp, #-48]!
  411bf0:	mov	x29, sp
  411bf4:	str	x0, [sp, #24]
  411bf8:	ldr	x0, [sp, #24]
  411bfc:	cmp	x0, #0x0
  411c00:	b.ne	411c0c <ferror@plt+0xf4ac>  // b.any
  411c04:	mov	x0, #0x0                   	// #0
  411c08:	b	411c38 <ferror@plt+0xf4d8>
  411c0c:	ldr	x0, [sp, #24]
  411c10:	bl	4118f8 <ferror@plt+0xf198>
  411c14:	str	x0, [sp, #40]
  411c18:	ldr	x0, [sp, #24]
  411c1c:	bl	402510 <free@plt>
  411c20:	ldr	x0, [sp, #40]
  411c24:	cmp	x0, #0x0
  411c28:	b.ne	411c34 <ferror@plt+0xf4d4>  // b.any
  411c2c:	mov	x0, #0x0                   	// #0
  411c30:	b	411c38 <ferror@plt+0xf4d8>
  411c34:	ldr	x0, [sp, #40]
  411c38:	ldp	x29, x30, [sp], #48
  411c3c:	ret
  411c40:	stp	x29, x30, [sp, #-48]!
  411c44:	mov	x29, sp
  411c48:	str	x0, [sp, #24]
  411c4c:	str	x1, [sp, #16]
  411c50:	ldr	x0, [sp, #24]
  411c54:	str	x0, [sp, #40]
  411c58:	b	411c80 <ferror@plt+0xf520>
  411c5c:	ldr	x0, [sp, #40]
  411c60:	ldr	x0, [x0, #16]
  411c64:	ldr	x1, [sp, #16]
  411c68:	cmp	x1, x0
  411c6c:	b.eq	411c90 <ferror@plt+0xf530>  // b.none
  411c70:	ldr	x1, [sp, #40]
  411c74:	ldr	x0, [sp, #24]
  411c78:	bl	411d90 <ferror@plt+0xf630>
  411c7c:	str	x0, [sp, #40]
  411c80:	ldr	x0, [sp, #40]
  411c84:	cmp	x0, #0x0
  411c88:	b.ne	411c5c <ferror@plt+0xf4fc>  // b.any
  411c8c:	b	411c94 <ferror@plt+0xf534>
  411c90:	nop
  411c94:	ldr	x0, [sp, #40]
  411c98:	cmp	x0, #0x0
  411c9c:	b.ne	411ca8 <ferror@plt+0xf548>  // b.any
  411ca0:	ldr	x0, [sp, #24]
  411ca4:	b	411cd4 <ferror@plt+0xf574>
  411ca8:	ldr	x0, [sp, #40]
  411cac:	bl	4118f8 <ferror@plt+0xf198>
  411cb0:	str	x0, [sp, #32]
  411cb4:	ldr	x0, [sp, #40]
  411cb8:	bl	402510 <free@plt>
  411cbc:	ldr	x0, [sp, #32]
  411cc0:	cmp	x0, #0x0
  411cc4:	b.ne	411cd0 <ferror@plt+0xf570>  // b.any
  411cc8:	mov	x0, #0x0                   	// #0
  411ccc:	b	411cd4 <ferror@plt+0xf574>
  411cd0:	ldr	x0, [sp, #32]
  411cd4:	ldp	x29, x30, [sp], #48
  411cd8:	ret
  411cdc:	stp	x29, x30, [sp, #-48]!
  411ce0:	mov	x29, sp
  411ce4:	str	x0, [sp, #24]
  411ce8:	str	w1, [sp, #20]
  411cec:	ldr	x0, [sp, #24]
  411cf0:	str	x0, [sp, #40]
  411cf4:	str	wzr, [sp, #36]
  411cf8:	b	411d20 <ferror@plt+0xf5c0>
  411cfc:	ldr	x0, [sp, #40]
  411d00:	bl	411de8 <ferror@plt+0xf688>
  411d04:	str	x0, [sp, #40]
  411d08:	ldr	x0, [sp, #40]
  411d0c:	bl	411bec <ferror@plt+0xf48c>
  411d10:	str	x0, [sp, #40]
  411d14:	ldr	w0, [sp, #36]
  411d18:	add	w0, w0, #0x1
  411d1c:	str	w0, [sp, #36]
  411d20:	ldr	w1, [sp, #36]
  411d24:	ldr	w0, [sp, #20]
  411d28:	cmp	w1, w0
  411d2c:	b.cc	411cfc <ferror@plt+0xf59c>  // b.lo, b.ul, b.last
  411d30:	ldr	x0, [sp, #40]
  411d34:	ldp	x29, x30, [sp], #48
  411d38:	ret
  411d3c:	sub	sp, sp, #0x10
  411d40:	str	x0, [sp, #8]
  411d44:	str	x1, [sp]
  411d48:	ldr	x0, [sp, #8]
  411d4c:	cmp	x0, #0x0
  411d50:	b.eq	411d60 <ferror@plt+0xf600>  // b.none
  411d54:	ldr	x0, [sp]
  411d58:	cmp	x0, #0x0
  411d5c:	b.ne	411d68 <ferror@plt+0xf608>  // b.any
  411d60:	mov	x0, #0x0                   	// #0
  411d64:	b	411d88 <ferror@plt+0xf628>
  411d68:	ldr	x1, [sp, #8]
  411d6c:	ldr	x0, [sp]
  411d70:	cmp	x1, x0
  411d74:	b.ne	411d80 <ferror@plt+0xf620>  // b.any
  411d78:	mov	x0, #0x0                   	// #0
  411d7c:	b	411d88 <ferror@plt+0xf628>
  411d80:	ldr	x0, [sp]
  411d84:	ldr	x0, [x0, #8]
  411d88:	add	sp, sp, #0x10
  411d8c:	ret
  411d90:	sub	sp, sp, #0x10
  411d94:	str	x0, [sp, #8]
  411d98:	str	x1, [sp]
  411d9c:	ldr	x0, [sp, #8]
  411da0:	cmp	x0, #0x0
  411da4:	b.eq	411db4 <ferror@plt+0xf654>  // b.none
  411da8:	ldr	x0, [sp]
  411dac:	cmp	x0, #0x0
  411db0:	b.ne	411dbc <ferror@plt+0xf65c>  // b.any
  411db4:	mov	x0, #0x0                   	// #0
  411db8:	b	411de0 <ferror@plt+0xf680>
  411dbc:	ldr	x0, [sp]
  411dc0:	ldr	x1, [x0]
  411dc4:	ldr	x0, [sp, #8]
  411dc8:	cmp	x1, x0
  411dcc:	b.ne	411dd8 <ferror@plt+0xf678>  // b.any
  411dd0:	mov	x0, #0x0                   	// #0
  411dd4:	b	411de0 <ferror@plt+0xf680>
  411dd8:	ldr	x0, [sp]
  411ddc:	ldr	x0, [x0]
  411de0:	add	sp, sp, #0x10
  411de4:	ret
  411de8:	sub	sp, sp, #0x10
  411dec:	str	x0, [sp, #8]
  411df0:	ldr	x0, [sp, #8]
  411df4:	cmp	x0, #0x0
  411df8:	b.ne	411e04 <ferror@plt+0xf6a4>  // b.any
  411dfc:	mov	x0, #0x0                   	// #0
  411e00:	b	411e0c <ferror@plt+0xf6ac>
  411e04:	ldr	x0, [sp, #8]
  411e08:	ldr	x0, [x0, #8]
  411e0c:	add	sp, sp, #0x10
  411e10:	ret
  411e14:	stp	x29, x30, [sp, #-32]!
  411e18:	mov	x29, sp
  411e1c:	str	x0, [sp, #24]
  411e20:	ldr	x0, [sp, #24]
  411e24:	ldr	x0, [x0]
  411e28:	bl	402510 <free@plt>
  411e2c:	nop
  411e30:	ldp	x29, x30, [sp], #32
  411e34:	ret
  411e38:	sub	sp, sp, #0x10
  411e3c:	str	x0, [sp, #8]
  411e40:	ldr	x0, [sp, #8]
  411e44:	ldr	x0, [x0, #16]
  411e48:	add	sp, sp, #0x10
  411e4c:	ret
  411e50:	sub	sp, sp, #0x20
  411e54:	str	x0, [sp, #8]
  411e58:	ldr	x0, [sp, #8]
  411e5c:	ldr	x0, [x0, #16]
  411e60:	str	x0, [sp, #24]
  411e64:	ldr	x0, [sp, #24]
  411e68:	ldr	x0, [x0]
  411e6c:	add	sp, sp, #0x20
  411e70:	ret
  411e74:	sub	sp, sp, #0x20
  411e78:	str	x0, [sp, #8]
  411e7c:	ldr	x0, [sp, #8]
  411e80:	ldr	x0, [x0, #16]
  411e84:	str	x0, [sp, #24]
  411e88:	ldr	x0, [sp, #24]
  411e8c:	add	x0, x0, #0x8
  411e90:	add	sp, sp, #0x20
  411e94:	ret
  411e98:	sub	sp, sp, #0x20
  411e9c:	str	x0, [sp, #8]
  411ea0:	ldr	x0, [sp, #8]
  411ea4:	ldr	x0, [x0, #16]
  411ea8:	str	x0, [sp, #24]
  411eac:	ldr	x0, [sp, #24]
  411eb0:	ldr	x0, [x0]
  411eb4:	add	sp, sp, #0x20
  411eb8:	ret
  411ebc:	sub	sp, sp, #0x20
  411ec0:	str	x0, [sp, #8]
  411ec4:	ldr	x0, [sp, #8]
  411ec8:	ldr	x0, [x0, #16]
  411ecc:	str	x0, [sp, #24]
  411ed0:	ldr	x0, [sp, #24]
  411ed4:	add	x0, x0, #0x8
  411ed8:	add	sp, sp, #0x20
  411edc:	ret
  411ee0:	sub	sp, sp, #0x20
  411ee4:	str	x0, [sp, #8]
  411ee8:	ldr	x0, [sp, #8]
  411eec:	ldr	x0, [x0, #16]
  411ef0:	str	x0, [sp, #24]
  411ef4:	ldr	x0, [sp, #24]
  411ef8:	ldr	x0, [x0]
  411efc:	add	sp, sp, #0x20
  411f00:	ret
  411f04:	sub	sp, sp, #0x20
  411f08:	str	x0, [sp, #8]
  411f0c:	ldr	x0, [sp, #8]
  411f10:	ldr	x0, [x0, #16]
  411f14:	str	x0, [sp, #24]
  411f18:	ldr	x0, [sp, #24]
  411f1c:	add	x0, x0, #0x8
  411f20:	add	sp, sp, #0x20
  411f24:	ret
  411f28:	sub	sp, sp, #0x20
  411f2c:	str	x0, [sp, #8]
  411f30:	ldr	x0, [sp, #8]
  411f34:	ldr	x0, [x0, #16]
  411f38:	str	x0, [sp, #24]
  411f3c:	ldr	x0, [sp, #24]
  411f40:	ldr	x0, [x0]
  411f44:	add	sp, sp, #0x20
  411f48:	ret
  411f4c:	sub	sp, sp, #0x20
  411f50:	str	x0, [sp, #8]
  411f54:	str	x1, [sp]
  411f58:	ldr	x0, [sp, #8]
  411f5c:	ldr	x0, [x0, #16]
  411f60:	str	x0, [sp, #24]
  411f64:	ldr	x0, [sp, #24]
  411f68:	ldr	w1, [x0, #24]
  411f6c:	ldr	x0, [sp]
  411f70:	str	w1, [x0]
  411f74:	ldr	x0, [sp, #24]
  411f78:	ldr	x0, [x0, #8]
  411f7c:	add	sp, sp, #0x20
  411f80:	ret
  411f84:	sub	sp, sp, #0x20
  411f88:	str	x0, [sp, #8]
  411f8c:	str	x1, [sp]
  411f90:	ldr	x0, [sp, #8]
  411f94:	ldr	x0, [x0, #16]
  411f98:	str	x0, [sp, #24]
  411f9c:	ldr	x0, [sp, #24]
  411fa0:	ldr	w1, [x0, #28]
  411fa4:	ldr	x0, [sp]
  411fa8:	str	w1, [x0]
  411fac:	ldr	x0, [sp, #24]
  411fb0:	ldr	x0, [x0, #16]
  411fb4:	add	sp, sp, #0x20
  411fb8:	ret
  411fbc:	stp	x29, x30, [sp, #-128]!
  411fc0:	mov	x29, sp
  411fc4:	str	x19, [sp, #16]
  411fc8:	str	x0, [sp, #72]
  411fcc:	str	x1, [sp, #64]
  411fd0:	str	x2, [sp, #56]
  411fd4:	str	x3, [sp, #48]
  411fd8:	str	x4, [sp, #40]
  411fdc:	ldr	x0, [sp, #64]
  411fe0:	bl	402110 <strlen@plt>
  411fe4:	add	x0, x0, #0x1
  411fe8:	str	x0, [sp, #120]
  411fec:	ldr	x0, [sp, #56]
  411ff0:	bl	402110 <strlen@plt>
  411ff4:	add	x0, x0, #0x1
  411ff8:	str	x0, [sp, #112]
  411ffc:	ldr	x0, [sp, #72]
  412000:	ldr	x0, [x0]
  412004:	str	x0, [sp, #96]
  412008:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41200c:	add	x0, x0, #0x270
  412010:	str	x0, [sp, #88]
  412014:	nop
  412018:	ldr	x1, [sp, #120]
  41201c:	ldr	x0, [sp, #112]
  412020:	add	x0, x1, x0
  412024:	add	x0, x0, #0x8
  412028:	bl	4022b0 <malloc@plt>
  41202c:	str	x0, [sp, #80]
  412030:	ldr	x0, [sp, #80]
  412034:	cmp	x0, #0x0
  412038:	b.ne	412044 <ferror@plt+0xf8e4>  // b.any
  41203c:	mov	w19, #0xfffffff4            	// #-12
  412040:	b	4120c0 <ferror@plt+0xf960>
  412044:	ldr	x2, [sp, #80]
  412048:	ldr	x0, [sp, #120]
  41204c:	add	x1, x0, #0x8
  412050:	ldr	x0, [sp, #80]
  412054:	add	x1, x2, x1
  412058:	str	x1, [x0]
  41205c:	ldr	x0, [sp, #80]
  412060:	add	x0, x0, #0x8
  412064:	ldr	x2, [sp, #120]
  412068:	ldr	x1, [sp, #64]
  41206c:	bl	4020d0 <memcpy@plt>
  412070:	ldr	x0, [sp, #80]
  412074:	ldr	x0, [x0]
  412078:	ldr	x2, [sp, #112]
  41207c:	ldr	x1, [sp, #56]
  412080:	bl	4020d0 <memcpy@plt>
  412084:	ldr	x0, [sp, #40]
  412088:	ldr	x0, [x0]
  41208c:	ldr	x1, [sp, #80]
  412090:	bl	411a48 <ferror@plt+0xf2e8>
  412094:	str	x0, [sp, #104]
  412098:	ldr	x0, [sp, #104]
  41209c:	cmp	x0, #0x0
  4120a0:	b.ne	4120ac <ferror@plt+0xf94c>  // b.any
  4120a4:	mov	w19, #0xfffffff4            	// #-12
  4120a8:	b	4120c0 <ferror@plt+0xf960>
  4120ac:	ldr	x0, [sp, #40]
  4120b0:	ldr	x1, [sp, #104]
  4120b4:	str	x1, [x0]
  4120b8:	str	xzr, [sp, #80]
  4120bc:	mov	w19, #0x0                   	// #0
  4120c0:	add	x0, sp, #0x50
  4120c4:	bl	411e14 <ferror@plt+0xf6b4>
  4120c8:	mov	w0, w19
  4120cc:	ldr	x19, [sp, #16]
  4120d0:	ldp	x29, x30, [sp], #128
  4120d4:	ret
  4120d8:	stp	x29, x30, [sp, #-64]!
  4120dc:	mov	x29, sp
  4120e0:	str	x0, [sp, #40]
  4120e4:	str	x1, [sp, #32]
  4120e8:	str	x2, [sp, #24]
  4120ec:	ldr	x0, [sp, #32]
  4120f0:	ldr	x0, [x0, #16]
  4120f4:	str	x0, [sp, #56]
  4120f8:	ldr	x0, [sp, #56]
  4120fc:	bl	402510 <free@plt>
  412100:	ldr	x0, [sp, #32]
  412104:	bl	411bec <ferror@plt+0xf48c>
  412108:	mov	x1, x0
  41210c:	ldr	x0, [sp, #24]
  412110:	str	x1, [x0]
  412114:	nop
  412118:	ldp	x29, x30, [sp], #64
  41211c:	ret
  412120:	stp	x29, x30, [sp, #-112]!
  412124:	mov	x29, sp
  412128:	str	x19, [sp, #16]
  41212c:	str	x0, [sp, #56]
  412130:	str	x1, [sp, #48]
  412134:	str	x2, [sp, #40]
  412138:	ldr	x0, [sp, #48]
  41213c:	bl	402110 <strlen@plt>
  412140:	add	x0, x0, #0x1
  412144:	str	x0, [sp, #104]
  412148:	ldr	x0, [sp, #40]
  41214c:	bl	402110 <strlen@plt>
  412150:	add	x0, x0, #0x1
  412154:	str	x0, [sp, #96]
  412158:	ldr	x0, [sp, #56]
  41215c:	ldr	x0, [x0]
  412160:	str	x0, [sp, #80]
  412164:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412168:	add	x0, x0, #0x290
  41216c:	str	x0, [sp, #72]
  412170:	nop
  412174:	ldr	x1, [sp, #104]
  412178:	ldr	x0, [sp, #96]
  41217c:	add	x0, x1, x0
  412180:	add	x0, x0, #0x8
  412184:	bl	4022b0 <malloc@plt>
  412188:	str	x0, [sp, #64]
  41218c:	ldr	x0, [sp, #64]
  412190:	cmp	x0, #0x0
  412194:	b.ne	4121a0 <ferror@plt+0xfa40>  // b.any
  412198:	mov	w19, #0xfffffff4            	// #-12
  41219c:	b	412230 <ferror@plt+0xfad0>
  4121a0:	ldr	x2, [sp, #64]
  4121a4:	ldr	x0, [sp, #104]
  4121a8:	add	x1, x0, #0x8
  4121ac:	ldr	x0, [sp, #64]
  4121b0:	add	x1, x2, x1
  4121b4:	str	x1, [x0]
  4121b8:	ldr	x0, [sp, #64]
  4121bc:	add	x0, x0, #0x8
  4121c0:	ldr	x2, [sp, #104]
  4121c4:	ldr	x1, [sp, #48]
  4121c8:	bl	4020d0 <memcpy@plt>
  4121cc:	ldr	x0, [sp, #64]
  4121d0:	ldr	x0, [x0]
  4121d4:	ldr	x2, [sp, #96]
  4121d8:	ldr	x1, [sp, #40]
  4121dc:	bl	4020d0 <memcpy@plt>
  4121e0:	ldr	x0, [sp, #64]
  4121e4:	ldr	x0, [x0]
  4121e8:	mov	w2, #0x20                  	// #32
  4121ec:	mov	w1, #0x9                   	// #9
  4121f0:	bl	40f284 <ferror@plt+0xcb24>
  4121f4:	ldr	x0, [sp, #56]
  4121f8:	ldr	x0, [x0, #24]
  4121fc:	ldr	x1, [sp, #64]
  412200:	bl	411a48 <ferror@plt+0xf2e8>
  412204:	str	x0, [sp, #88]
  412208:	ldr	x0, [sp, #88]
  41220c:	cmp	x0, #0x0
  412210:	b.ne	41221c <ferror@plt+0xfabc>  // b.any
  412214:	mov	w19, #0xfffffff4            	// #-12
  412218:	b	412230 <ferror@plt+0xfad0>
  41221c:	str	xzr, [sp, #64]
  412220:	ldr	x0, [sp, #56]
  412224:	ldr	x1, [sp, #88]
  412228:	str	x1, [x0, #24]
  41222c:	mov	w19, #0x0                   	// #0
  412230:	add	x0, sp, #0x40
  412234:	bl	411e14 <ferror@plt+0xf6b4>
  412238:	mov	w0, w19
  41223c:	ldr	x19, [sp, #16]
  412240:	ldp	x29, x30, [sp], #112
  412244:	ret
  412248:	stp	x29, x30, [sp, #-48]!
  41224c:	mov	x29, sp
  412250:	str	x0, [sp, #24]
  412254:	str	x1, [sp, #16]
  412258:	ldr	x0, [sp, #16]
  41225c:	ldr	x0, [x0, #16]
  412260:	str	x0, [sp, #40]
  412264:	ldr	x0, [sp, #40]
  412268:	bl	402510 <free@plt>
  41226c:	ldr	x0, [sp, #16]
  412270:	bl	411bec <ferror@plt+0xf48c>
  412274:	mov	x1, x0
  412278:	ldr	x0, [sp, #24]
  41227c:	str	x1, [x0, #24]
  412280:	nop
  412284:	ldp	x29, x30, [sp], #48
  412288:	ret
  41228c:	stp	x29, x30, [sp, #-112]!
  412290:	mov	x29, sp
  412294:	str	x19, [sp, #16]
  412298:	str	x0, [sp, #56]
  41229c:	str	x1, [sp, #48]
  4122a0:	str	x2, [sp, #40]
  4122a4:	ldr	x0, [sp, #48]
  4122a8:	bl	402110 <strlen@plt>
  4122ac:	add	x0, x0, #0x1
  4122b0:	str	x0, [sp, #104]
  4122b4:	ldr	x0, [sp, #40]
  4122b8:	bl	402110 <strlen@plt>
  4122bc:	add	x0, x0, #0x1
  4122c0:	str	x0, [sp, #96]
  4122c4:	ldr	x0, [sp, #56]
  4122c8:	ldr	x0, [x0]
  4122cc:	str	x0, [sp, #80]
  4122d0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4122d4:	add	x0, x0, #0x2b0
  4122d8:	str	x0, [sp, #72]
  4122dc:	nop
  4122e0:	ldr	x1, [sp, #104]
  4122e4:	ldr	x0, [sp, #96]
  4122e8:	add	x0, x1, x0
  4122ec:	add	x0, x0, #0x8
  4122f0:	bl	4022b0 <malloc@plt>
  4122f4:	str	x0, [sp, #64]
  4122f8:	ldr	x0, [sp, #64]
  4122fc:	cmp	x0, #0x0
  412300:	b.ne	41230c <ferror@plt+0xfbac>  // b.any
  412304:	mov	w19, #0xfffffff4            	// #-12
  412308:	b	412388 <ferror@plt+0xfc28>
  41230c:	ldr	x2, [sp, #64]
  412310:	ldr	x0, [sp, #96]
  412314:	add	x1, x0, #0x8
  412318:	ldr	x0, [sp, #64]
  41231c:	add	x1, x2, x1
  412320:	str	x1, [x0]
  412324:	ldr	x0, [sp, #64]
  412328:	add	x0, x0, #0x8
  41232c:	ldr	x2, [sp, #96]
  412330:	ldr	x1, [sp, #40]
  412334:	bl	4020d0 <memcpy@plt>
  412338:	ldr	x0, [sp, #64]
  41233c:	ldr	x0, [x0]
  412340:	ldr	x2, [sp, #104]
  412344:	ldr	x1, [sp, #48]
  412348:	bl	4020d0 <memcpy@plt>
  41234c:	ldr	x0, [sp, #56]
  412350:	ldr	x0, [x0, #8]
  412354:	ldr	x1, [sp, #64]
  412358:	bl	411a48 <ferror@plt+0xf2e8>
  41235c:	str	x0, [sp, #88]
  412360:	ldr	x0, [sp, #88]
  412364:	cmp	x0, #0x0
  412368:	b.ne	412374 <ferror@plt+0xfc14>  // b.any
  41236c:	mov	w19, #0xfffffff4            	// #-12
  412370:	b	412388 <ferror@plt+0xfc28>
  412374:	str	xzr, [sp, #64]
  412378:	ldr	x0, [sp, #56]
  41237c:	ldr	x1, [sp, #88]
  412380:	str	x1, [x0, #8]
  412384:	mov	w19, #0x0                   	// #0
  412388:	add	x0, sp, #0x40
  41238c:	bl	411e14 <ferror@plt+0xf6b4>
  412390:	mov	w0, w19
  412394:	ldr	x19, [sp, #16]
  412398:	ldp	x29, x30, [sp], #112
  41239c:	ret
  4123a0:	stp	x29, x30, [sp, #-48]!
  4123a4:	mov	x29, sp
  4123a8:	str	x0, [sp, #24]
  4123ac:	str	x1, [sp, #16]
  4123b0:	ldr	x0, [sp, #16]
  4123b4:	ldr	x0, [x0, #16]
  4123b8:	str	x0, [sp, #40]
  4123bc:	ldr	x0, [sp, #40]
  4123c0:	bl	402510 <free@plt>
  4123c4:	ldr	x0, [sp, #16]
  4123c8:	bl	411bec <ferror@plt+0xf48c>
  4123cc:	mov	x1, x0
  4123d0:	ldr	x0, [sp, #24]
  4123d4:	str	x1, [x0, #8]
  4123d8:	nop
  4123dc:	ldp	x29, x30, [sp], #48
  4123e0:	ret
  4123e4:	stp	x29, x30, [sp, #-80]!
  4123e8:	mov	x29, sp
  4123ec:	str	x19, [sp, #16]
  4123f0:	str	x0, [sp, #40]
  4123f4:	str	x1, [sp, #32]
  4123f8:	ldr	x0, [sp, #40]
  4123fc:	ldr	x0, [x0]
  412400:	str	x0, [sp, #64]
  412404:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412408:	add	x0, x0, #0x2c8
  41240c:	str	x0, [sp, #56]
  412410:	nop
  412414:	ldr	x0, [sp, #32]
  412418:	bl	402370 <strdup@plt>
  41241c:	str	x0, [sp, #48]
  412420:	ldr	x0, [sp, #48]
  412424:	cmp	x0, #0x0
  412428:	b.ne	412434 <ferror@plt+0xfcd4>  // b.any
  41242c:	mov	w19, #0xfffffff4            	// #-12
  412430:	b	412470 <ferror@plt+0xfd10>
  412434:	ldr	x0, [sp, #40]
  412438:	ldr	x0, [x0, #16]
  41243c:	ldr	x1, [sp, #48]
  412440:	bl	411a48 <ferror@plt+0xf2e8>
  412444:	str	x0, [sp, #72]
  412448:	ldr	x0, [sp, #72]
  41244c:	cmp	x0, #0x0
  412450:	b.ne	41245c <ferror@plt+0xfcfc>  // b.any
  412454:	mov	w19, #0xfffffff4            	// #-12
  412458:	b	412470 <ferror@plt+0xfd10>
  41245c:	str	xzr, [sp, #48]
  412460:	ldr	x0, [sp, #40]
  412464:	ldr	x1, [sp, #72]
  412468:	str	x1, [x0, #16]
  41246c:	mov	w19, #0x0                   	// #0
  412470:	add	x0, sp, #0x30
  412474:	bl	411e14 <ferror@plt+0xf6b4>
  412478:	mov	w0, w19
  41247c:	ldr	x19, [sp, #16]
  412480:	ldp	x29, x30, [sp], #80
  412484:	ret
  412488:	stp	x29, x30, [sp, #-32]!
  41248c:	mov	x29, sp
  412490:	str	x0, [sp, #24]
  412494:	str	x1, [sp, #16]
  412498:	ldr	x0, [sp, #16]
  41249c:	ldr	x0, [x0, #16]
  4124a0:	bl	402510 <free@plt>
  4124a4:	ldr	x0, [sp, #16]
  4124a8:	bl	411bec <ferror@plt+0xf48c>
  4124ac:	mov	x1, x0
  4124b0:	ldr	x0, [sp, #24]
  4124b4:	str	x1, [x0, #16]
  4124b8:	nop
  4124bc:	ldp	x29, x30, [sp], #32
  4124c0:	ret
  4124c4:	stp	x29, x30, [sp, #-176]!
  4124c8:	mov	x29, sp
  4124cc:	str	x0, [sp, #40]
  4124d0:	str	x1, [sp, #32]
  4124d4:	str	x2, [sp, #24]
  4124d8:	str	wzr, [sp, #148]
  4124dc:	str	wzr, [sp, #144]
  4124e0:	ldr	x0, [sp, #32]
  4124e4:	bl	402110 <strlen@plt>
  4124e8:	add	x0, x0, #0x1
  4124ec:	str	x0, [sp, #120]
  4124f0:	str	xzr, [sp, #136]
  4124f4:	strb	wzr, [sp, #135]
  4124f8:	str	wzr, [sp, #128]
  4124fc:	ldr	x0, [sp, #40]
  412500:	ldr	x0, [x0]
  412504:	str	x0, [sp, #80]
  412508:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41250c:	add	x0, x0, #0x2c8
  412510:	str	x0, [sp, #72]
  412514:	nop
  412518:	ldr	x0, [sp, #24]
  41251c:	str	x0, [sp, #168]
  412520:	ldr	x0, [sp, #168]
  412524:	str	x0, [sp, #160]
  412528:	ldr	x0, [sp, #168]
  41252c:	ldrb	w0, [x0]
  412530:	cmp	w0, #0x0
  412534:	b.eq	4125a0 <ferror@plt+0xfe40>  // b.none
  412538:	bl	4024c0 <__ctype_b_loc@plt>
  41253c:	ldr	x1, [x0]
  412540:	ldr	x0, [sp, #168]
  412544:	ldrb	w0, [x0]
  412548:	and	x0, x0, #0xff
  41254c:	lsl	x0, x0, #1
  412550:	add	x0, x1, x0
  412554:	ldrh	w0, [x0]
  412558:	and	w0, w0, #0x2000
  41255c:	cmp	w0, #0x0
  412560:	b.ne	41256c <ferror@plt+0xfe0c>  // b.any
  412564:	strb	wzr, [sp, #135]
  412568:	b	4126cc <ferror@plt+0xff6c>
  41256c:	ldrb	w0, [sp, #135]
  412570:	cmp	w0, #0x0
  412574:	b.eq	412588 <ferror@plt+0xfe28>  // b.none
  412578:	ldr	x0, [sp, #168]
  41257c:	add	x0, x0, #0x1
  412580:	str	x0, [sp, #160]
  412584:	b	4126cc <ferror@plt+0xff6c>
  412588:	mov	w0, #0x1                   	// #1
  41258c:	strb	w0, [sp, #135]
  412590:	ldr	x1, [sp, #160]
  412594:	ldr	x0, [sp, #168]
  412598:	cmp	x1, x0
  41259c:	b.cs	4126c8 <ferror@plt+0xff68>  // b.hs, b.nlast
  4125a0:	ldr	x1, [sp, #168]
  4125a4:	ldr	x0, [sp, #160]
  4125a8:	sub	x0, x1, x0
  4125ac:	str	x0, [sp, #112]
  4125b0:	ldr	x0, [sp, #112]
  4125b4:	cmp	x0, #0x4
  4125b8:	b.ne	4125e4 <ferror@plt+0xfe84>  // b.any
  4125bc:	mov	x2, #0x4                   	// #4
  4125c0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4125c4:	add	x1, x0, #0x2d8
  4125c8:	ldr	x0, [sp, #160]
  4125cc:	bl	402460 <memcmp@plt>
  4125d0:	cmp	w0, #0x0
  4125d4:	b.ne	4125e4 <ferror@plt+0xfe84>  // b.any
  4125d8:	mov	w0, #0x1                   	// #1
  4125dc:	str	w0, [sp, #128]
  4125e0:	b	4126a8 <ferror@plt+0xff48>
  4125e4:	ldr	x0, [sp, #112]
  4125e8:	cmp	x0, #0x5
  4125ec:	b.ne	412618 <ferror@plt+0xfeb8>  // b.any
  4125f0:	mov	x2, #0x5                   	// #5
  4125f4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4125f8:	add	x1, x0, #0x2e0
  4125fc:	ldr	x0, [sp, #160]
  412600:	bl	402460 <memcmp@plt>
  412604:	cmp	w0, #0x0
  412608:	b.ne	412618 <ferror@plt+0xfeb8>  // b.any
  41260c:	mov	w0, #0x2                   	// #2
  412610:	str	w0, [sp, #128]
  412614:	b	4126a8 <ferror@plt+0xff48>
  412618:	ldr	x0, [sp, #168]
  41261c:	ldrb	w0, [x0]
  412620:	cmp	w0, #0x0
  412624:	b.ne	41264c <ferror@plt+0xfeec>  // b.any
  412628:	ldr	x0, [sp, #168]
  41262c:	ldrb	w0, [x0]
  412630:	cmp	w0, #0x0
  412634:	b.ne	4126a8 <ferror@plt+0xff48>  // b.any
  412638:	ldrb	w0, [sp, #135]
  41263c:	eor	w0, w0, #0x1
  412640:	and	w0, w0, #0xff
  412644:	cmp	w0, #0x0
  412648:	b.eq	4126a8 <ferror@plt+0xff48>  // b.none
  41264c:	ldr	w0, [sp, #128]
  412650:	cmp	w0, #0x1
  412654:	b.ne	41267c <ferror@plt+0xff1c>  // b.any
  412658:	ldr	x1, [sp, #112]
  41265c:	ldr	x0, [sp, #136]
  412660:	add	x0, x1, x0
  412664:	add	x0, x0, #0x1
  412668:	str	x0, [sp, #136]
  41266c:	ldr	w0, [sp, #148]
  412670:	add	w0, w0, #0x1
  412674:	str	w0, [sp, #148]
  412678:	b	4126a8 <ferror@plt+0xff48>
  41267c:	ldr	w0, [sp, #128]
  412680:	cmp	w0, #0x2
  412684:	b.ne	4126a8 <ferror@plt+0xff48>  // b.any
  412688:	ldr	x1, [sp, #112]
  41268c:	ldr	x0, [sp, #136]
  412690:	add	x0, x1, x0
  412694:	add	x0, x0, #0x1
  412698:	str	x0, [sp, #136]
  41269c:	ldr	w0, [sp, #144]
  4126a0:	add	w0, w0, #0x1
  4126a4:	str	w0, [sp, #144]
  4126a8:	ldr	x0, [sp, #168]
  4126ac:	add	x0, x0, #0x1
  4126b0:	str	x0, [sp, #160]
  4126b4:	ldr	x0, [sp, #168]
  4126b8:	ldrb	w0, [x0]
  4126bc:	cmp	w0, #0x0
  4126c0:	b.eq	4126dc <ferror@plt+0xff7c>  // b.none
  4126c4:	b	4126cc <ferror@plt+0xff6c>
  4126c8:	nop
  4126cc:	ldr	x0, [sp, #168]
  4126d0:	add	x0, x0, #0x1
  4126d4:	str	x0, [sp, #168]
  4126d8:	b	412528 <ferror@plt+0xfdc8>
  4126dc:	nop
  4126e0:	ldr	x0, [sp, #40]
  4126e4:	ldr	x0, [x0]
  4126e8:	str	x0, [sp, #64]
  4126ec:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4126f0:	add	x0, x0, #0x2e8
  4126f4:	str	x0, [sp, #56]
  4126f8:	nop
  4126fc:	ldr	w0, [sp, #148]
  412700:	lsl	x1, x0, #3
  412704:	ldr	x0, [sp, #120]
  412708:	add	x1, x1, x0
  41270c:	ldr	w0, [sp, #144]
  412710:	lsl	x0, x0, #3
  412714:	add	x1, x1, x0
  412718:	ldr	x0, [sp, #136]
  41271c:	add	x0, x1, x0
  412720:	add	x0, x0, #0x20
  412724:	bl	4022b0 <malloc@plt>
  412728:	str	x0, [sp, #104]
  41272c:	ldr	x0, [sp, #104]
  412730:	cmp	x0, #0x0
  412734:	b.ne	412788 <ferror@plt+0x10028>  // b.any
  412738:	ldr	x0, [sp, #40]
  41273c:	ldr	x0, [x0]
  412740:	bl	41067c <ferror@plt+0xdf1c>
  412744:	cmp	w0, #0x2
  412748:	b.le	412780 <ferror@plt+0x10020>
  41274c:	ldr	x0, [sp, #40]
  412750:	ldr	x7, [x0]
  412754:	ldr	x6, [sp, #32]
  412758:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41275c:	add	x5, x0, #0x300
  412760:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412764:	add	x4, x0, #0x630
  412768:	mov	w3, #0x142                 	// #322
  41276c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412770:	add	x2, x0, #0x320
  412774:	mov	w1, #0x3                   	// #3
  412778:	mov	x0, x7
  41277c:	bl	40ffe0 <ferror@plt+0xd880>
  412780:	mov	w0, #0xfffffff4            	// #-12
  412784:	b	412a9c <ferror@plt+0x1033c>
  412788:	ldr	x0, [sp, #104]
  41278c:	ldr	w1, [sp, #148]
  412790:	str	w1, [x0, #24]
  412794:	ldr	x0, [sp, #104]
  412798:	ldr	w1, [sp, #144]
  41279c:	str	w1, [x0, #28]
  4127a0:	ldr	x0, [sp, #104]
  4127a4:	add	x1, x0, #0x20
  4127a8:	ldr	x0, [sp, #104]
  4127ac:	str	x1, [x0, #8]
  4127b0:	ldr	x0, [sp, #104]
  4127b4:	ldr	x1, [x0, #8]
  4127b8:	ldr	w0, [sp, #148]
  4127bc:	lsl	x0, x0, #3
  4127c0:	add	x1, x1, x0
  4127c4:	ldr	x0, [sp, #104]
  4127c8:	str	x1, [x0, #16]
  4127cc:	ldr	x0, [sp, #104]
  4127d0:	ldr	x1, [x0, #16]
  4127d4:	ldr	w0, [sp, #144]
  4127d8:	lsl	x0, x0, #3
  4127dc:	add	x1, x1, x0
  4127e0:	ldr	x0, [sp, #104]
  4127e4:	str	x1, [x0]
  4127e8:	ldr	x0, [sp, #104]
  4127ec:	ldr	x0, [x0]
  4127f0:	ldr	x2, [sp, #120]
  4127f4:	ldr	x1, [sp, #32]
  4127f8:	bl	4020d0 <memcpy@plt>
  4127fc:	ldr	x0, [sp, #104]
  412800:	ldr	x1, [x0]
  412804:	ldr	x0, [sp, #120]
  412808:	add	x0, x1, x0
  41280c:	str	x0, [sp, #152]
  412810:	str	wzr, [sp, #148]
  412814:	str	wzr, [sp, #144]
  412818:	str	wzr, [sp, #128]
  41281c:	ldr	x0, [sp, #24]
  412820:	str	x0, [sp, #168]
  412824:	ldr	x0, [sp, #168]
  412828:	str	x0, [sp, #160]
  41282c:	ldr	x0, [sp, #168]
  412830:	ldrb	w0, [x0]
  412834:	cmp	w0, #0x0
  412838:	b.eq	4128a4 <ferror@plt+0x10144>  // b.none
  41283c:	bl	4024c0 <__ctype_b_loc@plt>
  412840:	ldr	x1, [x0]
  412844:	ldr	x0, [sp, #168]
  412848:	ldrb	w0, [x0]
  41284c:	and	x0, x0, #0xff
  412850:	lsl	x0, x0, #1
  412854:	add	x0, x1, x0
  412858:	ldrh	w0, [x0]
  41285c:	and	w0, w0, #0x2000
  412860:	cmp	w0, #0x0
  412864:	b.ne	412870 <ferror@plt+0x10110>  // b.any
  412868:	strb	wzr, [sp, #135]
  41286c:	b	412a48 <ferror@plt+0x102e8>
  412870:	ldrb	w0, [sp, #135]
  412874:	cmp	w0, #0x0
  412878:	b.eq	41288c <ferror@plt+0x1012c>  // b.none
  41287c:	ldr	x0, [sp, #168]
  412880:	add	x0, x0, #0x1
  412884:	str	x0, [sp, #160]
  412888:	b	412a48 <ferror@plt+0x102e8>
  41288c:	mov	w0, #0x1                   	// #1
  412890:	strb	w0, [sp, #135]
  412894:	ldr	x1, [sp, #160]
  412898:	ldr	x0, [sp, #168]
  41289c:	cmp	x1, x0
  4128a0:	b.cs	412a44 <ferror@plt+0x102e4>  // b.hs, b.nlast
  4128a4:	ldr	x1, [sp, #168]
  4128a8:	ldr	x0, [sp, #160]
  4128ac:	sub	x0, x1, x0
  4128b0:	str	x0, [sp, #96]
  4128b4:	ldr	x0, [sp, #96]
  4128b8:	cmp	x0, #0x4
  4128bc:	b.ne	4128e8 <ferror@plt+0x10188>  // b.any
  4128c0:	mov	x2, #0x4                   	// #4
  4128c4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4128c8:	add	x1, x0, #0x2d8
  4128cc:	ldr	x0, [sp, #160]
  4128d0:	bl	402460 <memcmp@plt>
  4128d4:	cmp	w0, #0x0
  4128d8:	b.ne	4128e8 <ferror@plt+0x10188>  // b.any
  4128dc:	mov	w0, #0x1                   	// #1
  4128e0:	str	w0, [sp, #128]
  4128e4:	b	412a24 <ferror@plt+0x102c4>
  4128e8:	ldr	x0, [sp, #96]
  4128ec:	cmp	x0, #0x5
  4128f0:	b.ne	41291c <ferror@plt+0x101bc>  // b.any
  4128f4:	mov	x2, #0x5                   	// #5
  4128f8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4128fc:	add	x1, x0, #0x2e0
  412900:	ldr	x0, [sp, #160]
  412904:	bl	402460 <memcmp@plt>
  412908:	cmp	w0, #0x0
  41290c:	b.ne	41291c <ferror@plt+0x101bc>  // b.any
  412910:	mov	w0, #0x2                   	// #2
  412914:	str	w0, [sp, #128]
  412918:	b	412a24 <ferror@plt+0x102c4>
  41291c:	ldr	x0, [sp, #168]
  412920:	ldrb	w0, [x0]
  412924:	cmp	w0, #0x0
  412928:	b.ne	412950 <ferror@plt+0x101f0>  // b.any
  41292c:	ldr	x0, [sp, #168]
  412930:	ldrb	w0, [x0]
  412934:	cmp	w0, #0x0
  412938:	b.ne	412a24 <ferror@plt+0x102c4>  // b.any
  41293c:	ldrb	w0, [sp, #135]
  412940:	eor	w0, w0, #0x1
  412944:	and	w0, w0, #0xff
  412948:	cmp	w0, #0x0
  41294c:	b.eq	412a24 <ferror@plt+0x102c4>  // b.none
  412950:	ldr	w0, [sp, #128]
  412954:	cmp	w0, #0x1
  412958:	b.ne	4129bc <ferror@plt+0x1025c>  // b.any
  41295c:	ldr	x0, [sp, #104]
  412960:	ldr	x1, [x0, #8]
  412964:	ldr	w0, [sp, #148]
  412968:	lsl	x0, x0, #3
  41296c:	add	x0, x1, x0
  412970:	ldr	x1, [sp, #152]
  412974:	str	x1, [x0]
  412978:	ldr	x2, [sp, #96]
  41297c:	ldr	x1, [sp, #160]
  412980:	ldr	x0, [sp, #152]
  412984:	bl	4020d0 <memcpy@plt>
  412988:	ldr	x1, [sp, #152]
  41298c:	ldr	x0, [sp, #96]
  412990:	add	x0, x1, x0
  412994:	strb	wzr, [x0]
  412998:	ldr	x0, [sp, #96]
  41299c:	add	x0, x0, #0x1
  4129a0:	ldr	x1, [sp, #152]
  4129a4:	add	x0, x1, x0
  4129a8:	str	x0, [sp, #152]
  4129ac:	ldr	w0, [sp, #148]
  4129b0:	add	w0, w0, #0x1
  4129b4:	str	w0, [sp, #148]
  4129b8:	b	412a24 <ferror@plt+0x102c4>
  4129bc:	ldr	w0, [sp, #128]
  4129c0:	cmp	w0, #0x2
  4129c4:	b.ne	412a24 <ferror@plt+0x102c4>  // b.any
  4129c8:	ldr	x0, [sp, #104]
  4129cc:	ldr	x1, [x0, #16]
  4129d0:	ldr	w0, [sp, #144]
  4129d4:	lsl	x0, x0, #3
  4129d8:	add	x0, x1, x0
  4129dc:	ldr	x1, [sp, #152]
  4129e0:	str	x1, [x0]
  4129e4:	ldr	x2, [sp, #96]
  4129e8:	ldr	x1, [sp, #160]
  4129ec:	ldr	x0, [sp, #152]
  4129f0:	bl	4020d0 <memcpy@plt>
  4129f4:	ldr	x1, [sp, #152]
  4129f8:	ldr	x0, [sp, #96]
  4129fc:	add	x0, x1, x0
  412a00:	strb	wzr, [x0]
  412a04:	ldr	x0, [sp, #96]
  412a08:	add	x0, x0, #0x1
  412a0c:	ldr	x1, [sp, #152]
  412a10:	add	x0, x1, x0
  412a14:	str	x0, [sp, #152]
  412a18:	ldr	w0, [sp, #144]
  412a1c:	add	w0, w0, #0x1
  412a20:	str	w0, [sp, #144]
  412a24:	ldr	x0, [sp, #168]
  412a28:	add	x0, x0, #0x1
  412a2c:	str	x0, [sp, #160]
  412a30:	ldr	x0, [sp, #168]
  412a34:	ldrb	w0, [x0]
  412a38:	cmp	w0, #0x0
  412a3c:	b.eq	412a58 <ferror@plt+0x102f8>  // b.none
  412a40:	b	412a48 <ferror@plt+0x102e8>
  412a44:	nop
  412a48:	ldr	x0, [sp, #168]
  412a4c:	add	x0, x0, #0x1
  412a50:	str	x0, [sp, #168]
  412a54:	b	41282c <ferror@plt+0x100cc>
  412a58:	nop
  412a5c:	ldr	x0, [sp, #40]
  412a60:	ldr	x0, [x0, #48]
  412a64:	ldr	x1, [sp, #104]
  412a68:	bl	411a48 <ferror@plt+0xf2e8>
  412a6c:	str	x0, [sp, #88]
  412a70:	ldr	x0, [sp, #88]
  412a74:	cmp	x0, #0x0
  412a78:	b.ne	412a8c <ferror@plt+0x1032c>  // b.any
  412a7c:	ldr	x0, [sp, #104]
  412a80:	bl	402510 <free@plt>
  412a84:	mov	w0, #0xfffffff4            	// #-12
  412a88:	b	412a9c <ferror@plt+0x1033c>
  412a8c:	ldr	x0, [sp, #40]
  412a90:	ldr	x1, [sp, #88]
  412a94:	str	x1, [x0, #48]
  412a98:	mov	w0, #0x0                   	// #0
  412a9c:	ldp	x29, x30, [sp], #176
  412aa0:	ret
  412aa4:	stp	x29, x30, [sp, #-144]!
  412aa8:	mov	x29, sp
  412aac:	str	x19, [sp, #16]
  412ab0:	str	x0, [sp, #40]
  412ab4:	mov	x0, #0x5                   	// #5
  412ab8:	str	x0, [sp, #88]
  412abc:	mov	x0, #0x6                   	// #6
  412ac0:	str	x0, [sp, #80]
  412ac4:	mov	x0, #0x1                   	// #1
  412ac8:	str	x0, [sp, #136]
  412acc:	ldr	x0, [sp, #40]
  412ad0:	ldr	w0, [x0, #24]
  412ad4:	cmp	w0, #0x0
  412ad8:	b.eq	412b6c <ferror@plt+0x1040c>  // b.none
  412adc:	ldr	x0, [sp, #40]
  412ae0:	ldr	x0, [x0, #8]
  412ae4:	ldr	x0, [x0]
  412ae8:	str	x0, [sp, #72]
  412aec:	ldr	x0, [sp, #40]
  412af0:	ldr	x1, [x0, #8]
  412af4:	ldr	x0, [sp, #40]
  412af8:	ldr	w0, [x0, #24]
  412afc:	sub	w0, w0, #0x1
  412b00:	mov	w0, w0
  412b04:	lsl	x0, x0, #3
  412b08:	add	x0, x1, x0
  412b0c:	ldr	x19, [x0]
  412b10:	ldr	x0, [sp, #40]
  412b14:	ldr	x1, [x0, #8]
  412b18:	ldr	x0, [sp, #40]
  412b1c:	ldr	w0, [x0, #24]
  412b20:	sub	w0, w0, #0x1
  412b24:	mov	w0, w0
  412b28:	lsl	x0, x0, #3
  412b2c:	add	x0, x1, x0
  412b30:	ldr	x0, [x0]
  412b34:	bl	402110 <strlen@plt>
  412b38:	add	x0, x19, x0
  412b3c:	str	x0, [sp, #64]
  412b40:	ldr	x1, [sp, #64]
  412b44:	ldr	x0, [sp, #72]
  412b48:	sub	x0, x1, x0
  412b4c:	str	x0, [sp, #128]
  412b50:	ldr	x1, [sp, #128]
  412b54:	ldr	x0, [sp, #88]
  412b58:	add	x0, x1, x0
  412b5c:	ldr	x1, [sp, #136]
  412b60:	add	x0, x1, x0
  412b64:	str	x0, [sp, #136]
  412b68:	b	412b70 <ferror@plt+0x10410>
  412b6c:	str	xzr, [sp, #128]
  412b70:	ldr	x0, [sp, #40]
  412b74:	ldr	w0, [x0, #28]
  412b78:	cmp	w0, #0x0
  412b7c:	b.eq	412c10 <ferror@plt+0x104b0>  // b.none
  412b80:	ldr	x0, [sp, #40]
  412b84:	ldr	x0, [x0, #16]
  412b88:	ldr	x0, [x0]
  412b8c:	str	x0, [sp, #72]
  412b90:	ldr	x0, [sp, #40]
  412b94:	ldr	x1, [x0, #16]
  412b98:	ldr	x0, [sp, #40]
  412b9c:	ldr	w0, [x0, #28]
  412ba0:	sub	w0, w0, #0x1
  412ba4:	mov	w0, w0
  412ba8:	lsl	x0, x0, #3
  412bac:	add	x0, x1, x0
  412bb0:	ldr	x19, [x0]
  412bb4:	ldr	x0, [sp, #40]
  412bb8:	ldr	x1, [x0, #16]
  412bbc:	ldr	x0, [sp, #40]
  412bc0:	ldr	w0, [x0, #28]
  412bc4:	sub	w0, w0, #0x1
  412bc8:	mov	w0, w0
  412bcc:	lsl	x0, x0, #3
  412bd0:	add	x0, x1, x0
  412bd4:	ldr	x0, [x0]
  412bd8:	bl	402110 <strlen@plt>
  412bdc:	add	x0, x19, x0
  412be0:	str	x0, [sp, #64]
  412be4:	ldr	x1, [sp, #64]
  412be8:	ldr	x0, [sp, #72]
  412bec:	sub	x0, x1, x0
  412bf0:	str	x0, [sp, #120]
  412bf4:	ldr	x1, [sp, #120]
  412bf8:	ldr	x0, [sp, #80]
  412bfc:	add	x0, x1, x0
  412c00:	ldr	x1, [sp, #136]
  412c04:	add	x0, x1, x0
  412c08:	str	x0, [sp, #136]
  412c0c:	b	412c14 <ferror@plt+0x104b4>
  412c10:	str	xzr, [sp, #120]
  412c14:	ldr	x0, [sp, #136]
  412c18:	bl	4022b0 <malloc@plt>
  412c1c:	str	x0, [sp, #56]
  412c20:	ldr	x0, [sp, #56]
  412c24:	str	x0, [sp, #112]
  412c28:	ldr	x0, [sp, #56]
  412c2c:	cmp	x0, #0x0
  412c30:	b.ne	412c3c <ferror@plt+0x104dc>  // b.any
  412c34:	mov	x0, #0x0                   	// #0
  412c38:	b	412d90 <ferror@plt+0x10630>
  412c3c:	ldr	x0, [sp, #128]
  412c40:	cmp	x0, #0x0
  412c44:	b.eq	412ce0 <ferror@plt+0x10580>  // b.none
  412c48:	ldr	x2, [sp, #88]
  412c4c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412c50:	add	x1, x0, #0x340
  412c54:	ldr	x0, [sp, #112]
  412c58:	bl	4020d0 <memcpy@plt>
  412c5c:	ldr	x1, [sp, #112]
  412c60:	ldr	x0, [sp, #88]
  412c64:	add	x0, x1, x0
  412c68:	str	x0, [sp, #112]
  412c6c:	ldr	x0, [sp, #40]
  412c70:	ldr	x0, [x0, #8]
  412c74:	ldr	x1, [x0]
  412c78:	ldr	x0, [sp, #128]
  412c7c:	add	x0, x0, #0x1
  412c80:	mov	x2, x0
  412c84:	ldr	x0, [sp, #112]
  412c88:	bl	4020d0 <memcpy@plt>
  412c8c:	ldr	x0, [sp, #112]
  412c90:	str	x0, [sp, #104]
  412c94:	b	412cc0 <ferror@plt+0x10560>
  412c98:	ldr	x0, [sp, #104]
  412c9c:	ldrb	w0, [x0]
  412ca0:	cmp	w0, #0x0
  412ca4:	b.ne	412cb4 <ferror@plt+0x10554>  // b.any
  412ca8:	ldr	x0, [sp, #104]
  412cac:	mov	w1, #0x20                  	// #32
  412cb0:	strb	w1, [x0]
  412cb4:	ldr	x0, [sp, #104]
  412cb8:	add	x0, x0, #0x1
  412cbc:	str	x0, [sp, #104]
  412cc0:	ldr	x1, [sp, #112]
  412cc4:	ldr	x0, [sp, #128]
  412cc8:	add	x0, x1, x0
  412ccc:	ldr	x1, [sp, #104]
  412cd0:	cmp	x1, x0
  412cd4:	b.cc	412c98 <ferror@plt+0x10538>  // b.lo, b.ul, b.last
  412cd8:	ldr	x0, [sp, #104]
  412cdc:	str	x0, [sp, #112]
  412ce0:	ldr	x0, [sp, #120]
  412ce4:	cmp	x0, #0x0
  412ce8:	b.eq	412d84 <ferror@plt+0x10624>  // b.none
  412cec:	ldr	x2, [sp, #80]
  412cf0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412cf4:	add	x1, x0, #0x348
  412cf8:	ldr	x0, [sp, #112]
  412cfc:	bl	4020d0 <memcpy@plt>
  412d00:	ldr	x1, [sp, #112]
  412d04:	ldr	x0, [sp, #80]
  412d08:	add	x0, x1, x0
  412d0c:	str	x0, [sp, #112]
  412d10:	ldr	x0, [sp, #40]
  412d14:	ldr	x0, [x0, #16]
  412d18:	ldr	x1, [x0]
  412d1c:	ldr	x0, [sp, #120]
  412d20:	add	x0, x0, #0x1
  412d24:	mov	x2, x0
  412d28:	ldr	x0, [sp, #112]
  412d2c:	bl	4020d0 <memcpy@plt>
  412d30:	ldr	x0, [sp, #112]
  412d34:	str	x0, [sp, #96]
  412d38:	b	412d64 <ferror@plt+0x10604>
  412d3c:	ldr	x0, [sp, #96]
  412d40:	ldrb	w0, [x0]
  412d44:	cmp	w0, #0x0
  412d48:	b.ne	412d58 <ferror@plt+0x105f8>  // b.any
  412d4c:	ldr	x0, [sp, #96]
  412d50:	mov	w1, #0x20                  	// #32
  412d54:	strb	w1, [x0]
  412d58:	ldr	x0, [sp, #96]
  412d5c:	add	x0, x0, #0x1
  412d60:	str	x0, [sp, #96]
  412d64:	ldr	x1, [sp, #112]
  412d68:	ldr	x0, [sp, #120]
  412d6c:	add	x0, x1, x0
  412d70:	ldr	x1, [sp, #96]
  412d74:	cmp	x1, x0
  412d78:	b.cc	412d3c <ferror@plt+0x105dc>  // b.lo, b.ul, b.last
  412d7c:	ldr	x0, [sp, #96]
  412d80:	str	x0, [sp, #112]
  412d84:	ldr	x0, [sp, #112]
  412d88:	strb	wzr, [x0]
  412d8c:	ldr	x0, [sp, #56]
  412d90:	ldr	x19, [sp, #16]
  412d94:	ldp	x29, x30, [sp], #144
  412d98:	ret
  412d9c:	stp	x29, x30, [sp, #-32]!
  412da0:	mov	x29, sp
  412da4:	str	x0, [sp, #24]
  412da8:	str	x1, [sp, #16]
  412dac:	ldr	x0, [sp, #16]
  412db0:	ldr	x0, [x0, #16]
  412db4:	bl	402510 <free@plt>
  412db8:	ldr	x0, [sp, #16]
  412dbc:	bl	411bec <ferror@plt+0xf48c>
  412dc0:	mov	x1, x0
  412dc4:	ldr	x0, [sp, #24]
  412dc8:	str	x1, [x0, #48]
  412dcc:	nop
  412dd0:	ldp	x29, x30, [sp], #32
  412dd4:	ret
  412dd8:	stp	x29, x30, [sp, #-80]!
  412ddc:	mov	x29, sp
  412de0:	str	x0, [sp, #40]
  412de4:	str	x1, [sp, #32]
  412de8:	str	x2, [sp, #24]
  412dec:	str	x3, [sp, #16]
  412df0:	ldr	x0, [sp, #32]
  412df4:	cmp	x0, #0x0
  412df8:	b.eq	412f00 <ferror@plt+0x107a0>  // b.none
  412dfc:	ldr	x0, [sp, #24]
  412e00:	cmp	x0, #0x0
  412e04:	b.eq	412f00 <ferror@plt+0x107a0>  // b.none
  412e08:	ldr	x0, [sp, #40]
  412e0c:	ldr	x0, [x0]
  412e10:	str	x0, [sp, #64]
  412e14:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412e18:	add	x0, x0, #0x350
  412e1c:	str	x0, [sp, #56]
  412e20:	nop
  412e24:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412e28:	add	x1, x0, #0x358
  412e2c:	ldr	x0, [sp, #32]
  412e30:	bl	4024a0 <strcmp@plt>
  412e34:	cmp	w0, #0x0
  412e38:	b.ne	412e94 <ferror@plt+0x10734>  // b.any
  412e3c:	mov	x2, #0xa                   	// #10
  412e40:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412e44:	add	x1, x0, #0x368
  412e48:	ldr	x0, [sp, #24]
  412e4c:	bl	4022d0 <strncmp@plt>
  412e50:	cmp	w0, #0x0
  412e54:	b.ne	412e94 <ferror@plt+0x10734>  // b.any
  412e58:	add	x2, sp, #0x10
  412e5c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412e60:	add	x1, x0, #0x378
  412e64:	mov	x0, x2
  412e68:	bl	402470 <strsep@plt>
  412e6c:	str	x0, [sp, #72]
  412e70:	ldr	x0, [sp, #72]
  412e74:	cmp	x0, #0x0
  412e78:	b.eq	412e8c <ferror@plt+0x1072c>  // b.none
  412e7c:	ldr	x1, [sp, #72]
  412e80:	ldr	x0, [sp, #40]
  412e84:	bl	4123e4 <ferror@plt+0xfc84>
  412e88:	b	412e58 <ferror@plt+0x106f8>
  412e8c:	nop
  412e90:	b	412f04 <ferror@plt+0x107a4>
  412e94:	ldr	x0, [sp, #32]
  412e98:	bl	40f470 <ferror@plt+0xcd10>
  412e9c:	cmp	w0, #0x0
  412ea0:	b.ge	412eec <ferror@plt+0x1078c>  // b.tcont
  412ea4:	ldr	x0, [sp, #40]
  412ea8:	ldr	x0, [x0]
  412eac:	bl	41067c <ferror@plt+0xdf1c>
  412eb0:	cmp	w0, #0x2
  412eb4:	b.le	412eec <ferror@plt+0x1078c>
  412eb8:	ldr	x0, [sp, #40]
  412ebc:	ldr	x7, [x0]
  412ec0:	ldr	x6, [sp, #32]
  412ec4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412ec8:	add	x5, x0, #0x380
  412ecc:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412ed0:	add	x4, x0, #0x648
  412ed4:	mov	w3, #0x1e8                 	// #488
  412ed8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412edc:	add	x2, x0, #0x320
  412ee0:	mov	w1, #0x3                   	// #3
  412ee4:	mov	x0, x7
  412ee8:	bl	40ffe0 <ferror@plt+0xd880>
  412eec:	ldr	x2, [sp, #24]
  412ef0:	ldr	x1, [sp, #32]
  412ef4:	ldr	x0, [sp, #40]
  412ef8:	bl	412120 <ferror@plt+0xf9c0>
  412efc:	b	412f04 <ferror@plt+0x107a4>
  412f00:	nop
  412f04:	ldp	x29, x30, [sp], #80
  412f08:	ret
  412f0c:	mov	x12, #0x1070                	// #4208
  412f10:	sub	sp, sp, x12
  412f14:	stp	x29, x30, [sp]
  412f18:	mov	x29, sp
  412f1c:	str	x19, [sp, #16]
  412f20:	str	x0, [sp, #40]
  412f24:	str	xzr, [sp, #4184]
  412f28:	str	xzr, [sp, #4176]
  412f2c:	add	x0, sp, #0x1, lsl #12
  412f30:	strb	wzr, [x0, #79]
  412f34:	mov	w0, #0x1                   	// #1
  412f38:	add	x1, sp, #0x1, lsl #12
  412f3c:	strb	w0, [x1, #78]
  412f40:	mov	w1, #0x80000               	// #524288
  412f44:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412f48:	add	x0, x0, #0x3d0
  412f4c:	bl	4022c0 <open@plt>
  412f50:	str	w0, [sp, #4168]
  412f54:	ldr	w0, [sp, #4168]
  412f58:	cmp	w0, #0x0
  412f5c:	b.ge	412f94 <ferror@plt+0x10834>  // b.tcont
  412f60:	bl	4026b0 <__errno_location@plt>
  412f64:	ldr	w0, [x0]
  412f68:	neg	w0, w0
  412f6c:	str	w0, [sp, #4164]
  412f70:	ldr	x0, [sp, #40]
  412f74:	ldr	x0, [x0]
  412f78:	str	x0, [sp, #4152]
  412f7c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412f80:	add	x0, x0, #0x3e0
  412f84:	str	x0, [sp, #4144]
  412f88:	nop
  412f8c:	ldr	w0, [sp, #4164]
  412f90:	b	413208 <ferror@plt+0x10aa8>
  412f94:	add	x0, sp, #0x30
  412f98:	mov	x2, #0x1000                	// #4096
  412f9c:	mov	x1, x0
  412fa0:	ldr	w0, [sp, #4168]
  412fa4:	bl	40f72c <ferror@plt+0xcfcc>
  412fa8:	str	w0, [sp, #4164]
  412fac:	ldr	w0, [sp, #4168]
  412fb0:	bl	4023b0 <close@plt>
  412fb4:	ldr	w0, [sp, #4164]
  412fb8:	cmp	w0, #0x0
  412fbc:	b.ge	41301c <ferror@plt+0x108bc>  // b.tcont
  412fc0:	ldr	x0, [sp, #40]
  412fc4:	ldr	x0, [x0]
  412fc8:	bl	41067c <ferror@plt+0xdf1c>
  412fcc:	cmp	w0, #0x2
  412fd0:	b.le	413014 <ferror@plt+0x108b4>
  412fd4:	ldr	x0, [sp, #40]
  412fd8:	ldr	x19, [x0]
  412fdc:	ldr	w0, [sp, #4164]
  412fe0:	neg	w0, w0
  412fe4:	bl	4023a0 <strerror@plt>
  412fe8:	mov	x6, x0
  412fec:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412ff0:	add	x5, x0, #0x410
  412ff4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  412ff8:	add	x4, x0, #0x660
  412ffc:	mov	w3, #0x200                 	// #512
  413000:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413004:	add	x2, x0, #0x320
  413008:	mov	w1, #0x3                   	// #3
  41300c:	mov	x0, x19
  413010:	bl	40ffe0 <ferror@plt+0xd880>
  413014:	ldr	w0, [sp, #4164]
  413018:	b	413208 <ferror@plt+0x10aa8>
  41301c:	add	x0, sp, #0x30
  413020:	str	x0, [sp, #4200]
  413024:	add	x0, sp, #0x30
  413028:	str	x0, [sp, #4192]
  41302c:	b	4131b8 <ferror@plt+0x10a58>
  413030:	ldr	x0, [sp, #4200]
  413034:	ldrb	w0, [x0]
  413038:	cmp	w0, #0x22
  41303c:	b.ne	4130bc <ferror@plt+0x1095c>  // b.any
  413040:	add	x0, sp, #0x1, lsl #12
  413044:	ldrb	w0, [x0, #79]
  413048:	cmp	w0, #0x0
  41304c:	cset	w0, ne  // ne = any
  413050:	and	w0, w0, #0xff
  413054:	eor	w0, w0, #0x1
  413058:	and	w0, w0, #0xff
  41305c:	add	x1, sp, #0x1, lsl #12
  413060:	strb	w0, [x1, #79]
  413064:	add	x0, sp, #0x1, lsl #12
  413068:	ldrb	w0, [x0, #79]
  41306c:	and	w0, w0, #0x1
  413070:	add	x1, sp, #0x1, lsl #12
  413074:	strb	w0, [x1, #79]
  413078:	add	x0, sp, #0x1, lsl #12
  41307c:	ldrb	w0, [x0, #79]
  413080:	cmp	w0, #0x0
  413084:	b.eq	413094 <ferror@plt+0x10934>  // b.none
  413088:	add	x0, sp, #0x1, lsl #12
  41308c:	strb	wzr, [x0, #78]
  413090:	b	413198 <ferror@plt+0x10a38>
  413094:	ldr	x0, [sp, #4184]
  413098:	cmp	x0, #0x0
  41309c:	b.eq	413198 <ferror@plt+0x10a38>  // b.none
  4130a0:	ldr	x0, [sp, #4176]
  4130a4:	cmp	x0, #0x0
  4130a8:	b.eq	413198 <ferror@plt+0x10a38>  // b.none
  4130ac:	mov	w0, #0x1                   	// #1
  4130b0:	add	x1, sp, #0x1, lsl #12
  4130b4:	strb	w0, [x1, #78]
  4130b8:	b	413198 <ferror@plt+0x10a38>
  4130bc:	add	x0, sp, #0x1, lsl #12
  4130c0:	ldrb	w0, [x0, #79]
  4130c4:	cmp	w0, #0x0
  4130c8:	b.ne	4131a0 <ferror@plt+0x10a40>  // b.any
  4130cc:	ldr	x0, [sp, #4200]
  4130d0:	ldrb	w0, [x0]
  4130d4:	cmp	w0, #0x3d
  4130d8:	b.eq	413170 <ferror@plt+0x10a10>  // b.none
  4130dc:	cmp	w0, #0x3d
  4130e0:	b.gt	4131ac <ferror@plt+0x10a4c>
  4130e4:	cmp	w0, #0x20
  4130e8:	b.eq	4130f8 <ferror@plt+0x10998>  // b.none
  4130ec:	cmp	w0, #0x2e
  4130f0:	b.eq	41314c <ferror@plt+0x109ec>  // b.none
  4130f4:	b	4131ac <ferror@plt+0x10a4c>
  4130f8:	ldr	x0, [sp, #4200]
  4130fc:	strb	wzr, [x0]
  413100:	add	x0, sp, #0x1, lsl #12
  413104:	ldrb	w0, [x0, #78]
  413108:	cmp	w0, #0x0
  41310c:	b.eq	413124 <ferror@plt+0x109c4>  // b.none
  413110:	ldr	x3, [sp, #4176]
  413114:	ldr	x2, [sp, #4184]
  413118:	ldr	x1, [sp, #4192]
  41311c:	ldr	x0, [sp, #40]
  413120:	bl	412dd8 <ferror@plt+0x10678>
  413124:	str	xzr, [sp, #4176]
  413128:	ldr	x0, [sp, #4176]
  41312c:	str	x0, [sp, #4184]
  413130:	ldr	x0, [sp, #4200]
  413134:	add	x0, x0, #0x1
  413138:	str	x0, [sp, #4192]
  41313c:	mov	w0, #0x1                   	// #1
  413140:	add	x1, sp, #0x1, lsl #12
  413144:	strb	w0, [x1, #78]
  413148:	b	4131ac <ferror@plt+0x10a4c>
  41314c:	ldr	x0, [sp, #4184]
  413150:	cmp	x0, #0x0
  413154:	b.ne	4131a8 <ferror@plt+0x10a48>  // b.any
  413158:	ldr	x0, [sp, #4200]
  41315c:	strb	wzr, [x0]
  413160:	ldr	x0, [sp, #4200]
  413164:	add	x0, x0, #0x1
  413168:	str	x0, [sp, #4184]
  41316c:	b	4131a8 <ferror@plt+0x10a48>
  413170:	ldr	x0, [sp, #4184]
  413174:	cmp	x0, #0x0
  413178:	b.eq	41318c <ferror@plt+0x10a2c>  // b.none
  41317c:	ldr	x0, [sp, #4200]
  413180:	add	x0, x0, #0x1
  413184:	str	x0, [sp, #4176]
  413188:	b	4131ac <ferror@plt+0x10a4c>
  41318c:	add	x0, sp, #0x1, lsl #12
  413190:	strb	wzr, [x0, #78]
  413194:	b	4131ac <ferror@plt+0x10a4c>
  413198:	nop
  41319c:	b	4131ac <ferror@plt+0x10a4c>
  4131a0:	nop
  4131a4:	b	4131ac <ferror@plt+0x10a4c>
  4131a8:	nop
  4131ac:	ldr	x0, [sp, #4200]
  4131b0:	add	x0, x0, #0x1
  4131b4:	str	x0, [sp, #4200]
  4131b8:	ldr	x0, [sp, #4200]
  4131bc:	ldrb	w0, [x0]
  4131c0:	cmp	w0, #0x0
  4131c4:	b.eq	4131d8 <ferror@plt+0x10a78>  // b.none
  4131c8:	ldr	x0, [sp, #4200]
  4131cc:	ldrb	w0, [x0]
  4131d0:	cmp	w0, #0xa
  4131d4:	b.ne	413030 <ferror@plt+0x108d0>  // b.any
  4131d8:	ldr	x0, [sp, #4200]
  4131dc:	strb	wzr, [x0]
  4131e0:	add	x0, sp, #0x1, lsl #12
  4131e4:	ldrb	w0, [x0, #78]
  4131e8:	cmp	w0, #0x0
  4131ec:	b.eq	413204 <ferror@plt+0x10aa4>  // b.none
  4131f0:	ldr	x3, [sp, #4176]
  4131f4:	ldr	x2, [sp, #4184]
  4131f8:	ldr	x1, [sp, #4192]
  4131fc:	ldr	x0, [sp, #40]
  413200:	bl	412dd8 <ferror@plt+0x10678>
  413204:	mov	w0, #0x0                   	// #0
  413208:	ldr	x19, [sp, #16]
  41320c:	ldp	x29, x30, [sp]
  413210:	mov	x12, #0x1070                	// #4208
  413214:	add	sp, sp, x12
  413218:	ret
  41321c:	sub	sp, sp, #0xd0
  413220:	stp	x29, x30, [sp, #16]
  413224:	add	x29, sp, #0x10
  413228:	str	x0, [sp, #56]
  41322c:	str	w1, [sp, #52]
  413230:	str	x2, [sp, #40]
  413234:	ldr	x0, [sp, #56]
  413238:	ldr	x0, [x0]
  41323c:	str	x0, [sp, #200]
  413240:	str	wzr, [sp, #80]
  413244:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413248:	add	x1, x0, #0x440
  41324c:	ldr	w0, [sp, #52]
  413250:	bl	402300 <fdopen@plt>
  413254:	str	x0, [sp, #192]
  413258:	ldr	x0, [sp, #192]
  41325c:	cmp	x0, #0x0
  413260:	b.ne	413720 <ferror@plt+0x10fc0>  // b.any
  413264:	bl	4026b0 <__errno_location@plt>
  413268:	ldr	w0, [x0]
  41326c:	neg	w0, w0
  413270:	str	w0, [sp, #84]
  413274:	ldr	x0, [sp, #56]
  413278:	ldr	x0, [x0]
  41327c:	bl	41067c <ferror@plt+0xdf1c>
  413280:	cmp	w0, #0x2
  413284:	b.le	4132bc <ferror@plt+0x10b5c>
  413288:	ldr	x0, [sp, #56]
  41328c:	ldr	x7, [x0]
  413290:	ldr	w6, [sp, #52]
  413294:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413298:	add	x5, x0, #0x448
  41329c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4132a0:	add	x4, x0, #0x680
  4132a4:	mov	w3, #0x249                 	// #585
  4132a8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4132ac:	add	x2, x0, #0x320
  4132b0:	mov	w1, #0x3                   	// #3
  4132b4:	mov	x0, x7
  4132b8:	bl	40ffe0 <ferror@plt+0xd880>
  4132bc:	ldr	w0, [sp, #52]
  4132c0:	bl	4023b0 <close@plt>
  4132c4:	ldr	w0, [sp, #84]
  4132c8:	b	41374c <ferror@plt+0x10fec>
  4132cc:	ldr	x0, [sp, #184]
  4132d0:	ldrb	w0, [x0]
  4132d4:	cmp	w0, #0x0
  4132d8:	b.eq	413704 <ferror@plt+0x10fa4>  // b.none
  4132dc:	ldr	x0, [sp, #184]
  4132e0:	ldrb	w0, [x0]
  4132e4:	cmp	w0, #0x23
  4132e8:	b.eq	413704 <ferror@plt+0x10fa4>  // b.none
  4132ec:	add	x0, sp, #0x48
  4132f0:	mov	x2, x0
  4132f4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4132f8:	add	x1, x0, #0x458
  4132fc:	ldr	x0, [sp, #184]
  413300:	bl	402290 <strtok_r@plt>
  413304:	str	x0, [sp, #176]
  413308:	ldr	x0, [sp, #176]
  41330c:	cmp	x0, #0x0
  413310:	b.eq	41370c <ferror@plt+0x10fac>  // b.none
  413314:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413318:	add	x1, x0, #0x460
  41331c:	ldr	x0, [sp, #176]
  413320:	bl	4024a0 <strcmp@plt>
  413324:	cmp	w0, #0x0
  413328:	b.ne	413398 <ferror@plt+0x10c38>  // b.any
  41332c:	add	x0, sp, #0x48
  413330:	mov	x2, x0
  413334:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413338:	add	x1, x0, #0x458
  41333c:	mov	x0, #0x0                   	// #0
  413340:	bl	402290 <strtok_r@plt>
  413344:	str	x0, [sp, #96]
  413348:	add	x0, sp, #0x48
  41334c:	mov	x2, x0
  413350:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413354:	add	x1, x0, #0x458
  413358:	mov	x0, #0x0                   	// #0
  41335c:	bl	402290 <strtok_r@plt>
  413360:	str	x0, [sp, #88]
  413364:	ldr	x0, [sp, #96]
  413368:	bl	40f470 <ferror@plt+0xcd10>
  41336c:	cmp	w0, #0x0
  413370:	b.lt	413680 <ferror@plt+0x10f20>  // b.tstop
  413374:	ldr	x0, [sp, #88]
  413378:	bl	40f470 <ferror@plt+0xcd10>
  41337c:	cmp	w0, #0x0
  413380:	b.lt	413680 <ferror@plt+0x10f20>  // b.tstop
  413384:	ldr	x2, [sp, #88]
  413388:	ldr	x1, [sp, #96]
  41338c:	ldr	x0, [sp, #56]
  413390:	bl	41228c <ferror@plt+0xfb2c>
  413394:	b	413718 <ferror@plt+0x10fb8>
  413398:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41339c:	add	x1, x0, #0x468
  4133a0:	ldr	x0, [sp, #176]
  4133a4:	bl	4024a0 <strcmp@plt>
  4133a8:	cmp	w0, #0x0
  4133ac:	b.ne	4133ec <ferror@plt+0x10c8c>  // b.any
  4133b0:	add	x0, sp, #0x48
  4133b4:	mov	x2, x0
  4133b8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4133bc:	add	x1, x0, #0x458
  4133c0:	mov	x0, #0x0                   	// #0
  4133c4:	bl	402290 <strtok_r@plt>
  4133c8:	str	x0, [sp, #104]
  4133cc:	ldr	x0, [sp, #104]
  4133d0:	bl	40f470 <ferror@plt+0xcd10>
  4133d4:	cmp	w0, #0x0
  4133d8:	b.lt	413688 <ferror@plt+0x10f28>  // b.tstop
  4133dc:	ldr	x1, [sp, #104]
  4133e0:	ldr	x0, [sp, #56]
  4133e4:	bl	4123e4 <ferror@plt+0xfc84>
  4133e8:	b	413718 <ferror@plt+0x10fb8>
  4133ec:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4133f0:	add	x1, x0, #0x478
  4133f4:	ldr	x0, [sp, #176]
  4133f8:	bl	4024a0 <strcmp@plt>
  4133fc:	cmp	w0, #0x0
  413400:	b.ne	41346c <ferror@plt+0x10d0c>  // b.any
  413404:	add	x0, sp, #0x48
  413408:	mov	x2, x0
  41340c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413410:	add	x1, x0, #0x458
  413414:	mov	x0, #0x0                   	// #0
  413418:	bl	402290 <strtok_r@plt>
  41341c:	str	x0, [sp, #120]
  413420:	add	x0, sp, #0x48
  413424:	mov	x2, x0
  413428:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41342c:	add	x1, x0, #0x480
  413430:	mov	x0, #0x0                   	// #0
  413434:	bl	402290 <strtok_r@plt>
  413438:	str	x0, [sp, #112]
  41343c:	ldr	x0, [sp, #120]
  413440:	bl	40f470 <ferror@plt+0xcd10>
  413444:	cmp	w0, #0x0
  413448:	b.lt	413690 <ferror@plt+0x10f30>  // b.tstop
  41344c:	ldr	x0, [sp, #112]
  413450:	cmp	x0, #0x0
  413454:	b.eq	413690 <ferror@plt+0x10f30>  // b.none
  413458:	ldr	x2, [sp, #112]
  41345c:	ldr	x1, [sp, #120]
  413460:	ldr	x0, [sp, #56]
  413464:	bl	412120 <ferror@plt+0xf9c0>
  413468:	b	413718 <ferror@plt+0x10fb8>
  41346c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413470:	add	x1, x0, #0x488
  413474:	ldr	x0, [sp, #176]
  413478:	bl	4024a0 <strcmp@plt>
  41347c:	cmp	w0, #0x0
  413480:	b.ne	4134fc <ferror@plt+0x10d9c>  // b.any
  413484:	add	x0, sp, #0x48
  413488:	mov	x2, x0
  41348c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413490:	add	x1, x0, #0x458
  413494:	mov	x0, #0x0                   	// #0
  413498:	bl	402290 <strtok_r@plt>
  41349c:	str	x0, [sp, #136]
  4134a0:	add	x0, sp, #0x48
  4134a4:	mov	x2, x0
  4134a8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4134ac:	add	x1, x0, #0x480
  4134b0:	mov	x0, #0x0                   	// #0
  4134b4:	bl	402290 <strtok_r@plt>
  4134b8:	str	x0, [sp, #128]
  4134bc:	ldr	x0, [sp, #136]
  4134c0:	bl	40f470 <ferror@plt+0xcd10>
  4134c4:	cmp	w0, #0x0
  4134c8:	b.lt	413698 <ferror@plt+0x10f38>  // b.tstop
  4134cc:	ldr	x0, [sp, #128]
  4134d0:	cmp	x0, #0x0
  4134d4:	b.eq	413698 <ferror@plt+0x10f38>  // b.none
  4134d8:	ldr	x0, [sp, #56]
  4134dc:	add	x0, x0, #0x28
  4134e0:	mov	x4, x0
  4134e4:	ldr	x3, [sp, #176]
  4134e8:	ldr	x2, [sp, #128]
  4134ec:	ldr	x1, [sp, #136]
  4134f0:	ldr	x0, [sp, #56]
  4134f4:	bl	411fbc <ferror@plt+0xf85c>
  4134f8:	b	413718 <ferror@plt+0x10fb8>
  4134fc:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413500:	add	x1, x0, #0x490
  413504:	ldr	x0, [sp, #176]
  413508:	bl	4024a0 <strcmp@plt>
  41350c:	cmp	w0, #0x0
  413510:	b.ne	41358c <ferror@plt+0x10e2c>  // b.any
  413514:	add	x0, sp, #0x48
  413518:	mov	x2, x0
  41351c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413520:	add	x1, x0, #0x458
  413524:	mov	x0, #0x0                   	// #0
  413528:	bl	402290 <strtok_r@plt>
  41352c:	str	x0, [sp, #152]
  413530:	add	x0, sp, #0x48
  413534:	mov	x2, x0
  413538:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41353c:	add	x1, x0, #0x480
  413540:	mov	x0, #0x0                   	// #0
  413544:	bl	402290 <strtok_r@plt>
  413548:	str	x0, [sp, #144]
  41354c:	ldr	x0, [sp, #152]
  413550:	bl	40f470 <ferror@plt+0xcd10>
  413554:	cmp	w0, #0x0
  413558:	b.lt	4136a0 <ferror@plt+0x10f40>  // b.tstop
  41355c:	ldr	x0, [sp, #144]
  413560:	cmp	x0, #0x0
  413564:	b.eq	4136a0 <ferror@plt+0x10f40>  // b.none
  413568:	ldr	x0, [sp, #56]
  41356c:	add	x0, x0, #0x20
  413570:	mov	x4, x0
  413574:	ldr	x3, [sp, #176]
  413578:	ldr	x2, [sp, #144]
  41357c:	ldr	x1, [sp, #152]
  413580:	ldr	x0, [sp, #56]
  413584:	bl	411fbc <ferror@plt+0xf85c>
  413588:	b	413718 <ferror@plt+0x10fb8>
  41358c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413590:	add	x1, x0, #0x498
  413594:	ldr	x0, [sp, #176]
  413598:	bl	4024a0 <strcmp@plt>
  41359c:	cmp	w0, #0x0
  4135a0:	b.ne	41360c <ferror@plt+0x10eac>  // b.any
  4135a4:	add	x0, sp, #0x48
  4135a8:	mov	x2, x0
  4135ac:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4135b0:	add	x1, x0, #0x458
  4135b4:	mov	x0, #0x0                   	// #0
  4135b8:	bl	402290 <strtok_r@plt>
  4135bc:	str	x0, [sp, #168]
  4135c0:	add	x0, sp, #0x48
  4135c4:	mov	x2, x0
  4135c8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4135cc:	add	x1, x0, #0x480
  4135d0:	mov	x0, #0x0                   	// #0
  4135d4:	bl	402290 <strtok_r@plt>
  4135d8:	str	x0, [sp, #160]
  4135dc:	ldr	x0, [sp, #168]
  4135e0:	bl	40f470 <ferror@plt+0xcd10>
  4135e4:	cmp	w0, #0x0
  4135e8:	b.lt	4136a8 <ferror@plt+0x10f48>  // b.tstop
  4135ec:	ldr	x0, [sp, #160]
  4135f0:	cmp	x0, #0x0
  4135f4:	b.eq	4136a8 <ferror@plt+0x10f48>  // b.none
  4135f8:	ldr	x2, [sp, #160]
  4135fc:	ldr	x1, [sp, #168]
  413600:	ldr	x0, [sp, #56]
  413604:	bl	4124c4 <ferror@plt+0xfd64>
  413608:	b	413718 <ferror@plt+0x10fb8>
  41360c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413610:	add	x1, x0, #0x4a0
  413614:	ldr	x0, [sp, #176]
  413618:	bl	4024a0 <strcmp@plt>
  41361c:	cmp	w0, #0x0
  413620:	b.eq	41363c <ferror@plt+0x10edc>  // b.none
  413624:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413628:	add	x1, x0, #0x4a8
  41362c:	ldr	x0, [sp, #176]
  413630:	bl	4024a0 <strcmp@plt>
  413634:	cmp	w0, #0x0
  413638:	b.ne	4136b0 <ferror@plt+0x10f50>  // b.any
  41363c:	ldr	x0, [sp, #200]
  413640:	bl	41067c <ferror@plt+0xdf1c>
  413644:	cmp	w0, #0x2
  413648:	b.le	413718 <ferror@plt+0x10fb8>
  41364c:	ldr	x7, [sp, #176]
  413650:	ldr	x6, [sp, #40]
  413654:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413658:	add	x5, x0, #0x4b0
  41365c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413660:	add	x4, x0, #0x680
  413664:	mov	w3, #0x28b                 	// #651
  413668:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41366c:	add	x2, x0, #0x320
  413670:	mov	w1, #0x3                   	// #3
  413674:	ldr	x0, [sp, #200]
  413678:	bl	40ffe0 <ferror@plt+0xd880>
  41367c:	b	413718 <ferror@plt+0x10fb8>
  413680:	nop
  413684:	b	4136b4 <ferror@plt+0x10f54>
  413688:	nop
  41368c:	b	4136b4 <ferror@plt+0x10f54>
  413690:	nop
  413694:	b	4136b4 <ferror@plt+0x10f54>
  413698:	nop
  41369c:	b	4136b4 <ferror@plt+0x10f54>
  4136a0:	nop
  4136a4:	b	4136b4 <ferror@plt+0x10f54>
  4136a8:	nop
  4136ac:	b	4136b4 <ferror@plt+0x10f54>
  4136b0:	nop
  4136b4:	ldr	x0, [sp, #200]
  4136b8:	bl	41067c <ferror@plt+0xdf1c>
  4136bc:	cmp	w0, #0x2
  4136c0:	b.le	413714 <ferror@plt+0x10fb4>
  4136c4:	ldr	w1, [sp, #80]
  4136c8:	ldr	x0, [sp, #176]
  4136cc:	str	x0, [sp]
  4136d0:	mov	w7, w1
  4136d4:	ldr	x6, [sp, #40]
  4136d8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4136dc:	add	x5, x0, #0x4e8
  4136e0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4136e4:	add	x4, x0, #0x680
  4136e8:	mov	w3, #0x28f                 	// #655
  4136ec:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4136f0:	add	x2, x0, #0x320
  4136f4:	mov	w1, #0x3                   	// #3
  4136f8:	ldr	x0, [sp, #200]
  4136fc:	bl	40ffe0 <ferror@plt+0xd880>
  413700:	b	413718 <ferror@plt+0x10fb8>
  413704:	nop
  413708:	b	413718 <ferror@plt+0x10fb8>
  41370c:	nop
  413710:	b	413718 <ferror@plt+0x10fb8>
  413714:	nop
  413718:	ldr	x0, [sp, #184]
  41371c:	bl	402510 <free@plt>
  413720:	add	x0, sp, #0x50
  413724:	mov	x1, x0
  413728:	ldr	x0, [sp, #192]
  41372c:	bl	40f9a8 <ferror@plt+0xd248>
  413730:	str	x0, [sp, #184]
  413734:	ldr	x0, [sp, #184]
  413738:	cmp	x0, #0x0
  41373c:	b.ne	4132cc <ferror@plt+0x10b6c>  // b.any
  413740:	ldr	x0, [sp, #192]
  413744:	bl	402270 <fclose@plt>
  413748:	mov	w0, #0x0                   	// #0
  41374c:	ldp	x29, x30, [sp, #16]
  413750:	add	sp, sp, #0xd0
  413754:	ret
  413758:	stp	x29, x30, [sp, #-32]!
  41375c:	mov	x29, sp
  413760:	str	x0, [sp, #24]
  413764:	b	41377c <ferror@plt+0x1101c>
  413768:	ldr	x0, [sp, #24]
  41376c:	ldr	x0, [x0, #8]
  413770:	mov	x1, x0
  413774:	ldr	x0, [sp, #24]
  413778:	bl	4123a0 <ferror@plt+0xfc40>
  41377c:	ldr	x0, [sp, #24]
  413780:	ldr	x0, [x0, #8]
  413784:	cmp	x0, #0x0
  413788:	b.ne	413768 <ferror@plt+0x11008>  // b.any
  41378c:	b	4137a4 <ferror@plt+0x11044>
  413790:	ldr	x0, [sp, #24]
  413794:	ldr	x0, [x0, #16]
  413798:	mov	x1, x0
  41379c:	ldr	x0, [sp, #24]
  4137a0:	bl	412488 <ferror@plt+0xfd28>
  4137a4:	ldr	x0, [sp, #24]
  4137a8:	ldr	x0, [x0, #16]
  4137ac:	cmp	x0, #0x0
  4137b0:	b.ne	413790 <ferror@plt+0x11030>  // b.any
  4137b4:	b	4137cc <ferror@plt+0x1106c>
  4137b8:	ldr	x0, [sp, #24]
  4137bc:	ldr	x0, [x0, #24]
  4137c0:	mov	x1, x0
  4137c4:	ldr	x0, [sp, #24]
  4137c8:	bl	412248 <ferror@plt+0xfae8>
  4137cc:	ldr	x0, [sp, #24]
  4137d0:	ldr	x0, [x0, #24]
  4137d4:	cmp	x0, #0x0
  4137d8:	b.ne	4137b8 <ferror@plt+0x11058>  // b.any
  4137dc:	b	4137fc <ferror@plt+0x1109c>
  4137e0:	ldr	x0, [sp, #24]
  4137e4:	ldr	x1, [x0, #40]
  4137e8:	ldr	x0, [sp, #24]
  4137ec:	add	x0, x0, #0x28
  4137f0:	mov	x2, x0
  4137f4:	ldr	x0, [sp, #24]
  4137f8:	bl	4120d8 <ferror@plt+0xf978>
  4137fc:	ldr	x0, [sp, #24]
  413800:	ldr	x0, [x0, #40]
  413804:	cmp	x0, #0x0
  413808:	b.ne	4137e0 <ferror@plt+0x11080>  // b.any
  41380c:	b	41382c <ferror@plt+0x110cc>
  413810:	ldr	x0, [sp, #24]
  413814:	ldr	x1, [x0, #32]
  413818:	ldr	x0, [sp, #24]
  41381c:	add	x0, x0, #0x20
  413820:	mov	x2, x0
  413824:	ldr	x0, [sp, #24]
  413828:	bl	4120d8 <ferror@plt+0xf978>
  41382c:	ldr	x0, [sp, #24]
  413830:	ldr	x0, [x0, #32]
  413834:	cmp	x0, #0x0
  413838:	b.ne	413810 <ferror@plt+0x110b0>  // b.any
  41383c:	b	413854 <ferror@plt+0x110f4>
  413840:	ldr	x0, [sp, #24]
  413844:	ldr	x0, [x0, #48]
  413848:	mov	x1, x0
  41384c:	ldr	x0, [sp, #24]
  413850:	bl	412d9c <ferror@plt+0x1063c>
  413854:	ldr	x0, [sp, #24]
  413858:	ldr	x0, [x0, #48]
  41385c:	cmp	x0, #0x0
  413860:	b.ne	413840 <ferror@plt+0x110e0>  // b.any
  413864:	b	413890 <ferror@plt+0x11130>
  413868:	ldr	x0, [sp, #24]
  41386c:	ldr	x0, [x0, #56]
  413870:	ldr	x0, [x0, #16]
  413874:	bl	402510 <free@plt>
  413878:	ldr	x0, [sp, #24]
  41387c:	ldr	x0, [x0, #56]
  413880:	bl	411bec <ferror@plt+0xf48c>
  413884:	mov	x1, x0
  413888:	ldr	x0, [sp, #24]
  41388c:	str	x1, [x0, #56]
  413890:	ldr	x0, [sp, #24]
  413894:	ldr	x0, [x0, #56]
  413898:	cmp	x0, #0x0
  41389c:	b.ne	413868 <ferror@plt+0x11108>  // b.any
  4138a0:	ldr	x0, [sp, #24]
  4138a4:	bl	402510 <free@plt>
  4138a8:	nop
  4138ac:	ldp	x29, x30, [sp], #32
  4138b0:	ret
  4138b4:	stp	x29, x30, [sp, #-192]!
  4138b8:	mov	x29, sp
  4138bc:	str	x0, [sp, #40]
  4138c0:	str	x1, [sp, #32]
  4138c4:	str	x2, [sp, #24]
  4138c8:	str	x3, [sp, #16]
  4138cc:	ldr	x0, [sp, #16]
  4138d0:	bl	402110 <strlen@plt>
  4138d4:	str	x0, [sp, #184]
  4138d8:	ldr	x0, [sp, #16]
  4138dc:	ldrb	w0, [x0]
  4138e0:	cmp	w0, #0x2e
  4138e4:	b.ne	4138f0 <ferror@plt+0x11190>  // b.any
  4138e8:	mov	w0, #0x1                   	// #1
  4138ec:	b	4139d4 <ferror@plt+0x11274>
  4138f0:	ldr	x0, [sp, #184]
  4138f4:	cmp	x0, #0x5
  4138f8:	b.ls	41394c <ferror@plt+0x111ec>  // b.plast
  4138fc:	ldr	x0, [sp, #184]
  413900:	sub	x0, x0, #0x5
  413904:	ldr	x1, [sp, #16]
  413908:	add	x2, x1, x0
  41390c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413910:	add	x1, x0, #0x520
  413914:	mov	x0, x2
  413918:	bl	4024a0 <strcmp@plt>
  41391c:	cmp	w0, #0x0
  413920:	b.eq	413954 <ferror@plt+0x111f4>  // b.none
  413924:	ldr	x0, [sp, #184]
  413928:	sub	x0, x0, #0x6
  41392c:	ldr	x1, [sp, #16]
  413930:	add	x2, x1, x0
  413934:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413938:	add	x1, x0, #0x528
  41393c:	mov	x0, x2
  413940:	bl	4024a0 <strcmp@plt>
  413944:	cmp	w0, #0x0
  413948:	b.eq	413954 <ferror@plt+0x111f4>  // b.none
  41394c:	mov	w0, #0x1                   	// #1
  413950:	b	4139d4 <ferror@plt+0x11274>
  413954:	ldr	x0, [sp, #32]
  413958:	bl	4025c0 <dirfd@plt>
  41395c:	mov	w4, w0
  413960:	add	x0, sp, #0x38
  413964:	mov	w3, #0x0                   	// #0
  413968:	mov	x2, x0
  41396c:	ldr	x1, [sp, #16]
  413970:	mov	w0, w4
  413974:	bl	41f4e0 <ferror@plt+0x1cd80>
  413978:	ldr	w0, [sp, #72]
  41397c:	and	w0, w0, #0xf000
  413980:	cmp	w0, #0x4, lsl #12
  413984:	b.ne	4139d0 <ferror@plt+0x11270>  // b.any
  413988:	ldr	x0, [sp, #40]
  41398c:	bl	41067c <ferror@plt+0xdf1c>
  413990:	cmp	w0, #0x2
  413994:	b.le	4139c8 <ferror@plt+0x11268>
  413998:	ldr	x7, [sp, #16]
  41399c:	ldr	x6, [sp, #24]
  4139a0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4139a4:	add	x5, x0, #0x530
  4139a8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4139ac:	add	x4, x0, #0x698
  4139b0:	mov	w3, #0x2cb                 	// #715
  4139b4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4139b8:	add	x2, x0, #0x320
  4139bc:	mov	w1, #0x3                   	// #3
  4139c0:	ldr	x0, [sp, #40]
  4139c4:	bl	40ffe0 <ferror@plt+0xd880>
  4139c8:	mov	w0, #0x1                   	// #1
  4139cc:	b	4139d4 <ferror@plt+0x11274>
  4139d0:	mov	w0, #0x0                   	// #0
  4139d4:	ldp	x29, x30, [sp], #192
  4139d8:	ret
  4139dc:	stp	x29, x30, [sp, #-112]!
  4139e0:	mov	x29, sp
  4139e4:	str	x0, [sp, #40]
  4139e8:	str	x1, [sp, #32]
  4139ec:	str	x2, [sp, #24]
  4139f0:	str	x3, [sp, #16]
  4139f4:	mov	w0, #0xffffffff            	// #-1
  4139f8:	str	w0, [sp, #92]
  4139fc:	strb	wzr, [sp, #91]
  413a00:	ldr	x0, [sp, #16]
  413a04:	cmp	x0, #0x0
  413a08:	b.ne	413a20 <ferror@plt+0x112c0>  // b.any
  413a0c:	ldr	x0, [sp, #24]
  413a10:	bl	4024b0 <basename@plt>
  413a14:	str	x0, [sp, #16]
  413a18:	mov	w0, #0x1                   	// #1
  413a1c:	strb	w0, [sp, #91]
  413a20:	ldr	x0, [sp, #32]
  413a24:	ldr	x0, [x0]
  413a28:	str	x0, [sp, #104]
  413a2c:	b	413a8c <ferror@plt+0x1132c>
  413a30:	ldr	x0, [sp, #104]
  413a34:	ldr	x0, [x0, #16]
  413a38:	str	x0, [sp, #80]
  413a3c:	ldr	x0, [sp, #80]
  413a40:	add	x0, x0, #0x9
  413a44:	mov	x1, x0
  413a48:	ldr	x0, [sp, #16]
  413a4c:	bl	4024a0 <strcmp@plt>
  413a50:	str	w0, [sp, #92]
  413a54:	ldr	w0, [sp, #92]
  413a58:	cmp	w0, #0x0
  413a5c:	b.le	413a9c <ferror@plt+0x1133c>
  413a60:	ldr	x0, [sp, #104]
  413a64:	ldr	x0, [x0]
  413a68:	ldr	x1, [sp, #32]
  413a6c:	ldr	x1, [x1]
  413a70:	cmp	x0, x1
  413a74:	b.eq	413a84 <ferror@plt+0x11324>  // b.none
  413a78:	ldr	x0, [sp, #104]
  413a7c:	ldr	x0, [x0]
  413a80:	b	413a88 <ferror@plt+0x11328>
  413a84:	mov	x0, #0x0                   	// #0
  413a88:	str	x0, [sp, #104]
  413a8c:	ldr	x0, [sp, #104]
  413a90:	cmp	x0, #0x0
  413a94:	b.ne	413a30 <ferror@plt+0x112d0>  // b.any
  413a98:	b	413aa0 <ferror@plt+0x11340>
  413a9c:	nop
  413aa0:	ldr	w0, [sp, #92]
  413aa4:	cmp	w0, #0x0
  413aa8:	b.ne	413acc <ferror@plt+0x1136c>  // b.any
  413aac:	ldr	x0, [sp, #40]
  413ab0:	str	x0, [sp, #64]
  413ab4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413ab8:	add	x0, x0, #0x570
  413abc:	str	x0, [sp, #56]
  413ac0:	nop
  413ac4:	mov	w0, #0xffffffef            	// #-17
  413ac8:	b	413be0 <ferror@plt+0x11480>
  413acc:	ldr	x0, [sp, #16]
  413ad0:	bl	402110 <strlen@plt>
  413ad4:	str	x0, [sp, #72]
  413ad8:	ldr	x0, [sp, #72]
  413adc:	add	x0, x0, #0x11
  413ae0:	bl	4022b0 <malloc@plt>
  413ae4:	str	x0, [sp, #80]
  413ae8:	ldr	x0, [sp, #80]
  413aec:	cmp	x0, #0x0
  413af0:	b.ne	413afc <ferror@plt+0x1139c>  // b.any
  413af4:	mov	w0, #0xfffffff4            	// #-12
  413af8:	b	413be0 <ferror@plt+0x11480>
  413afc:	ldr	x0, [sp, #80]
  413b00:	add	x3, x0, #0x9
  413b04:	ldr	x0, [sp, #72]
  413b08:	add	x0, x0, #0x1
  413b0c:	mov	x2, x0
  413b10:	ldr	x1, [sp, #16]
  413b14:	mov	x0, x3
  413b18:	bl	4020d0 <memcpy@plt>
  413b1c:	ldr	x0, [sp, #80]
  413b20:	ldr	x1, [sp, #24]
  413b24:	str	x1, [x0]
  413b28:	ldr	x0, [sp, #80]
  413b2c:	ldrb	w1, [sp, #91]
  413b30:	strb	w1, [x0, #8]
  413b34:	ldr	x0, [sp, #104]
  413b38:	cmp	x0, #0x0
  413b3c:	b.ne	413b58 <ferror@plt+0x113f8>  // b.any
  413b40:	ldr	x0, [sp, #32]
  413b44:	ldr	x0, [x0]
  413b48:	ldr	x1, [sp, #80]
  413b4c:	bl	411a48 <ferror@plt+0xf2e8>
  413b50:	str	x0, [sp, #96]
  413b54:	b	413b94 <ferror@plt+0x11434>
  413b58:	ldr	x0, [sp, #32]
  413b5c:	ldr	x0, [x0]
  413b60:	ldr	x1, [sp, #104]
  413b64:	cmp	x1, x0
  413b68:	b.ne	413b84 <ferror@plt+0x11424>  // b.any
  413b6c:	ldr	x0, [sp, #32]
  413b70:	ldr	x0, [x0]
  413b74:	ldr	x1, [sp, #80]
  413b78:	bl	411b84 <ferror@plt+0xf424>
  413b7c:	str	x0, [sp, #96]
  413b80:	b	413b94 <ferror@plt+0x11434>
  413b84:	ldr	x1, [sp, #80]
  413b88:	ldr	x0, [sp, #104]
  413b8c:	bl	411ac4 <ferror@plt+0xf364>
  413b90:	str	x0, [sp, #96]
  413b94:	ldr	x0, [sp, #96]
  413b98:	cmp	x0, #0x0
  413b9c:	b.ne	413bb0 <ferror@plt+0x11450>  // b.any
  413ba0:	ldr	x0, [sp, #80]
  413ba4:	bl	402510 <free@plt>
  413ba8:	mov	w0, #0xfffffff4            	// #-12
  413bac:	b	413be0 <ferror@plt+0x11480>
  413bb0:	ldr	x0, [sp, #104]
  413bb4:	cmp	x0, #0x0
  413bb8:	b.eq	413bd0 <ferror@plt+0x11470>  // b.none
  413bbc:	ldr	x0, [sp, #32]
  413bc0:	ldr	x0, [x0]
  413bc4:	ldr	x1, [sp, #104]
  413bc8:	cmp	x1, x0
  413bcc:	b.ne	413bdc <ferror@plt+0x1147c>  // b.any
  413bd0:	ldr	x0, [sp, #32]
  413bd4:	ldr	x1, [sp, #96]
  413bd8:	str	x1, [x0]
  413bdc:	mov	w0, #0x0                   	// #0
  413be0:	ldp	x29, x30, [sp], #112
  413be4:	ret
  413be8:	stp	x29, x30, [sp, #-224]!
  413bec:	mov	x29, sp
  413bf0:	str	x0, [sp, #40]
  413bf4:	str	x1, [sp, #32]
  413bf8:	str	x2, [sp, #24]
  413bfc:	str	x3, [sp, #16]
  413c00:	add	x0, sp, #0x38
  413c04:	mov	x1, x0
  413c08:	ldr	x0, [sp, #24]
  413c0c:	bl	41f4c0 <ferror@plt+0x1cd60>
  413c10:	cmp	w0, #0x0
  413c14:	b.eq	413c48 <ferror@plt+0x114e8>  // b.none
  413c18:	bl	4026b0 <__errno_location@plt>
  413c1c:	ldr	w0, [x0]
  413c20:	neg	w0, w0
  413c24:	str	w0, [sp, #204]
  413c28:	ldr	x0, [sp, #40]
  413c2c:	str	x0, [sp, #192]
  413c30:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413c34:	add	x0, x0, #0x598
  413c38:	str	x0, [sp, #184]
  413c3c:	nop
  413c40:	ldr	w0, [sp, #204]
  413c44:	b	413d64 <ferror@plt+0x11604>
  413c48:	add	x0, sp, #0x38
  413c4c:	bl	40ff9c <ferror@plt+0xd83c>
  413c50:	mov	x1, x0
  413c54:	ldr	x0, [sp, #16]
  413c58:	str	x1, [x0]
  413c5c:	ldr	w0, [sp, #72]
  413c60:	and	w0, w0, #0xf000
  413c64:	cmp	w0, #0x4, lsl #12
  413c68:	b.eq	413c88 <ferror@plt+0x11528>  // b.none
  413c6c:	mov	x3, #0x0                   	// #0
  413c70:	ldr	x2, [sp, #24]
  413c74:	ldr	x1, [sp, #32]
  413c78:	ldr	x0, [sp, #40]
  413c7c:	bl	4139dc <ferror@plt+0x1127c>
  413c80:	mov	w0, #0x0                   	// #0
  413c84:	b	413d64 <ferror@plt+0x11604>
  413c88:	ldr	x0, [sp, #24]
  413c8c:	bl	4021e0 <opendir@plt>
  413c90:	str	x0, [sp, #208]
  413c94:	ldr	x0, [sp, #208]
  413c98:	cmp	x0, #0x0
  413c9c:	b.ne	413ce4 <ferror@plt+0x11584>  // b.any
  413ca0:	ldr	x0, [sp, #40]
  413ca4:	bl	41067c <ferror@plt+0xdf1c>
  413ca8:	cmp	w0, #0x2
  413cac:	b.le	413cdc <ferror@plt+0x1157c>
  413cb0:	ldr	x6, [sp, #24]
  413cb4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413cb8:	add	x5, x0, #0x5b8
  413cbc:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413cc0:	add	x4, x0, #0x6b0
  413cc4:	mov	w3, #0x32b                 	// #811
  413cc8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413ccc:	add	x2, x0, #0x320
  413cd0:	mov	w1, #0x3                   	// #3
  413cd4:	ldr	x0, [sp, #40]
  413cd8:	bl	40ffe0 <ferror@plt+0xd880>
  413cdc:	mov	w0, #0xffffffea            	// #-22
  413ce0:	b	413d64 <ferror@plt+0x11604>
  413ce4:	ldr	x0, [sp, #208]
  413ce8:	bl	402340 <readdir@plt>
  413cec:	str	x0, [sp, #216]
  413cf0:	b	413d4c <ferror@plt+0x115ec>
  413cf4:	ldr	x0, [sp, #216]
  413cf8:	add	x0, x0, #0x13
  413cfc:	mov	x3, x0
  413d00:	ldr	x2, [sp, #24]
  413d04:	ldr	x1, [sp, #208]
  413d08:	ldr	x0, [sp, #40]
  413d0c:	bl	4138b4 <ferror@plt+0x11154>
  413d10:	and	w0, w0, #0xff
  413d14:	cmp	w0, #0x0
  413d18:	b.ne	413d3c <ferror@plt+0x115dc>  // b.any
  413d1c:	ldr	x0, [sp, #216]
  413d20:	add	x0, x0, #0x13
  413d24:	mov	x3, x0
  413d28:	ldr	x2, [sp, #24]
  413d2c:	ldr	x1, [sp, #32]
  413d30:	ldr	x0, [sp, #40]
  413d34:	bl	4139dc <ferror@plt+0x1127c>
  413d38:	b	413d40 <ferror@plt+0x115e0>
  413d3c:	nop
  413d40:	ldr	x0, [sp, #208]
  413d44:	bl	402340 <readdir@plt>
  413d48:	str	x0, [sp, #216]
  413d4c:	ldr	x0, [sp, #216]
  413d50:	cmp	x0, #0x0
  413d54:	b.ne	413cf4 <ferror@plt+0x11594>  // b.any
  413d58:	ldr	x0, [sp, #208]
  413d5c:	bl	402380 <closedir@plt>
  413d60:	mov	w0, #0x0                   	// #0
  413d64:	ldp	x29, x30, [sp], #224
  413d68:	ret
  413d6c:	mov	x12, #0x10a0                	// #4256
  413d70:	sub	sp, sp, x12
  413d74:	stp	x29, x30, [sp]
  413d78:	mov	x29, sp
  413d7c:	str	x0, [sp, #40]
  413d80:	str	x1, [sp, #32]
  413d84:	str	x2, [sp, #24]
  413d88:	str	xzr, [sp, #4152]
  413d8c:	str	xzr, [sp, #4248]
  413d90:	ldr	x0, [sp, #40]
  413d94:	bl	41013c <ferror@plt+0xd9dc>
  413d98:	mov	x2, x0
  413d9c:	add	x1, sp, #0x1, lsl #12
  413da0:	add	x1, x1, #0x38
  413da4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413da8:	add	x3, x0, #0x5d0
  413dac:	ldr	x0, [sp, #40]
  413db0:	bl	4139dc <ferror@plt+0x1127c>
  413db4:	str	xzr, [sp, #4240]
  413db8:	b	413e88 <ferror@plt+0x11728>
  413dbc:	ldr	x0, [sp, #4240]
  413dc0:	lsl	x0, x0, #3
  413dc4:	ldr	x1, [sp, #24]
  413dc8:	add	x0, x1, x0
  413dcc:	ldr	x0, [x0]
  413dd0:	str	x0, [sp, #4200]
  413dd4:	str	xzr, [sp, #4144]
  413dd8:	add	x1, sp, #0x1, lsl #12
  413ddc:	add	x1, x1, #0x30
  413de0:	add	x0, sp, #0x1, lsl #12
  413de4:	add	x0, x0, #0x38
  413de8:	mov	x3, x1
  413dec:	ldr	x2, [sp, #4200]
  413df0:	mov	x1, x0
  413df4:	ldr	x0, [sp, #40]
  413df8:	bl	413be8 <ferror@plt+0x11488>
  413dfc:	cmp	w0, #0x0
  413e00:	b.lt	413e78 <ferror@plt+0x11718>  // b.tstop
  413e04:	ldr	x0, [sp, #4200]
  413e08:	bl	402110 <strlen@plt>
  413e0c:	add	x0, x0, #0x1
  413e10:	str	x0, [sp, #4192]
  413e14:	ldr	x0, [sp, #4192]
  413e18:	add	x0, x0, #0x8
  413e1c:	bl	4022b0 <malloc@plt>
  413e20:	str	x0, [sp, #4184]
  413e24:	ldr	x0, [sp, #4184]
  413e28:	cmp	x0, #0x0
  413e2c:	b.eq	414024 <ferror@plt+0x118c4>  // b.none
  413e30:	ldr	x1, [sp, #4144]
  413e34:	ldr	x0, [sp, #4184]
  413e38:	str	x1, [x0]
  413e3c:	ldr	x0, [sp, #4184]
  413e40:	add	x0, x0, #0x8
  413e44:	ldr	x2, [sp, #4192]
  413e48:	ldr	x1, [sp, #4200]
  413e4c:	bl	4020d0 <memcpy@plt>
  413e50:	ldr	x1, [sp, #4184]
  413e54:	ldr	x0, [sp, #4248]
  413e58:	bl	411a48 <ferror@plt+0xf2e8>
  413e5c:	str	x0, [sp, #4176]
  413e60:	ldr	x0, [sp, #4176]
  413e64:	cmp	x0, #0x0
  413e68:	b.eq	41402c <ferror@plt+0x118cc>  // b.none
  413e6c:	ldr	x0, [sp, #4176]
  413e70:	str	x0, [sp, #4248]
  413e74:	b	413e7c <ferror@plt+0x1171c>
  413e78:	nop
  413e7c:	ldr	x0, [sp, #4240]
  413e80:	add	x0, x0, #0x1
  413e84:	str	x0, [sp, #4240]
  413e88:	ldr	x0, [sp, #4240]
  413e8c:	lsl	x0, x0, #3
  413e90:	ldr	x1, [sp, #24]
  413e94:	add	x0, x1, x0
  413e98:	ldr	x0, [x0]
  413e9c:	cmp	x0, #0x0
  413ea0:	b.ne	413dbc <ferror@plt+0x1165c>  // b.any
  413ea4:	mov	x1, #0x40                  	// #64
  413ea8:	mov	x0, #0x1                   	// #1
  413eac:	bl	402320 <calloc@plt>
  413eb0:	str	x0, [sp, #4224]
  413eb4:	ldr	x0, [sp, #32]
  413eb8:	ldr	x1, [sp, #4224]
  413ebc:	str	x1, [x0]
  413ec0:	ldr	x0, [sp, #4224]
  413ec4:	cmp	x0, #0x0
  413ec8:	b.eq	414034 <ferror@plt+0x118d4>  // b.none
  413ecc:	ldr	x0, [sp, #4224]
  413ed0:	ldr	x1, [sp, #4248]
  413ed4:	str	x1, [x0, #56]
  413ed8:	ldr	x0, [sp, #4224]
  413edc:	ldr	x1, [sp, #40]
  413ee0:	str	x1, [x0]
  413ee4:	b	414008 <ferror@plt+0x118a8>
  413ee8:	add	x0, sp, #0x30
  413eec:	str	x0, [sp, #4232]
  413ef0:	ldr	x0, [sp, #4152]
  413ef4:	ldr	x0, [x0, #16]
  413ef8:	str	x0, [sp, #4216]
  413efc:	ldr	x0, [sp, #4216]
  413f00:	ldrb	w0, [x0, #8]
  413f04:	cmp	w0, #0x0
  413f08:	b.eq	413f1c <ferror@plt+0x117bc>  // b.none
  413f0c:	ldr	x0, [sp, #4216]
  413f10:	ldr	x0, [x0]
  413f14:	str	x0, [sp, #4232]
  413f18:	b	413fb0 <ferror@plt+0x11850>
  413f1c:	ldr	x0, [sp, #4216]
  413f20:	ldr	x1, [x0]
  413f24:	ldr	x0, [sp, #4216]
  413f28:	add	x0, x0, #0x9
  413f2c:	add	x5, sp, #0x30
  413f30:	mov	x4, x0
  413f34:	mov	x3, x1
  413f38:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413f3c:	add	x2, x0, #0x5e0
  413f40:	mov	x1, #0x1000                	// #4096
  413f44:	mov	x0, x5
  413f48:	bl	402260 <snprintf@plt>
  413f4c:	cmp	w0, #0xfff
  413f50:	b.le	413fb0 <ferror@plt+0x11850>
  413f54:	ldr	x0, [sp, #40]
  413f58:	bl	41067c <ferror@plt+0xdf1c>
  413f5c:	cmp	w0, #0x2
  413f60:	b.le	413fa4 <ferror@plt+0x11844>
  413f64:	ldr	x0, [sp, #4216]
  413f68:	ldr	x1, [x0]
  413f6c:	ldr	x0, [sp, #4216]
  413f70:	add	x0, x0, #0x9
  413f74:	mov	x7, x0
  413f78:	mov	x6, x1
  413f7c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413f80:	add	x5, x0, #0x5e8
  413f84:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413f88:	add	x4, x0, #0x6c0
  413f8c:	mov	w3, #0x36d                 	// #877
  413f90:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413f94:	add	x2, x0, #0x320
  413f98:	mov	w1, #0x3                   	// #3
  413f9c:	ldr	x0, [sp, #40]
  413fa0:	bl	40ffe0 <ferror@plt+0xd880>
  413fa4:	ldr	x0, [sp, #4216]
  413fa8:	bl	402510 <free@plt>
  413fac:	b	413ffc <ferror@plt+0x1189c>
  413fb0:	mov	w1, #0x80000               	// #524288
  413fb4:	ldr	x0, [sp, #4232]
  413fb8:	bl	4022c0 <open@plt>
  413fbc:	str	w0, [sp, #4212]
  413fc0:	ldr	x0, [sp, #40]
  413fc4:	str	x0, [sp, #4168]
  413fc8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  413fcc:	add	x0, x0, #0x610
  413fd0:	str	x0, [sp, #4160]
  413fd4:	nop
  413fd8:	ldr	w0, [sp, #4212]
  413fdc:	cmp	w0, #0x0
  413fe0:	b.lt	413ff4 <ferror@plt+0x11894>  // b.tstop
  413fe4:	ldr	x2, [sp, #4232]
  413fe8:	ldr	w1, [sp, #4212]
  413fec:	ldr	x0, [sp, #4224]
  413ff0:	bl	41321c <ferror@plt+0x10abc>
  413ff4:	ldr	x0, [sp, #4216]
  413ff8:	bl	402510 <free@plt>
  413ffc:	ldr	x0, [sp, #4152]
  414000:	bl	411bec <ferror@plt+0xf48c>
  414004:	str	x0, [sp, #4152]
  414008:	ldr	x0, [sp, #4152]
  41400c:	cmp	x0, #0x0
  414010:	b.ne	413ee8 <ferror@plt+0x11788>  // b.any
  414014:	ldr	x0, [sp, #4224]
  414018:	bl	412f0c <ferror@plt+0x107ac>
  41401c:	mov	w0, #0x0                   	// #0
  414020:	b	41408c <ferror@plt+0x1192c>
  414024:	nop
  414028:	b	414054 <ferror@plt+0x118f4>
  41402c:	nop
  414030:	b	414054 <ferror@plt+0x118f4>
  414034:	nop
  414038:	b	414054 <ferror@plt+0x118f4>
  41403c:	ldr	x0, [sp, #4152]
  414040:	ldr	x0, [x0, #16]
  414044:	bl	402510 <free@plt>
  414048:	ldr	x0, [sp, #4152]
  41404c:	bl	411bec <ferror@plt+0xf48c>
  414050:	str	x0, [sp, #4152]
  414054:	ldr	x0, [sp, #4152]
  414058:	cmp	x0, #0x0
  41405c:	b.ne	41403c <ferror@plt+0x118dc>  // b.any
  414060:	b	41407c <ferror@plt+0x1191c>
  414064:	ldr	x0, [sp, #4248]
  414068:	ldr	x0, [x0, #16]
  41406c:	bl	402510 <free@plt>
  414070:	ldr	x0, [sp, #4248]
  414074:	bl	411bec <ferror@plt+0xf48c>
  414078:	str	x0, [sp, #4248]
  41407c:	ldr	x0, [sp, #4248]
  414080:	cmp	x0, #0x0
  414084:	b.ne	414064 <ferror@plt+0x11904>  // b.any
  414088:	mov	w0, #0xfffffff4            	// #-12
  41408c:	ldp	x29, x30, [sp]
  414090:	mov	x12, #0x10a0                	// #4256
  414094:	add	sp, sp, x12
  414098:	ret
  41409c:	stp	x29, x30, [sp, #-48]!
  4140a0:	mov	x29, sp
  4140a4:	str	x0, [sp, #24]
  4140a8:	ldr	x0, [sp, #24]
  4140ac:	ldr	x0, [x0, #16]
  4140b0:	bl	412aa4 <ferror@plt+0x10344>
  4140b4:	str	x0, [sp, #40]
  4140b8:	ldr	x0, [sp, #40]
  4140bc:	ldp	x29, x30, [sp], #48
  4140c0:	ret
  4140c4:	stp	x29, x30, [sp, #-48]!
  4140c8:	mov	x29, sp
  4140cc:	str	x0, [sp, #24]
  4140d0:	str	w1, [sp, #20]
  4140d4:	mov	x1, #0x30                  	// #48
  4140d8:	mov	x0, #0x1                   	// #1
  4140dc:	bl	402320 <calloc@plt>
  4140e0:	str	x0, [sp, #40]
  4140e4:	ldr	x0, [sp, #24]
  4140e8:	bl	41184c <ferror@plt+0xf0ec>
  4140ec:	str	x0, [sp, #32]
  4140f0:	ldr	x0, [sp, #40]
  4140f4:	cmp	x0, #0x0
  4140f8:	b.ne	414104 <ferror@plt+0x119a4>  // b.any
  4140fc:	mov	x0, #0x0                   	// #0
  414100:	b	4142c4 <ferror@plt+0x11b64>
  414104:	ldr	x0, [sp, #40]
  414108:	ldr	w1, [sp, #20]
  41410c:	str	w1, [x0]
  414110:	ldr	w0, [sp, #20]
  414114:	cmp	w0, #0x5
  414118:	b.eq	414280 <ferror@plt+0x11b20>  // b.none
  41411c:	ldr	w0, [sp, #20]
  414120:	cmp	w0, #0x5
  414124:	b.hi	4142c0 <ferror@plt+0x11b60>  // b.pmore
  414128:	ldr	w0, [sp, #20]
  41412c:	cmp	w0, #0x4
  414130:	b.eq	41424c <ferror@plt+0x11aec>  // b.none
  414134:	ldr	w0, [sp, #20]
  414138:	cmp	w0, #0x4
  41413c:	b.hi	4142c0 <ferror@plt+0x11b60>  // b.pmore
  414140:	ldr	w0, [sp, #20]
  414144:	cmp	w0, #0x3
  414148:	b.eq	414218 <ferror@plt+0x11ab8>  // b.none
  41414c:	ldr	w0, [sp, #20]
  414150:	cmp	w0, #0x3
  414154:	b.hi	4142c0 <ferror@plt+0x11b60>  // b.pmore
  414158:	ldr	w0, [sp, #20]
  41415c:	cmp	w0, #0x2
  414160:	b.eq	4141e4 <ferror@plt+0x11a84>  // b.none
  414164:	ldr	w0, [sp, #20]
  414168:	cmp	w0, #0x2
  41416c:	b.hi	4142c0 <ferror@plt+0x11b60>  // b.pmore
  414170:	ldr	w0, [sp, #20]
  414174:	cmp	w0, #0x0
  414178:	b.eq	41418c <ferror@plt+0x11a2c>  // b.none
  41417c:	ldr	w0, [sp, #20]
  414180:	cmp	w0, #0x1
  414184:	b.eq	4141b0 <ferror@plt+0x11a50>  // b.none
  414188:	b	4142c0 <ferror@plt+0x11b60>
  41418c:	ldr	x0, [sp, #32]
  414190:	ldr	x1, [x0, #16]
  414194:	ldr	x0, [sp, #40]
  414198:	str	x1, [x0, #8]
  41419c:	ldr	x0, [sp, #40]
  4141a0:	adrp	x1, 411000 <ferror@plt+0xe8a0>
  4141a4:	add	x1, x1, #0xe38
  4141a8:	str	x1, [x0, #32]
  4141ac:	b	4142c0 <ferror@plt+0x11b60>
  4141b0:	ldr	x0, [sp, #32]
  4141b4:	ldr	x1, [x0, #40]
  4141b8:	ldr	x0, [sp, #40]
  4141bc:	str	x1, [x0, #8]
  4141c0:	ldr	x0, [sp, #40]
  4141c4:	adrp	x1, 411000 <ferror@plt+0xe8a0>
  4141c8:	add	x1, x1, #0xf04
  4141cc:	str	x1, [x0, #32]
  4141d0:	ldr	x0, [sp, #40]
  4141d4:	adrp	x1, 411000 <ferror@plt+0xe8a0>
  4141d8:	add	x1, x1, #0xee0
  4141dc:	str	x1, [x0, #40]
  4141e0:	b	4142c0 <ferror@plt+0x11b60>
  4141e4:	ldr	x0, [sp, #32]
  4141e8:	ldr	x1, [x0, #32]
  4141ec:	ldr	x0, [sp, #40]
  4141f0:	str	x1, [x0, #8]
  4141f4:	ldr	x0, [sp, #40]
  4141f8:	adrp	x1, 411000 <ferror@plt+0xe8a0>
  4141fc:	add	x1, x1, #0xf04
  414200:	str	x1, [x0, #32]
  414204:	ldr	x0, [sp, #40]
  414208:	adrp	x1, 411000 <ferror@plt+0xe8a0>
  41420c:	add	x1, x1, #0xee0
  414210:	str	x1, [x0, #40]
  414214:	b	4142c0 <ferror@plt+0x11b60>
  414218:	ldr	x0, [sp, #32]
  41421c:	ldr	x1, [x0, #8]
  414220:	ldr	x0, [sp, #40]
  414224:	str	x1, [x0, #8]
  414228:	ldr	x0, [sp, #40]
  41422c:	adrp	x1, 411000 <ferror@plt+0xe8a0>
  414230:	add	x1, x1, #0xe50
  414234:	str	x1, [x0, #32]
  414238:	ldr	x0, [sp, #40]
  41423c:	adrp	x1, 411000 <ferror@plt+0xe8a0>
  414240:	add	x1, x1, #0xe74
  414244:	str	x1, [x0, #40]
  414248:	b	4142c0 <ferror@plt+0x11b60>
  41424c:	ldr	x0, [sp, #32]
  414250:	ldr	x1, [x0, #24]
  414254:	ldr	x0, [sp, #40]
  414258:	str	x1, [x0, #8]
  41425c:	ldr	x0, [sp, #40]
  414260:	adrp	x1, 411000 <ferror@plt+0xe8a0>
  414264:	add	x1, x1, #0xebc
  414268:	str	x1, [x0, #32]
  41426c:	ldr	x0, [sp, #40]
  414270:	adrp	x1, 411000 <ferror@plt+0xe8a0>
  414274:	add	x1, x1, #0xe98
  414278:	str	x1, [x0, #40]
  41427c:	b	4142c0 <ferror@plt+0x11b60>
  414280:	ldr	x0, [sp, #32]
  414284:	ldr	x1, [x0, #48]
  414288:	ldr	x0, [sp, #40]
  41428c:	str	x1, [x0, #8]
  414290:	ldr	x0, [sp, #40]
  414294:	adrp	x1, 411000 <ferror@plt+0xe8a0>
  414298:	add	x1, x1, #0xf28
  41429c:	str	x1, [x0, #32]
  4142a0:	ldr	x0, [sp, #40]
  4142a4:	adrp	x1, 414000 <ferror@plt+0x118a0>
  4142a8:	add	x1, x1, #0x9c
  4142ac:	str	x1, [x0, #40]
  4142b0:	ldr	x0, [sp, #40]
  4142b4:	mov	w1, #0x1                   	// #1
  4142b8:	strb	w1, [x0, #4]
  4142bc:	nop
  4142c0:	ldr	x0, [sp, #40]
  4142c4:	ldp	x29, x30, [sp], #48
  4142c8:	ret
  4142cc:	stp	x29, x30, [sp, #-32]!
  4142d0:	mov	x29, sp
  4142d4:	str	x0, [sp, #24]
  4142d8:	ldr	x0, [sp, #24]
  4142dc:	cmp	x0, #0x0
  4142e0:	b.ne	4142ec <ferror@plt+0x11b8c>  // b.any
  4142e4:	mov	x0, #0x0                   	// #0
  4142e8:	b	4142f8 <ferror@plt+0x11b98>
  4142ec:	mov	w1, #0x0                   	// #0
  4142f0:	ldr	x0, [sp, #24]
  4142f4:	bl	4140c4 <ferror@plt+0x11964>
  4142f8:	ldp	x29, x30, [sp], #32
  4142fc:	ret
  414300:	stp	x29, x30, [sp, #-32]!
  414304:	mov	x29, sp
  414308:	str	x0, [sp, #24]
  41430c:	ldr	x0, [sp, #24]
  414310:	cmp	x0, #0x0
  414314:	b.ne	414320 <ferror@plt+0x11bc0>  // b.any
  414318:	mov	x0, #0x0                   	// #0
  41431c:	b	41432c <ferror@plt+0x11bcc>
  414320:	mov	w1, #0x1                   	// #1
  414324:	ldr	x0, [sp, #24]
  414328:	bl	4140c4 <ferror@plt+0x11964>
  41432c:	ldp	x29, x30, [sp], #32
  414330:	ret
  414334:	stp	x29, x30, [sp, #-32]!
  414338:	mov	x29, sp
  41433c:	str	x0, [sp, #24]
  414340:	ldr	x0, [sp, #24]
  414344:	cmp	x0, #0x0
  414348:	b.ne	414354 <ferror@plt+0x11bf4>  // b.any
  41434c:	mov	x0, #0x0                   	// #0
  414350:	b	414360 <ferror@plt+0x11c00>
  414354:	mov	w1, #0x2                   	// #2
  414358:	ldr	x0, [sp, #24]
  41435c:	bl	4140c4 <ferror@plt+0x11964>
  414360:	ldp	x29, x30, [sp], #32
  414364:	ret
  414368:	stp	x29, x30, [sp, #-32]!
  41436c:	mov	x29, sp
  414370:	str	x0, [sp, #24]
  414374:	ldr	x0, [sp, #24]
  414378:	cmp	x0, #0x0
  41437c:	b.ne	414388 <ferror@plt+0x11c28>  // b.any
  414380:	mov	x0, #0x0                   	// #0
  414384:	b	414394 <ferror@plt+0x11c34>
  414388:	mov	w1, #0x3                   	// #3
  41438c:	ldr	x0, [sp, #24]
  414390:	bl	4140c4 <ferror@plt+0x11964>
  414394:	ldp	x29, x30, [sp], #32
  414398:	ret
  41439c:	stp	x29, x30, [sp, #-32]!
  4143a0:	mov	x29, sp
  4143a4:	str	x0, [sp, #24]
  4143a8:	ldr	x0, [sp, #24]
  4143ac:	cmp	x0, #0x0
  4143b0:	b.ne	4143bc <ferror@plt+0x11c5c>  // b.any
  4143b4:	mov	x0, #0x0                   	// #0
  4143b8:	b	4143c8 <ferror@plt+0x11c68>
  4143bc:	mov	w1, #0x4                   	// #4
  4143c0:	ldr	x0, [sp, #24]
  4143c4:	bl	4140c4 <ferror@plt+0x11964>
  4143c8:	ldp	x29, x30, [sp], #32
  4143cc:	ret
  4143d0:	stp	x29, x30, [sp, #-32]!
  4143d4:	mov	x29, sp
  4143d8:	str	x0, [sp, #24]
  4143dc:	ldr	x0, [sp, #24]
  4143e0:	cmp	x0, #0x0
  4143e4:	b.ne	4143f0 <ferror@plt+0x11c90>  // b.any
  4143e8:	mov	x0, #0x0                   	// #0
  4143ec:	b	4143fc <ferror@plt+0x11c9c>
  4143f0:	mov	w1, #0x5                   	// #5
  4143f4:	ldr	x0, [sp, #24]
  4143f8:	bl	4140c4 <ferror@plt+0x11964>
  4143fc:	ldp	x29, x30, [sp], #32
  414400:	ret
  414404:	stp	x29, x30, [sp, #-32]!
  414408:	mov	x29, sp
  41440c:	str	x0, [sp, #24]
  414410:	ldr	x0, [sp, #24]
  414414:	cmp	x0, #0x0
  414418:	b.eq	41442c <ferror@plt+0x11ccc>  // b.none
  41441c:	ldr	x0, [sp, #24]
  414420:	ldr	x0, [x0, #16]
  414424:	cmp	x0, #0x0
  414428:	b.ne	414434 <ferror@plt+0x11cd4>  // b.any
  41442c:	mov	x0, #0x0                   	// #0
  414430:	b	414448 <ferror@plt+0x11ce8>
  414434:	ldr	x0, [sp, #24]
  414438:	ldr	x1, [x0, #32]
  41443c:	ldr	x0, [sp, #24]
  414440:	ldr	x0, [x0, #16]
  414444:	blr	x1
  414448:	ldp	x29, x30, [sp], #32
  41444c:	ret
  414450:	stp	x29, x30, [sp, #-48]!
  414454:	mov	x29, sp
  414458:	str	x0, [sp, #24]
  41445c:	ldr	x0, [sp, #24]
  414460:	cmp	x0, #0x0
  414464:	b.eq	414478 <ferror@plt+0x11d18>  // b.none
  414468:	ldr	x0, [sp, #24]
  41446c:	ldr	x0, [x0, #16]
  414470:	cmp	x0, #0x0
  414474:	b.ne	414480 <ferror@plt+0x11d20>  // b.any
  414478:	mov	x0, #0x0                   	// #0
  41447c:	b	414508 <ferror@plt+0x11da8>
  414480:	ldr	x0, [sp, #24]
  414484:	ldr	x0, [x0, #40]
  414488:	cmp	x0, #0x0
  41448c:	b.ne	414498 <ferror@plt+0x11d38>  // b.any
  414490:	mov	x0, #0x0                   	// #0
  414494:	b	414508 <ferror@plt+0x11da8>
  414498:	ldr	x0, [sp, #24]
  41449c:	ldrb	w0, [x0, #4]
  4144a0:	cmp	w0, #0x0
  4144a4:	b.eq	4144ec <ferror@plt+0x11d8c>  // b.none
  4144a8:	ldr	x0, [sp, #24]
  4144ac:	str	x0, [sp, #32]
  4144b0:	ldr	x0, [sp, #32]
  4144b4:	ldr	x0, [x0, #24]
  4144b8:	bl	402510 <free@plt>
  4144bc:	ldr	x0, [sp, #24]
  4144c0:	ldr	x1, [x0, #40]
  4144c4:	ldr	x0, [sp, #24]
  4144c8:	ldr	x0, [x0, #16]
  4144cc:	blr	x1
  4144d0:	mov	x1, x0
  4144d4:	ldr	x0, [sp, #32]
  4144d8:	str	x1, [x0, #24]
  4144dc:	ldr	x0, [sp, #32]
  4144e0:	ldr	x0, [x0, #24]
  4144e4:	str	x0, [sp, #40]
  4144e8:	b	414504 <ferror@plt+0x11da4>
  4144ec:	ldr	x0, [sp, #24]
  4144f0:	ldr	x1, [x0, #40]
  4144f4:	ldr	x0, [sp, #24]
  4144f8:	ldr	x0, [x0, #16]
  4144fc:	blr	x1
  414500:	str	x0, [sp, #40]
  414504:	ldr	x0, [sp, #40]
  414508:	ldp	x29, x30, [sp], #48
  41450c:	ret
  414510:	stp	x29, x30, [sp, #-32]!
  414514:	mov	x29, sp
  414518:	str	x0, [sp, #24]
  41451c:	ldr	x0, [sp, #24]
  414520:	cmp	x0, #0x0
  414524:	b.ne	414530 <ferror@plt+0x11dd0>  // b.any
  414528:	mov	w0, #0x0                   	// #0
  41452c:	b	4145a4 <ferror@plt+0x11e44>
  414530:	ldr	x0, [sp, #24]
  414534:	ldr	x0, [x0, #16]
  414538:	cmp	x0, #0x0
  41453c:	b.ne	414568 <ferror@plt+0x11e08>  // b.any
  414540:	ldr	x0, [sp, #24]
  414544:	ldr	x1, [x0, #8]
  414548:	ldr	x0, [sp, #24]
  41454c:	str	x1, [x0, #16]
  414550:	ldr	x0, [sp, #24]
  414554:	ldr	x0, [x0, #16]
  414558:	cmp	x0, #0x0
  41455c:	cset	w0, ne  // ne = any
  414560:	and	w0, w0, #0xff
  414564:	b	4145a4 <ferror@plt+0x11e44>
  414568:	ldr	x0, [sp, #24]
  41456c:	ldr	x2, [x0, #8]
  414570:	ldr	x0, [sp, #24]
  414574:	ldr	x0, [x0, #16]
  414578:	mov	x1, x0
  41457c:	mov	x0, x2
  414580:	bl	411d90 <ferror@plt+0xf630>
  414584:	mov	x1, x0
  414588:	ldr	x0, [sp, #24]
  41458c:	str	x1, [x0, #16]
  414590:	ldr	x0, [sp, #24]
  414594:	ldr	x0, [x0, #16]
  414598:	cmp	x0, #0x0
  41459c:	cset	w0, ne  // ne = any
  4145a0:	and	w0, w0, #0xff
  4145a4:	ldp	x29, x30, [sp], #32
  4145a8:	ret
  4145ac:	stp	x29, x30, [sp, #-32]!
  4145b0:	mov	x29, sp
  4145b4:	str	x0, [sp, #24]
  4145b8:	ldr	x0, [sp, #24]
  4145bc:	ldr	x0, [x0, #24]
  4145c0:	bl	402510 <free@plt>
  4145c4:	ldr	x0, [sp, #24]
  4145c8:	bl	402510 <free@plt>
  4145cc:	nop
  4145d0:	ldp	x29, x30, [sp], #32
  4145d4:	ret
  4145d8:	stp	x29, x30, [sp, #-48]!
  4145dc:	mov	x29, sp
  4145e0:	str	x0, [sp, #24]
  4145e4:	b	414604 <ferror@plt+0x11ea4>
  4145e8:	ldr	x0, [sp, #24]
  4145ec:	str	x0, [sp, #40]
  4145f0:	ldr	x0, [sp, #40]
  4145f4:	ldr	x0, [x0]
  4145f8:	str	x0, [sp, #24]
  4145fc:	ldr	x0, [sp, #40]
  414600:	bl	402510 <free@plt>
  414604:	ldr	x0, [sp, #24]
  414608:	cmp	x0, #0x0
  41460c:	b.ne	4145e8 <ferror@plt+0x11e88>  // b.any
  414610:	nop
  414614:	nop
  414618:	ldp	x29, x30, [sp], #48
  41461c:	ret
  414620:	stp	x29, x30, [sp, #-64]!
  414624:	mov	x29, sp
  414628:	str	x0, [sp, #40]
  41462c:	str	x1, [sp, #32]
  414630:	str	w2, [sp, #28]
  414634:	str	w3, [sp, #24]
  414638:	b	414648 <ferror@plt+0x11ee8>
  41463c:	ldr	x0, [sp, #40]
  414640:	ldr	x0, [x0]
  414644:	str	x0, [sp, #40]
  414648:	ldr	x0, [sp, #40]
  41464c:	ldr	x0, [x0]
  414650:	cmp	x0, #0x0
  414654:	b.eq	414670 <ferror@plt+0x11f10>  // b.none
  414658:	ldr	x0, [sp, #40]
  41465c:	ldr	x0, [x0]
  414660:	ldr	w0, [x0, #8]
  414664:	ldr	w1, [sp, #24]
  414668:	cmp	w1, w0
  41466c:	b.hi	41463c <ferror@plt+0x11edc>  // b.pmore
  414670:	ldr	w0, [sp, #28]
  414674:	add	x0, x0, #0x11
  414678:	bl	4022b0 <malloc@plt>
  41467c:	str	x0, [sp, #56]
  414680:	ldr	x0, [sp, #56]
  414684:	cmp	x0, #0x0
  414688:	b.ne	414694 <ferror@plt+0x11f34>  // b.any
  41468c:	mov	w0, #0xffffffff            	// #-1
  414690:	b	4146f4 <ferror@plt+0x11f94>
  414694:	ldr	x0, [sp, #40]
  414698:	ldr	x1, [x0]
  41469c:	ldr	x0, [sp, #56]
  4146a0:	str	x1, [x0]
  4146a4:	ldr	x0, [sp, #56]
  4146a8:	ldr	w1, [sp, #24]
  4146ac:	str	w1, [x0, #8]
  4146b0:	ldr	x0, [sp, #56]
  4146b4:	ldr	w1, [sp, #28]
  4146b8:	str	w1, [x0, #12]
  4146bc:	ldr	x0, [sp, #56]
  4146c0:	add	x0, x0, #0x10
  4146c4:	ldr	w1, [sp, #28]
  4146c8:	mov	x2, x1
  4146cc:	ldr	x1, [sp, #32]
  4146d0:	bl	4020d0 <memcpy@plt>
  4146d4:	ldr	x1, [sp, #56]
  4146d8:	ldr	w0, [sp, #28]
  4146dc:	add	x0, x1, x0
  4146e0:	strb	wzr, [x0, #16]
  4146e4:	ldr	x0, [sp, #40]
  4146e8:	ldr	x1, [sp, #56]
  4146ec:	str	x1, [x0]
  4146f0:	mov	w0, #0x0                   	// #0
  4146f4:	ldp	x29, x30, [sp], #64
  4146f8:	ret
  4146fc:	nop
  414700:	ret
  414704:	stp	x29, x30, [sp, #-48]!
  414708:	mov	x29, sp
  41470c:	str	x0, [sp, #24]
  414710:	bl	4026b0 <__errno_location@plt>
  414714:	str	wzr, [x0]
  414718:	ldr	x0, [sp, #24]
  41471c:	bl	402390 <getc_unlocked@plt>
  414720:	str	w0, [sp, #44]
  414724:	ldr	w0, [sp, #44]
  414728:	cmn	w0, #0x1
  41472c:	b.ne	414734 <ferror@plt+0x11fd4>  // b.any
  414730:	bl	4146fc <ferror@plt+0x11f9c>
  414734:	ldr	w0, [sp, #44]
  414738:	ldp	x29, x30, [sp], #48
  41473c:	ret
  414740:	stp	x29, x30, [sp, #-48]!
  414744:	mov	x29, sp
  414748:	str	x0, [sp, #24]
  41474c:	bl	4026b0 <__errno_location@plt>
  414750:	str	wzr, [x0]
  414754:	add	x0, sp, #0x2c
  414758:	ldr	x3, [sp, #24]
  41475c:	mov	x2, #0x1                   	// #1
  414760:	mov	x1, #0x4                   	// #4
  414764:	bl	4024f0 <fread@plt>
  414768:	cmp	x0, #0x4
  41476c:	b.eq	414774 <ferror@plt+0x12014>  // b.none
  414770:	bl	4146fc <ferror@plt+0x11f9c>
  414774:	ldr	w0, [sp, #44]
  414778:	bl	402190 <ntohl@plt>
  41477c:	ldp	x29, x30, [sp], #48
  414780:	ret
  414784:	stp	x29, x30, [sp, #-48]!
  414788:	mov	x29, sp
  41478c:	str	x0, [sp, #24]
  414790:	str	x1, [sp, #16]
  414794:	str	wzr, [sp, #44]
  414798:	b	4147d0 <ferror@plt+0x12070>
  41479c:	ldr	w0, [sp, #40]
  4147a0:	and	w0, w0, #0xff
  4147a4:	mov	w1, w0
  4147a8:	ldr	x0, [sp, #24]
  4147ac:	bl	41f1d4 <ferror@plt+0x1ca74>
  4147b0:	and	w0, w0, #0xff
  4147b4:	eor	w0, w0, #0x1
  4147b8:	and	w0, w0, #0xff
  4147bc:	cmp	w0, #0x0
  4147c0:	b.ne	4147ec <ferror@plt+0x1208c>  // b.any
  4147c4:	ldr	w0, [sp, #44]
  4147c8:	add	w0, w0, #0x1
  4147cc:	str	w0, [sp, #44]
  4147d0:	ldr	x0, [sp, #16]
  4147d4:	bl	414704 <ferror@plt+0x11fa4>
  4147d8:	str	w0, [sp, #40]
  4147dc:	ldr	w0, [sp, #40]
  4147e0:	cmp	w0, #0x0
  4147e4:	b.ne	41479c <ferror@plt+0x1203c>  // b.any
  4147e8:	b	4147f0 <ferror@plt+0x12090>
  4147ec:	nop
  4147f0:	ldr	w0, [sp, #44]
  4147f4:	ldp	x29, x30, [sp], #48
  4147f8:	ret
  4147fc:	stp	x29, x30, [sp, #-112]!
  414800:	mov	x29, sp
  414804:	str	x0, [sp, #24]
  414808:	str	w1, [sp, #20]
  41480c:	str	wzr, [sp, #84]
  414810:	ldr	w0, [sp, #20]
  414814:	and	w0, w0, #0xfffffff
  414818:	cmp	w0, #0x0
  41481c:	b.ne	414828 <ferror@plt+0x120c8>  // b.any
  414820:	mov	x0, #0x0                   	// #0
  414824:	b	414a14 <ferror@plt+0x122b4>
  414828:	ldr	w0, [sp, #20]
  41482c:	and	x0, x0, #0xfffffff
  414830:	mov	w2, #0x0                   	// #0
  414834:	mov	x1, x0
  414838:	ldr	x0, [sp, #24]
  41483c:	bl	402410 <fseek@plt>
  414840:	cmp	w0, #0x0
  414844:	b.ge	414850 <ferror@plt+0x120f0>  // b.tcont
  414848:	mov	x0, #0x0                   	// #0
  41484c:	b	414a14 <ferror@plt+0x122b4>
  414850:	ldr	w0, [sp, #20]
  414854:	cmp	w0, #0x0
  414858:	b.ge	414880 <ferror@plt+0x12120>  // b.tcont
  41485c:	add	x0, sp, #0x30
  414860:	bl	41f09c <ferror@plt+0x1c93c>
  414864:	add	x0, sp, #0x30
  414868:	ldr	x1, [sp, #24]
  41486c:	bl	414784 <ferror@plt+0x12024>
  414870:	add	x0, sp, #0x30
  414874:	bl	41f0ec <ferror@plt+0x1c98c>
  414878:	str	x0, [sp, #96]
  41487c:	b	414890 <ferror@plt+0x12130>
  414880:	adrp	x0, 424000 <ferror@plt+0x218a0>
  414884:	add	x0, x0, #0x6d0
  414888:	bl	402370 <strdup@plt>
  41488c:	str	x0, [sp, #96]
  414890:	ldr	w0, [sp, #20]
  414894:	and	w0, w0, #0x20000000
  414898:	cmp	w0, #0x0
  41489c:	b.eq	414944 <ferror@plt+0x121e4>  // b.none
  4148a0:	ldr	x0, [sp, #24]
  4148a4:	bl	414704 <ferror@plt+0x11fa4>
  4148a8:	strb	w0, [sp, #83]
  4148ac:	ldr	x0, [sp, #24]
  4148b0:	bl	414704 <ferror@plt+0x11fa4>
  4148b4:	strb	w0, [sp, #82]
  4148b8:	ldrb	w1, [sp, #82]
  4148bc:	ldrb	w0, [sp, #83]
  4148c0:	sub	w0, w1, w0
  4148c4:	add	w0, w0, #0x1
  4148c8:	str	w0, [sp, #84]
  4148cc:	ldrsw	x0, [sp, #84]
  4148d0:	add	x0, x0, #0x8
  4148d4:	lsl	x0, x0, #2
  4148d8:	bl	4022b0 <malloc@plt>
  4148dc:	str	x0, [sp, #104]
  4148e0:	ldr	x0, [sp, #104]
  4148e4:	ldrb	w1, [sp, #83]
  4148e8:	strb	w1, [x0, #24]
  4148ec:	ldr	x0, [sp, #104]
  4148f0:	ldrb	w1, [sp, #82]
  4148f4:	strb	w1, [x0, #25]
  4148f8:	str	wzr, [sp, #92]
  4148fc:	b	414930 <ferror@plt+0x121d0>
  414900:	ldr	x0, [sp, #24]
  414904:	bl	414740 <ferror@plt+0x11fe0>
  414908:	mov	w2, w0
  41490c:	ldr	x1, [sp, #104]
  414910:	ldrsw	x0, [sp, #92]
  414914:	add	x0, x0, #0x4
  414918:	lsl	x0, x0, #2
  41491c:	add	x0, x1, x0
  414920:	str	w2, [x0, #12]
  414924:	ldr	w0, [sp, #92]
  414928:	add	w0, w0, #0x1
  41492c:	str	w0, [sp, #92]
  414930:	ldr	w1, [sp, #92]
  414934:	ldr	w0, [sp, #84]
  414938:	cmp	w1, w0
  41493c:	b.lt	414900 <ferror@plt+0x121a0>  // b.tstop
  414940:	b	414964 <ferror@plt+0x12204>
  414944:	mov	x0, #0x20                  	// #32
  414948:	bl	4022b0 <malloc@plt>
  41494c:	str	x0, [sp, #104]
  414950:	ldr	x0, [sp, #104]
  414954:	mov	w1, #0xffffff80            	// #-128
  414958:	strb	w1, [x0, #24]
  41495c:	ldr	x0, [sp, #104]
  414960:	strb	wzr, [x0, #25]
  414964:	ldr	x0, [sp, #104]
  414968:	str	xzr, [x0, #16]
  41496c:	ldr	w0, [sp, #20]
  414970:	and	w0, w0, #0x40000000
  414974:	cmp	w0, #0x0
  414978:	b.eq	4149f8 <ferror@plt+0x12298>  // b.none
  41497c:	ldr	x0, [sp, #24]
  414980:	bl	414740 <ferror@plt+0x11fe0>
  414984:	str	w0, [sp, #88]
  414988:	add	x0, sp, #0x20
  41498c:	bl	41f09c <ferror@plt+0x1c93c>
  414990:	b	4149dc <ferror@plt+0x1227c>
  414994:	ldr	x0, [sp, #24]
  414998:	bl	414740 <ferror@plt+0x11fe0>
  41499c:	str	w0, [sp, #76]
  4149a0:	add	x0, sp, #0x20
  4149a4:	ldr	x1, [sp, #24]
  4149a8:	bl	414784 <ferror@plt+0x12024>
  4149ac:	add	x0, sp, #0x20
  4149b0:	bl	41f164 <ferror@plt+0x1ca04>
  4149b4:	str	x0, [sp, #64]
  4149b8:	ldr	x0, [sp, #104]
  4149bc:	add	x0, x0, #0x10
  4149c0:	ldr	w1, [sp, #44]
  4149c4:	ldr	w3, [sp, #76]
  4149c8:	mov	w2, w1
  4149cc:	ldr	x1, [sp, #64]
  4149d0:	bl	414620 <ferror@plt+0x11ec0>
  4149d4:	add	x0, sp, #0x20
  4149d8:	bl	41f41c <ferror@plt+0x1ccbc>
  4149dc:	ldr	w0, [sp, #88]
  4149e0:	sub	w1, w0, #0x1
  4149e4:	str	w1, [sp, #88]
  4149e8:	cmp	w0, #0x0
  4149ec:	b.ne	414994 <ferror@plt+0x12234>  // b.any
  4149f0:	add	x0, sp, #0x20
  4149f4:	bl	41f0c8 <ferror@plt+0x1c968>
  4149f8:	ldr	x0, [sp, #104]
  4149fc:	ldr	x1, [sp, #96]
  414a00:	str	x1, [x0, #8]
  414a04:	ldr	x0, [sp, #104]
  414a08:	ldr	x1, [sp, #24]
  414a0c:	str	x1, [x0]
  414a10:	ldr	x0, [sp, #104]
  414a14:	ldp	x29, x30, [sp], #112
  414a18:	ret
  414a1c:	stp	x29, x30, [sp, #-32]!
  414a20:	mov	x29, sp
  414a24:	str	x0, [sp, #24]
  414a28:	ldr	x0, [sp, #24]
  414a2c:	ldr	x0, [x0, #8]
  414a30:	bl	402510 <free@plt>
  414a34:	ldr	x0, [sp, #24]
  414a38:	ldr	x0, [x0, #16]
  414a3c:	bl	4145d8 <ferror@plt+0x11e78>
  414a40:	ldr	x0, [sp, #24]
  414a44:	bl	402510 <free@plt>
  414a48:	nop
  414a4c:	ldp	x29, x30, [sp], #32
  414a50:	ret
  414a54:	stp	x29, x30, [sp, #-64]!
  414a58:	mov	x29, sp
  414a5c:	str	x0, [sp, #24]
  414a60:	adrp	x0, 424000 <ferror@plt+0x218a0>
  414a64:	add	x1, x0, #0x6d8
  414a68:	ldr	x0, [sp, #24]
  414a6c:	bl	4022a0 <fopen@plt>
  414a70:	str	x0, [sp, #56]
  414a74:	ldr	x0, [sp, #56]
  414a78:	cmp	x0, #0x0
  414a7c:	b.ne	414a88 <ferror@plt+0x12328>  // b.any
  414a80:	mov	x0, #0x0                   	// #0
  414a84:	b	414b30 <ferror@plt+0x123d0>
  414a88:	bl	4026b0 <__errno_location@plt>
  414a8c:	mov	x1, x0
  414a90:	mov	w0, #0x16                  	// #22
  414a94:	str	w0, [x1]
  414a98:	ldr	x0, [sp, #56]
  414a9c:	bl	414740 <ferror@plt+0x11fe0>
  414aa0:	str	w0, [sp, #52]
  414aa4:	ldr	w1, [sp, #52]
  414aa8:	mov	w0, #0xf457                	// #62551
  414aac:	movk	w0, #0xb007, lsl #16
  414ab0:	cmp	w1, w0
  414ab4:	b.eq	414ac8 <ferror@plt+0x12368>  // b.none
  414ab8:	ldr	x0, [sp, #56]
  414abc:	bl	402270 <fclose@plt>
  414ac0:	mov	x0, #0x0                   	// #0
  414ac4:	b	414b30 <ferror@plt+0x123d0>
  414ac8:	ldr	x0, [sp, #56]
  414acc:	bl	414740 <ferror@plt+0x11fe0>
  414ad0:	str	w0, [sp, #48]
  414ad4:	ldr	w0, [sp, #48]
  414ad8:	lsr	w0, w0, #16
  414adc:	cmp	w0, #0x2
  414ae0:	b.eq	414af4 <ferror@plt+0x12394>  // b.none
  414ae4:	ldr	x0, [sp, #56]
  414ae8:	bl	402270 <fclose@plt>
  414aec:	mov	x0, #0x0                   	// #0
  414af0:	b	414b30 <ferror@plt+0x123d0>
  414af4:	mov	x0, #0x10                  	// #16
  414af8:	bl	4022b0 <malloc@plt>
  414afc:	str	x0, [sp, #40]
  414b00:	ldr	x0, [sp, #40]
  414b04:	ldr	x1, [sp, #56]
  414b08:	str	x1, [x0]
  414b0c:	ldr	x0, [sp, #40]
  414b10:	ldr	x0, [x0]
  414b14:	bl	414740 <ferror@plt+0x11fe0>
  414b18:	mov	w1, w0
  414b1c:	ldr	x0, [sp, #40]
  414b20:	str	w1, [x0, #8]
  414b24:	bl	4026b0 <__errno_location@plt>
  414b28:	str	wzr, [x0]
  414b2c:	ldr	x0, [sp, #40]
  414b30:	ldp	x29, x30, [sp], #64
  414b34:	ret
  414b38:	stp	x29, x30, [sp, #-32]!
  414b3c:	mov	x29, sp
  414b40:	str	x0, [sp, #24]
  414b44:	ldr	x0, [sp, #24]
  414b48:	ldr	x0, [x0]
  414b4c:	bl	402270 <fclose@plt>
  414b50:	ldr	x0, [sp, #24]
  414b54:	bl	402510 <free@plt>
  414b58:	nop
  414b5c:	ldp	x29, x30, [sp], #32
  414b60:	ret
  414b64:	stp	x29, x30, [sp, #-32]!
  414b68:	mov	x29, sp
  414b6c:	str	x0, [sp, #24]
  414b70:	ldr	x0, [sp, #24]
  414b74:	ldr	x2, [x0]
  414b78:	ldr	x0, [sp, #24]
  414b7c:	ldr	w0, [x0, #8]
  414b80:	mov	w1, w0
  414b84:	mov	x0, x2
  414b88:	bl	4147fc <ferror@plt+0x1209c>
  414b8c:	ldp	x29, x30, [sp], #32
  414b90:	ret
  414b94:	stp	x29, x30, [sp, #-32]!
  414b98:	mov	x29, sp
  414b9c:	str	x0, [sp, #24]
  414ba0:	str	w1, [sp, #20]
  414ba4:	ldr	x0, [sp, #24]
  414ba8:	ldrb	w0, [x0, #24]
  414bac:	mov	w1, w0
  414bb0:	ldr	w0, [sp, #20]
  414bb4:	cmp	w0, w1
  414bb8:	b.lt	414c18 <ferror@plt+0x124b8>  // b.tstop
  414bbc:	ldr	x0, [sp, #24]
  414bc0:	ldrb	w0, [x0, #25]
  414bc4:	mov	w1, w0
  414bc8:	ldr	w0, [sp, #20]
  414bcc:	cmp	w0, w1
  414bd0:	b.gt	414c18 <ferror@plt+0x124b8>
  414bd4:	ldr	x0, [sp, #24]
  414bd8:	ldr	x2, [x0]
  414bdc:	ldr	x0, [sp, #24]
  414be0:	ldrb	w0, [x0, #24]
  414be4:	mov	w1, w0
  414be8:	ldr	w0, [sp, #20]
  414bec:	sub	w0, w0, w1
  414bf0:	ldr	x1, [sp, #24]
  414bf4:	sxtw	x0, w0
  414bf8:	add	x0, x0, #0x4
  414bfc:	lsl	x0, x0, #2
  414c00:	add	x0, x1, x0
  414c04:	ldr	w0, [x0, #12]
  414c08:	mov	w1, w0
  414c0c:	mov	x0, x2
  414c10:	bl	4147fc <ferror@plt+0x1209c>
  414c14:	b	414c1c <ferror@plt+0x124bc>
  414c18:	mov	x0, #0x0                   	// #0
  414c1c:	ldp	x29, x30, [sp], #32
  414c20:	ret
  414c24:	stp	x29, x30, [sp, #-96]!
  414c28:	mov	x29, sp
  414c2c:	str	x19, [sp, #16]
  414c30:	str	x0, [sp, #56]
  414c34:	str	x1, [sp, #48]
  414c38:	str	w2, [sp, #44]
  414c3c:	ldr	x0, [sp, #56]
  414c40:	ldr	x0, [x0, #8]
  414c44:	mov	x1, x0
  414c48:	ldr	x0, [sp, #48]
  414c4c:	bl	41f25c <ferror@plt+0x1cafc>
  414c50:	str	w0, [sp, #80]
  414c54:	ldr	x0, [sp, #56]
  414c58:	ldr	x0, [x0, #16]
  414c5c:	str	x0, [sp, #88]
  414c60:	b	414cdc <ferror@plt+0x1257c>
  414c64:	ldr	x0, [sp, #48]
  414c68:	ldr	x1, [x0]
  414c6c:	ldr	x0, [sp, #48]
  414c70:	ldr	w0, [x0, #12]
  414c74:	mov	w0, w0
  414c78:	mov	x2, x0
  414c7c:	ldr	w0, [sp, #44]
  414c80:	bl	40f814 <ferror@plt+0xd0b4>
  414c84:	mov	x2, #0x1                   	// #1
  414c88:	adrp	x0, 424000 <ferror@plt+0x218a0>
  414c8c:	add	x1, x0, #0x6e0
  414c90:	ldr	w0, [sp, #44]
  414c94:	bl	40f814 <ferror@plt+0xd0b4>
  414c98:	ldr	x0, [sp, #88]
  414c9c:	add	x19, x0, #0x10
  414ca0:	ldr	x0, [sp, #88]
  414ca4:	add	x0, x0, #0x10
  414ca8:	bl	402110 <strlen@plt>
  414cac:	mov	x2, x0
  414cb0:	mov	x1, x19
  414cb4:	ldr	w0, [sp, #44]
  414cb8:	bl	40f814 <ferror@plt+0xd0b4>
  414cbc:	mov	x2, #0x1                   	// #1
  414cc0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  414cc4:	add	x1, x0, #0x6e8
  414cc8:	ldr	w0, [sp, #44]
  414ccc:	bl	40f814 <ferror@plt+0xd0b4>
  414cd0:	ldr	x0, [sp, #88]
  414cd4:	ldr	x0, [x0]
  414cd8:	str	x0, [sp, #88]
  414cdc:	ldr	x0, [sp, #88]
  414ce0:	cmp	x0, #0x0
  414ce4:	b.ne	414c64 <ferror@plt+0x12504>  // b.any
  414ce8:	ldr	x0, [sp, #56]
  414cec:	ldrb	w0, [x0, #24]
  414cf0:	str	w0, [sp, #84]
  414cf4:	b	414d54 <ferror@plt+0x125f4>
  414cf8:	ldr	w1, [sp, #84]
  414cfc:	ldr	x0, [sp, #56]
  414d00:	bl	414b94 <ferror@plt+0x12434>
  414d04:	str	x0, [sp, #72]
  414d08:	ldr	x0, [sp, #72]
  414d0c:	cmp	x0, #0x0
  414d10:	b.eq	414d44 <ferror@plt+0x125e4>  // b.none
  414d14:	ldr	w0, [sp, #84]
  414d18:	and	w0, w0, #0xff
  414d1c:	mov	w1, w0
  414d20:	ldr	x0, [sp, #48]
  414d24:	bl	41f1d4 <ferror@plt+0x1ca74>
  414d28:	ldr	w2, [sp, #44]
  414d2c:	ldr	x1, [sp, #48]
  414d30:	ldr	x0, [sp, #72]
  414d34:	bl	414c24 <ferror@plt+0x124c4>
  414d38:	ldr	x0, [sp, #48]
  414d3c:	bl	41f358 <ferror@plt+0x1cbf8>
  414d40:	b	414d48 <ferror@plt+0x125e8>
  414d44:	nop
  414d48:	ldr	w0, [sp, #84]
  414d4c:	add	w0, w0, #0x1
  414d50:	str	w0, [sp, #84]
  414d54:	ldr	x0, [sp, #56]
  414d58:	ldrb	w0, [x0, #25]
  414d5c:	mov	w1, w0
  414d60:	ldr	w0, [sp, #84]
  414d64:	cmp	w0, w1
  414d68:	b.le	414cf8 <ferror@plt+0x12598>
  414d6c:	ldr	w0, [sp, #80]
  414d70:	mov	w1, w0
  414d74:	ldr	x0, [sp, #48]
  414d78:	bl	41f3b4 <ferror@plt+0x1cc54>
  414d7c:	ldr	x0, [sp, #56]
  414d80:	bl	414a1c <ferror@plt+0x122bc>
  414d84:	nop
  414d88:	ldr	x19, [sp, #16]
  414d8c:	ldp	x29, x30, [sp], #96
  414d90:	ret
  414d94:	stp	x29, x30, [sp, #-80]!
  414d98:	mov	x29, sp
  414d9c:	str	x0, [sp, #40]
  414da0:	str	w1, [sp, #36]
  414da4:	str	x2, [sp, #24]
  414da8:	ldr	x0, [sp, #40]
  414dac:	bl	414b64 <ferror@plt+0x12404>
  414db0:	str	x0, [sp, #72]
  414db4:	ldr	x0, [sp, #72]
  414db8:	cmp	x0, #0x0
  414dbc:	b.eq	414df4 <ferror@plt+0x12694>  // b.none
  414dc0:	add	x0, sp, #0x38
  414dc4:	bl	41f09c <ferror@plt+0x1c93c>
  414dc8:	add	x0, sp, #0x38
  414dcc:	ldr	x1, [sp, #24]
  414dd0:	bl	41f25c <ferror@plt+0x1cafc>
  414dd4:	add	x0, sp, #0x38
  414dd8:	ldr	w2, [sp, #36]
  414ddc:	mov	x1, x0
  414de0:	ldr	x0, [sp, #72]
  414de4:	bl	414c24 <ferror@plt+0x124c4>
  414de8:	add	x0, sp, #0x38
  414dec:	bl	41f0c8 <ferror@plt+0x1c968>
  414df0:	b	414df8 <ferror@plt+0x12698>
  414df4:	nop
  414df8:	ldp	x29, x30, [sp], #80
  414dfc:	ret
  414e00:	stp	x29, x30, [sp, #-80]!
  414e04:	mov	x29, sp
  414e08:	str	x0, [sp, #40]
  414e0c:	str	x1, [sp, #32]
  414e10:	str	w2, [sp, #28]
  414e14:	b	414f3c <ferror@plt+0x127dc>
  414e18:	str	wzr, [sp, #76]
  414e1c:	b	414e80 <ferror@plt+0x12720>
  414e20:	ldr	x0, [sp, #40]
  414e24:	ldr	x1, [x0, #8]
  414e28:	ldrsw	x0, [sp, #76]
  414e2c:	add	x0, x1, x0
  414e30:	ldrb	w0, [x0]
  414e34:	str	w0, [sp, #52]
  414e38:	ldr	w1, [sp, #28]
  414e3c:	ldr	w0, [sp, #76]
  414e40:	add	w0, w1, w0
  414e44:	sxtw	x0, w0
  414e48:	ldr	x1, [sp, #32]
  414e4c:	add	x0, x1, x0
  414e50:	ldrb	w0, [x0]
  414e54:	mov	w1, w0
  414e58:	ldr	w0, [sp, #52]
  414e5c:	cmp	w0, w1
  414e60:	b.eq	414e74 <ferror@plt+0x12714>  // b.none
  414e64:	ldr	x0, [sp, #40]
  414e68:	bl	414a1c <ferror@plt+0x122bc>
  414e6c:	mov	x0, #0x0                   	// #0
  414e70:	b	414f4c <ferror@plt+0x127ec>
  414e74:	ldr	w0, [sp, #76]
  414e78:	add	w0, w0, #0x1
  414e7c:	str	w0, [sp, #76]
  414e80:	ldr	x0, [sp, #40]
  414e84:	ldr	x1, [x0, #8]
  414e88:	ldrsw	x0, [sp, #76]
  414e8c:	add	x0, x1, x0
  414e90:	ldrb	w0, [x0]
  414e94:	cmp	w0, #0x0
  414e98:	b.ne	414e20 <ferror@plt+0x126c0>  // b.any
  414e9c:	ldr	w1, [sp, #28]
  414ea0:	ldr	w0, [sp, #76]
  414ea4:	add	w0, w1, w0
  414ea8:	str	w0, [sp, #28]
  414eac:	ldrsw	x0, [sp, #28]
  414eb0:	ldr	x1, [sp, #32]
  414eb4:	add	x0, x1, x0
  414eb8:	ldrb	w0, [x0]
  414ebc:	cmp	w0, #0x0
  414ec0:	b.ne	414f00 <ferror@plt+0x127a0>  // b.any
  414ec4:	ldr	x0, [sp, #40]
  414ec8:	ldr	x0, [x0, #16]
  414ecc:	cmp	x0, #0x0
  414ed0:	b.eq	414ee8 <ferror@plt+0x12788>  // b.none
  414ed4:	ldr	x0, [sp, #40]
  414ed8:	ldr	x0, [x0, #16]
  414edc:	add	x0, x0, #0x10
  414ee0:	bl	402370 <strdup@plt>
  414ee4:	b	414eec <ferror@plt+0x1278c>
  414ee8:	mov	x0, #0x0                   	// #0
  414eec:	str	x0, [sp, #56]
  414ef0:	ldr	x0, [sp, #40]
  414ef4:	bl	414a1c <ferror@plt+0x122bc>
  414ef8:	ldr	x0, [sp, #56]
  414efc:	b	414f4c <ferror@plt+0x127ec>
  414f00:	ldrsw	x0, [sp, #28]
  414f04:	ldr	x1, [sp, #32]
  414f08:	add	x0, x1, x0
  414f0c:	ldrb	w0, [x0]
  414f10:	mov	w1, w0
  414f14:	ldr	x0, [sp, #40]
  414f18:	bl	414b94 <ferror@plt+0x12434>
  414f1c:	str	x0, [sp, #64]
  414f20:	ldr	x0, [sp, #40]
  414f24:	bl	414a1c <ferror@plt+0x122bc>
  414f28:	ldr	x0, [sp, #64]
  414f2c:	str	x0, [sp, #40]
  414f30:	ldr	w0, [sp, #28]
  414f34:	add	w0, w0, #0x1
  414f38:	str	w0, [sp, #28]
  414f3c:	ldr	x0, [sp, #40]
  414f40:	cmp	x0, #0x0
  414f44:	b.ne	414e18 <ferror@plt+0x126b8>  // b.any
  414f48:	mov	x0, #0x0                   	// #0
  414f4c:	ldp	x29, x30, [sp], #80
  414f50:	ret
  414f54:	stp	x29, x30, [sp, #-48]!
  414f58:	mov	x29, sp
  414f5c:	str	x0, [sp, #24]
  414f60:	str	x1, [sp, #16]
  414f64:	ldr	x0, [sp, #24]
  414f68:	bl	414b64 <ferror@plt+0x12404>
  414f6c:	str	x0, [sp, #40]
  414f70:	mov	w2, #0x0                   	// #0
  414f74:	ldr	x1, [sp, #16]
  414f78:	ldr	x0, [sp, #40]
  414f7c:	bl	414e00 <ferror@plt+0x126a0>
  414f80:	str	x0, [sp, #32]
  414f84:	ldr	x0, [sp, #32]
  414f88:	ldp	x29, x30, [sp], #48
  414f8c:	ret
  414f90:	stp	x29, x30, [sp, #-48]!
  414f94:	mov	x29, sp
  414f98:	str	x0, [sp, #24]
  414f9c:	str	x1, [sp, #16]
  414fa0:	ldr	x0, [sp, #24]
  414fa4:	ldr	x0, [x0, #16]
  414fa8:	str	x0, [sp, #40]
  414fac:	b	414fe0 <ferror@plt+0x12880>
  414fb0:	ldr	x0, [sp, #40]
  414fb4:	add	x1, x0, #0x10
  414fb8:	ldr	x0, [sp, #40]
  414fbc:	ldr	w2, [x0, #12]
  414fc0:	ldr	x0, [sp, #40]
  414fc4:	ldr	w0, [x0, #8]
  414fc8:	mov	w3, w0
  414fcc:	ldr	x0, [sp, #16]
  414fd0:	bl	414620 <ferror@plt+0x11ec0>
  414fd4:	ldr	x0, [sp, #40]
  414fd8:	ldr	x0, [x0]
  414fdc:	str	x0, [sp, #40]
  414fe0:	ldr	x0, [sp, #40]
  414fe4:	cmp	x0, #0x0
  414fe8:	b.ne	414fb0 <ferror@plt+0x12850>  // b.any
  414fec:	ldr	x0, [sp, #24]
  414ff0:	bl	414a1c <ferror@plt+0x122bc>
  414ff4:	nop
  414ff8:	ldp	x29, x30, [sp], #48
  414ffc:	ret
  415000:	stp	x29, x30, [sp, #-80]!
  415004:	mov	x29, sp
  415008:	str	x0, [sp, #56]
  41500c:	str	w1, [sp, #52]
  415010:	str	x2, [sp, #40]
  415014:	str	x3, [sp, #32]
  415018:	str	x4, [sp, #24]
  41501c:	str	wzr, [sp, #76]
  415020:	b	415068 <ferror@plt+0x12908>
  415024:	ldr	x0, [sp, #56]
  415028:	ldr	x1, [x0, #8]
  41502c:	ldrsw	x0, [sp, #52]
  415030:	add	x0, x1, x0
  415034:	ldrb	w0, [x0]
  415038:	str	w0, [sp, #72]
  41503c:	ldr	w0, [sp, #72]
  415040:	and	w0, w0, #0xff
  415044:	mov	w1, w0
  415048:	ldr	x0, [sp, #40]
  41504c:	bl	41f1d4 <ferror@plt+0x1ca74>
  415050:	ldr	w0, [sp, #76]
  415054:	add	w0, w0, #0x1
  415058:	str	w0, [sp, #76]
  41505c:	ldr	w0, [sp, #52]
  415060:	add	w0, w0, #0x1
  415064:	str	w0, [sp, #52]
  415068:	ldr	x0, [sp, #56]
  41506c:	ldr	x1, [x0, #8]
  415070:	ldrsw	x0, [sp, #52]
  415074:	add	x0, x1, x0
  415078:	ldrb	w0, [x0]
  41507c:	cmp	w0, #0x0
  415080:	b.ne	415024 <ferror@plt+0x128c4>  // b.any
  415084:	ldr	x0, [sp, #56]
  415088:	ldrb	w0, [x0, #24]
  41508c:	str	w0, [sp, #72]
  415090:	b	4150f8 <ferror@plt+0x12998>
  415094:	ldr	w1, [sp, #72]
  415098:	ldr	x0, [sp, #56]
  41509c:	bl	414b94 <ferror@plt+0x12434>
  4150a0:	str	x0, [sp, #64]
  4150a4:	ldr	x0, [sp, #64]
  4150a8:	cmp	x0, #0x0
  4150ac:	b.eq	4150e8 <ferror@plt+0x12988>  // b.none
  4150b0:	ldr	w0, [sp, #72]
  4150b4:	and	w0, w0, #0xff
  4150b8:	mov	w1, w0
  4150bc:	ldr	x0, [sp, #40]
  4150c0:	bl	41f1d4 <ferror@plt+0x1ca74>
  4150c4:	ldr	x4, [sp, #24]
  4150c8:	ldr	x3, [sp, #32]
  4150cc:	ldr	x2, [sp, #40]
  4150d0:	mov	w1, #0x0                   	// #0
  4150d4:	ldr	x0, [sp, #64]
  4150d8:	bl	415000 <ferror@plt+0x128a0>
  4150dc:	ldr	x0, [sp, #40]
  4150e0:	bl	41f358 <ferror@plt+0x1cbf8>
  4150e4:	b	4150ec <ferror@plt+0x1298c>
  4150e8:	nop
  4150ec:	ldr	w0, [sp, #72]
  4150f0:	add	w0, w0, #0x1
  4150f4:	str	w0, [sp, #72]
  4150f8:	ldr	x0, [sp, #56]
  4150fc:	ldrb	w0, [x0, #25]
  415100:	mov	w1, w0
  415104:	ldr	w0, [sp, #72]
  415108:	cmp	w0, w1
  41510c:	b.le	415094 <ferror@plt+0x12934>
  415110:	ldr	x0, [sp, #56]
  415114:	ldr	x0, [x0, #16]
  415118:	cmp	x0, #0x0
  41511c:	b.eq	415158 <ferror@plt+0x129f8>  // b.none
  415120:	ldr	x0, [sp, #40]
  415124:	bl	41f164 <ferror@plt+0x1ca04>
  415128:	mov	w2, #0x0                   	// #0
  41512c:	ldr	x1, [sp, #32]
  415130:	bl	402580 <fnmatch@plt>
  415134:	cmp	w0, #0x0
  415138:	b.ne	41514c <ferror@plt+0x129ec>  // b.any
  41513c:	ldr	x1, [sp, #24]
  415140:	ldr	x0, [sp, #56]
  415144:	bl	414f90 <ferror@plt+0x12830>
  415148:	b	415160 <ferror@plt+0x12a00>
  41514c:	ldr	x0, [sp, #56]
  415150:	bl	414a1c <ferror@plt+0x122bc>
  415154:	b	415160 <ferror@plt+0x12a00>
  415158:	ldr	x0, [sp, #56]
  41515c:	bl	414a1c <ferror@plt+0x122bc>
  415160:	ldr	w0, [sp, #76]
  415164:	mov	w1, w0
  415168:	ldr	x0, [sp, #40]
  41516c:	bl	41f3b4 <ferror@plt+0x1cc54>
  415170:	nop
  415174:	ldp	x29, x30, [sp], #80
  415178:	ret
  41517c:	stp	x29, x30, [sp, #-96]!
  415180:	mov	x29, sp
  415184:	str	x0, [sp, #56]
  415188:	str	x1, [sp, #48]
  41518c:	str	x2, [sp, #40]
  415190:	str	w3, [sp, #36]
  415194:	str	x4, [sp, #24]
  415198:	b	4153e4 <ferror@plt+0x12c84>
  41519c:	str	wzr, [sp, #92]
  4151a0:	b	415258 <ferror@plt+0x12af8>
  4151a4:	ldr	x0, [sp, #56]
  4151a8:	ldr	x1, [x0, #8]
  4151ac:	ldrsw	x0, [sp, #92]
  4151b0:	add	x0, x1, x0
  4151b4:	ldrb	w0, [x0]
  4151b8:	str	w0, [sp, #76]
  4151bc:	ldr	w0, [sp, #76]
  4151c0:	cmp	w0, #0x2a
  4151c4:	b.eq	4151e0 <ferror@plt+0x12a80>  // b.none
  4151c8:	ldr	w0, [sp, #76]
  4151cc:	cmp	w0, #0x3f
  4151d0:	b.eq	4151e0 <ferror@plt+0x12a80>  // b.none
  4151d4:	ldr	w0, [sp, #76]
  4151d8:	cmp	w0, #0x5b
  4151dc:	b.ne	415214 <ferror@plt+0x12ab4>  // b.any
  4151e0:	ldr	w1, [sp, #36]
  4151e4:	ldr	w0, [sp, #92]
  4151e8:	add	w0, w1, w0
  4151ec:	sxtw	x0, w0
  4151f0:	ldr	x1, [sp, #40]
  4151f4:	add	x0, x1, x0
  4151f8:	ldr	x4, [sp, #24]
  4151fc:	mov	x3, x0
  415200:	ldr	x2, [sp, #48]
  415204:	ldr	w1, [sp, #92]
  415208:	ldr	x0, [sp, #56]
  41520c:	bl	415000 <ferror@plt+0x128a0>
  415210:	b	4153f0 <ferror@plt+0x12c90>
  415214:	ldr	w1, [sp, #36]
  415218:	ldr	w0, [sp, #92]
  41521c:	add	w0, w1, w0
  415220:	sxtw	x0, w0
  415224:	ldr	x1, [sp, #40]
  415228:	add	x0, x1, x0
  41522c:	ldrb	w0, [x0]
  415230:	mov	w1, w0
  415234:	ldr	w0, [sp, #76]
  415238:	cmp	w0, w1
  41523c:	b.eq	41524c <ferror@plt+0x12aec>  // b.none
  415240:	ldr	x0, [sp, #56]
  415244:	bl	414a1c <ferror@plt+0x122bc>
  415248:	b	4153f0 <ferror@plt+0x12c90>
  41524c:	ldr	w0, [sp, #92]
  415250:	add	w0, w0, #0x1
  415254:	str	w0, [sp, #92]
  415258:	ldr	x0, [sp, #56]
  41525c:	ldr	x1, [x0, #8]
  415260:	ldrsw	x0, [sp, #92]
  415264:	add	x0, x1, x0
  415268:	ldrb	w0, [x0]
  41526c:	cmp	w0, #0x0
  415270:	b.ne	4151a4 <ferror@plt+0x12a44>  // b.any
  415274:	ldr	w1, [sp, #36]
  415278:	ldr	w0, [sp, #92]
  41527c:	add	w0, w1, w0
  415280:	str	w0, [sp, #36]
  415284:	mov	w1, #0x2a                  	// #42
  415288:	ldr	x0, [sp, #56]
  41528c:	bl	414b94 <ferror@plt+0x12434>
  415290:	str	x0, [sp, #80]
  415294:	ldr	x0, [sp, #80]
  415298:	cmp	x0, #0x0
  41529c:	b.eq	4152d8 <ferror@plt+0x12b78>  // b.none
  4152a0:	mov	w1, #0x2a                  	// #42
  4152a4:	ldr	x0, [sp, #48]
  4152a8:	bl	41f1d4 <ferror@plt+0x1ca74>
  4152ac:	ldrsw	x0, [sp, #36]
  4152b0:	ldr	x1, [sp, #40]
  4152b4:	add	x0, x1, x0
  4152b8:	ldr	x4, [sp, #24]
  4152bc:	mov	x3, x0
  4152c0:	ldr	x2, [sp, #48]
  4152c4:	mov	w1, #0x0                   	// #0
  4152c8:	ldr	x0, [sp, #80]
  4152cc:	bl	415000 <ferror@plt+0x128a0>
  4152d0:	ldr	x0, [sp, #48]
  4152d4:	bl	41f358 <ferror@plt+0x1cbf8>
  4152d8:	mov	w1, #0x3f                  	// #63
  4152dc:	ldr	x0, [sp, #56]
  4152e0:	bl	414b94 <ferror@plt+0x12434>
  4152e4:	str	x0, [sp, #80]
  4152e8:	ldr	x0, [sp, #80]
  4152ec:	cmp	x0, #0x0
  4152f0:	b.eq	41532c <ferror@plt+0x12bcc>  // b.none
  4152f4:	mov	w1, #0x3f                  	// #63
  4152f8:	ldr	x0, [sp, #48]
  4152fc:	bl	41f1d4 <ferror@plt+0x1ca74>
  415300:	ldrsw	x0, [sp, #36]
  415304:	ldr	x1, [sp, #40]
  415308:	add	x0, x1, x0
  41530c:	ldr	x4, [sp, #24]
  415310:	mov	x3, x0
  415314:	ldr	x2, [sp, #48]
  415318:	mov	w1, #0x0                   	// #0
  41531c:	ldr	x0, [sp, #80]
  415320:	bl	415000 <ferror@plt+0x128a0>
  415324:	ldr	x0, [sp, #48]
  415328:	bl	41f358 <ferror@plt+0x1cbf8>
  41532c:	mov	w1, #0x5b                  	// #91
  415330:	ldr	x0, [sp, #56]
  415334:	bl	414b94 <ferror@plt+0x12434>
  415338:	str	x0, [sp, #80]
  41533c:	ldr	x0, [sp, #80]
  415340:	cmp	x0, #0x0
  415344:	b.eq	415380 <ferror@plt+0x12c20>  // b.none
  415348:	mov	w1, #0x5b                  	// #91
  41534c:	ldr	x0, [sp, #48]
  415350:	bl	41f1d4 <ferror@plt+0x1ca74>
  415354:	ldrsw	x0, [sp, #36]
  415358:	ldr	x1, [sp, #40]
  41535c:	add	x0, x1, x0
  415360:	ldr	x4, [sp, #24]
  415364:	mov	x3, x0
  415368:	ldr	x2, [sp, #48]
  41536c:	mov	w1, #0x0                   	// #0
  415370:	ldr	x0, [sp, #80]
  415374:	bl	415000 <ferror@plt+0x128a0>
  415378:	ldr	x0, [sp, #48]
  41537c:	bl	41f358 <ferror@plt+0x1cbf8>
  415380:	ldrsw	x0, [sp, #36]
  415384:	ldr	x1, [sp, #40]
  415388:	add	x0, x1, x0
  41538c:	ldrb	w0, [x0]
  415390:	cmp	w0, #0x0
  415394:	b.ne	4153a8 <ferror@plt+0x12c48>  // b.any
  415398:	ldr	x1, [sp, #24]
  41539c:	ldr	x0, [sp, #56]
  4153a0:	bl	414f90 <ferror@plt+0x12830>
  4153a4:	b	4153f0 <ferror@plt+0x12c90>
  4153a8:	ldrsw	x0, [sp, #36]
  4153ac:	ldr	x1, [sp, #40]
  4153b0:	add	x0, x1, x0
  4153b4:	ldrb	w0, [x0]
  4153b8:	mov	w1, w0
  4153bc:	ldr	x0, [sp, #56]
  4153c0:	bl	414b94 <ferror@plt+0x12434>
  4153c4:	str	x0, [sp, #80]
  4153c8:	ldr	x0, [sp, #56]
  4153cc:	bl	414a1c <ferror@plt+0x122bc>
  4153d0:	ldr	x0, [sp, #80]
  4153d4:	str	x0, [sp, #56]
  4153d8:	ldr	w0, [sp, #36]
  4153dc:	add	w0, w0, #0x1
  4153e0:	str	w0, [sp, #36]
  4153e4:	ldr	x0, [sp, #56]
  4153e8:	cmp	x0, #0x0
  4153ec:	b.ne	41519c <ferror@plt+0x12a3c>  // b.any
  4153f0:	ldp	x29, x30, [sp], #96
  4153f4:	ret
  4153f8:	stp	x29, x30, [sp, #-64]!
  4153fc:	mov	x29, sp
  415400:	str	x0, [sp, #24]
  415404:	str	x1, [sp, #16]
  415408:	ldr	x0, [sp, #24]
  41540c:	bl	414b64 <ferror@plt+0x12404>
  415410:	str	x0, [sp, #56]
  415414:	str	xzr, [sp, #32]
  415418:	add	x0, sp, #0x28
  41541c:	bl	41f09c <ferror@plt+0x1c93c>
  415420:	add	x1, sp, #0x20
  415424:	add	x0, sp, #0x28
  415428:	mov	x4, x1
  41542c:	mov	w3, #0x0                   	// #0
  415430:	ldr	x2, [sp, #16]
  415434:	mov	x1, x0
  415438:	ldr	x0, [sp, #56]
  41543c:	bl	41517c <ferror@plt+0x12a1c>
  415440:	add	x0, sp, #0x28
  415444:	bl	41f0c8 <ferror@plt+0x1c968>
  415448:	ldr	x0, [sp, #32]
  41544c:	ldp	x29, x30, [sp], #64
  415450:	ret
  415454:	stp	x29, x30, [sp, #-64]!
  415458:	mov	x29, sp
  41545c:	str	x0, [sp, #24]
  415460:	ldr	x0, [sp, #24]
  415464:	ldr	x0, [x0]
  415468:	str	x0, [sp, #56]
  41546c:	ldr	x0, [sp, #56]
  415470:	str	x0, [sp, #48]
  415474:	ldr	x0, [sp, #48]
  415478:	ldr	w0, [x0]
  41547c:	str	w0, [sp, #44]
  415480:	ldr	x0, [sp, #56]
  415484:	add	x1, x0, #0x4
  415488:	ldr	x0, [sp, #24]
  41548c:	str	x1, [x0]
  415490:	ldr	w0, [sp, #44]
  415494:	bl	402190 <ntohl@plt>
  415498:	ldp	x29, x30, [sp], #64
  41549c:	ret
  4154a0:	sub	sp, sp, #0x20
  4154a4:	str	x0, [sp, #8]
  4154a8:	ldr	x0, [sp, #8]
  4154ac:	ldr	x0, [x0]
  4154b0:	str	x0, [sp, #24]
  4154b4:	ldr	x0, [sp, #24]
  4154b8:	ldrb	w0, [x0]
  4154bc:	strb	w0, [sp, #23]
  4154c0:	ldr	x0, [sp, #24]
  4154c4:	add	x1, x0, #0x1
  4154c8:	ldr	x0, [sp, #8]
  4154cc:	str	x1, [x0]
  4154d0:	ldrb	w0, [sp, #23]
  4154d4:	add	sp, sp, #0x20
  4154d8:	ret
  4154dc:	stp	x29, x30, [sp, #-48]!
  4154e0:	mov	x29, sp
  4154e4:	str	x0, [sp, #24]
  4154e8:	str	x1, [sp, #16]
  4154ec:	ldr	x0, [sp, #24]
  4154f0:	ldr	x0, [x0]
  4154f4:	str	x0, [sp, #40]
  4154f8:	ldr	x0, [sp, #40]
  4154fc:	bl	402110 <strlen@plt>
  415500:	mov	w1, w0
  415504:	ldr	x0, [sp, #16]
  415508:	str	w1, [x0]
  41550c:	ldr	x0, [sp, #16]
  415510:	ldr	w0, [x0]
  415514:	mov	w0, w0
  415518:	str	x0, [sp, #32]
  41551c:	ldr	x0, [sp, #32]
  415520:	add	x0, x0, #0x1
  415524:	ldr	x1, [sp, #40]
  415528:	add	x1, x1, x0
  41552c:	ldr	x0, [sp, #24]
  415530:	str	x1, [x0]
  415534:	ldr	x0, [sp, #40]
  415538:	ldp	x29, x30, [sp], #48
  41553c:	ret
  415540:	sub	sp, sp, #0x260
  415544:	stp	x29, x30, [sp]
  415548:	mov	x29, sp
  41554c:	str	x0, [sp, #24]
  415550:	str	w1, [sp, #20]
  415554:	ldr	x0, [sp, #24]
  415558:	ldr	x0, [x0, #8]
  41555c:	str	x0, [sp, #552]
  415560:	ldr	w0, [sp, #20]
  415564:	and	w0, w0, #0xfffffff
  415568:	cmp	w0, #0x0
  41556c:	b.ne	415578 <ferror@plt+0x12e18>  // b.any
  415570:	mov	x0, #0x0                   	// #0
  415574:	b	4157c8 <ferror@plt+0x13068>
  415578:	ldr	x1, [sp, #552]
  41557c:	ldr	w0, [sp, #20]
  415580:	and	x0, x0, #0xfffffff
  415584:	add	x0, x1, x0
  415588:	str	x0, [sp, #552]
  41558c:	ldr	w0, [sp, #20]
  415590:	cmp	w0, #0x0
  415594:	b.ge	4155ac <ferror@plt+0x12e4c>  // b.tcont
  415598:	add	x1, sp, #0x24
  41559c:	add	x0, sp, #0x228
  4155a0:	bl	4154dc <ferror@plt+0x12d7c>
  4155a4:	str	x0, [sp, #600]
  4155a8:	b	4155b8 <ferror@plt+0x12e58>
  4155ac:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4155b0:	add	x0, x0, #0x7e0
  4155b4:	str	x0, [sp, #600]
  4155b8:	ldr	w0, [sp, #20]
  4155bc:	and	w0, w0, #0x20000000
  4155c0:	cmp	w0, #0x0
  4155c4:	b.eq	415638 <ferror@plt+0x12ed8>  // b.none
  4155c8:	add	x0, sp, #0x228
  4155cc:	bl	4154a0 <ferror@plt+0x12d40>
  4155d0:	strb	w0, [sp, #587]
  4155d4:	add	x0, sp, #0x228
  4155d8:	bl	4154a0 <ferror@plt+0x12d40>
  4155dc:	strb	w0, [sp, #586]
  4155e0:	ldrb	w1, [sp, #586]
  4155e4:	ldrb	w0, [sp, #587]
  4155e8:	sub	w0, w1, w0
  4155ec:	add	w0, w0, #0x1
  4155f0:	str	w0, [sp, #592]
  4155f4:	str	wzr, [sp, #596]
  4155f8:	b	415624 <ferror@plt+0x12ec4>
  4155fc:	add	x0, sp, #0x228
  415600:	bl	415454 <ferror@plt+0x12cf4>
  415604:	mov	w2, w0
  415608:	ldrsw	x0, [sp, #596]
  41560c:	lsl	x0, x0, #2
  415610:	add	x1, sp, #0x28
  415614:	str	w2, [x1, x0]
  415618:	ldr	w0, [sp, #596]
  41561c:	add	w0, w0, #0x1
  415620:	str	w0, [sp, #596]
  415624:	ldr	w1, [sp, #596]
  415628:	ldr	w0, [sp, #592]
  41562c:	cmp	w1, w0
  415630:	b.lt	4155fc <ferror@plt+0x12e9c>  // b.tstop
  415634:	b	415648 <ferror@plt+0x12ee8>
  415638:	mov	w0, #0xffffff80            	// #-128
  41563c:	strb	w0, [sp, #587]
  415640:	strb	wzr, [sp, #586]
  415644:	str	wzr, [sp, #592]
  415648:	ldrsw	x0, [sp, #592]
  41564c:	add	x0, x0, #0xa
  415650:	lsl	w0, w0, #2
  415654:	and	w0, w0, #0x4
  415658:	str	w0, [sp, #580]
  41565c:	ldr	w0, [sp, #20]
  415660:	and	w0, w0, #0x40000000
  415664:	cmp	w0, #0x0
  415668:	b.eq	41567c <ferror@plt+0x12f1c>  // b.none
  41566c:	add	x0, sp, #0x228
  415670:	bl	415454 <ferror@plt+0x12cf4>
  415674:	str	w0, [sp, #588]
  415678:	b	415680 <ferror@plt+0x12f20>
  41567c:	str	wzr, [sp, #588]
  415680:	ldrsw	x1, [sp, #592]
  415684:	ldrsw	x0, [sp, #588]
  415688:	lsl	x0, x0, #2
  41568c:	add	x0, x1, x0
  415690:	add	x0, x0, #0xa
  415694:	lsl	x1, x0, #2
  415698:	ldrsw	x0, [sp, #580]
  41569c:	add	x0, x1, x0
  4156a0:	bl	4022b0 <malloc@plt>
  4156a4:	str	x0, [sp, #568]
  4156a8:	ldr	x0, [sp, #568]
  4156ac:	cmp	x0, #0x0
  4156b0:	b.ne	4156bc <ferror@plt+0x12f5c>  // b.any
  4156b4:	mov	x0, #0x0                   	// #0
  4156b8:	b	4157c8 <ferror@plt+0x13068>
  4156bc:	ldr	x0, [sp, #568]
  4156c0:	ldr	x1, [sp, #24]
  4156c4:	str	x1, [x0]
  4156c8:	ldr	x0, [sp, #568]
  4156cc:	ldr	x1, [sp, #600]
  4156d0:	str	x1, [x0, #8]
  4156d4:	ldr	w0, [sp, #588]
  4156d8:	cmp	w0, #0x0
  4156dc:	b.ne	4156ec <ferror@plt+0x12f8c>  // b.any
  4156e0:	ldr	x0, [sp, #568]
  4156e4:	str	xzr, [x0, #16]
  4156e8:	b	415710 <ferror@plt+0x12fb0>
  4156ec:	ldrsw	x0, [sp, #592]
  4156f0:	lsl	x1, x0, #2
  4156f4:	ldrsw	x0, [sp, #580]
  4156f8:	add	x0, x1, x0
  4156fc:	add	x0, x0, #0x28
  415700:	ldr	x1, [sp, #568]
  415704:	add	x1, x1, x0
  415708:	ldr	x0, [sp, #568]
  41570c:	str	x1, [x0, #16]
  415710:	ldr	w1, [sp, #588]
  415714:	ldr	x0, [sp, #568]
  415718:	str	w1, [x0, #24]
  41571c:	ldr	x0, [sp, #568]
  415720:	ldrb	w1, [sp, #587]
  415724:	strb	w1, [x0, #32]
  415728:	ldr	x0, [sp, #568]
  41572c:	ldrb	w1, [sp, #586]
  415730:	strb	w1, [x0, #33]
  415734:	ldr	x0, [sp, #568]
  415738:	add	x3, x0, #0x24
  41573c:	ldrsw	x0, [sp, #592]
  415740:	lsl	x1, x0, #2
  415744:	add	x0, sp, #0x28
  415748:	mov	x2, x1
  41574c:	mov	x1, x0
  415750:	mov	x0, x3
  415754:	bl	4020d0 <memcpy@plt>
  415758:	str	wzr, [sp, #596]
  41575c:	b	4157b4 <ferror@plt+0x13054>
  415760:	ldr	x0, [sp, #568]
  415764:	ldr	x1, [x0, #16]
  415768:	ldrsw	x0, [sp, #596]
  41576c:	lsl	x0, x0, #4
  415770:	add	x0, x1, x0
  415774:	str	x0, [sp, #560]
  415778:	add	x0, sp, #0x228
  41577c:	bl	415454 <ferror@plt+0x12cf4>
  415780:	mov	w1, w0
  415784:	ldr	x0, [sp, #560]
  415788:	str	w1, [x0]
  41578c:	ldr	x0, [sp, #560]
  415790:	add	x1, x0, #0x4
  415794:	add	x0, sp, #0x228
  415798:	bl	4154dc <ferror@plt+0x12d7c>
  41579c:	mov	x1, x0
  4157a0:	ldr	x0, [sp, #560]
  4157a4:	str	x1, [x0, #8]
  4157a8:	ldr	w0, [sp, #596]
  4157ac:	add	w0, w0, #0x1
  4157b0:	str	w0, [sp, #596]
  4157b4:	ldr	w1, [sp, #596]
  4157b8:	ldr	w0, [sp, #588]
  4157bc:	cmp	w1, w0
  4157c0:	b.lt	415760 <ferror@plt+0x13000>  // b.tstop
  4157c4:	ldr	x0, [sp, #568]
  4157c8:	ldp	x29, x30, [sp]
  4157cc:	add	sp, sp, #0x260
  4157d0:	ret
  4157d4:	stp	x29, x30, [sp, #-32]!
  4157d8:	mov	x29, sp
  4157dc:	str	x0, [sp, #24]
  4157e0:	ldr	x0, [sp, #24]
  4157e4:	bl	402510 <free@plt>
  4157e8:	nop
  4157ec:	ldp	x29, x30, [sp], #32
  4157f0:	ret
  4157f4:	stp	x29, x30, [sp, #-256]!
  4157f8:	mov	x29, sp
  4157fc:	str	x0, [sp, #40]
  415800:	str	x1, [sp, #32]
  415804:	str	x2, [sp, #24]
  415808:	ldr	x0, [sp, #40]
  41580c:	str	x0, [sp, #232]
  415810:	adrp	x0, 424000 <ferror@plt+0x218a0>
  415814:	add	x0, x0, #0x6f0
  415818:	str	x0, [sp, #224]
  41581c:	nop
  415820:	mov	x0, #0x20                  	// #32
  415824:	bl	4022b0 <malloc@plt>
  415828:	str	x0, [sp, #248]
  41582c:	ldr	x0, [sp, #248]
  415830:	cmp	x0, #0x0
  415834:	b.ne	415878 <ferror@plt+0x13118>  // b.any
  415838:	ldr	x0, [sp, #40]
  41583c:	bl	41067c <ferror@plt+0xdf1c>
  415840:	cmp	w0, #0x2
  415844:	b.le	415870 <ferror@plt+0x13110>
  415848:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41584c:	add	x5, x0, #0x700
  415850:	adrp	x0, 424000 <ferror@plt+0x218a0>
  415854:	add	x4, x0, #0x7e8
  415858:	mov	w3, #0x2f7                 	// #759
  41585c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  415860:	add	x2, x0, #0x710
  415864:	mov	w1, #0x3                   	// #3
  415868:	ldr	x0, [sp, #40]
  41586c:	bl	40ffe0 <ferror@plt+0xd880>
  415870:	mov	x0, #0x0                   	// #0
  415874:	b	415ad8 <ferror@plt+0x13378>
  415878:	mov	w1, #0x80000               	// #524288
  41587c:	ldr	x0, [sp, #32]
  415880:	bl	4022c0 <open@plt>
  415884:	str	w0, [sp, #244]
  415888:	ldr	w0, [sp, #244]
  41588c:	cmp	w0, #0x0
  415890:	b.ge	4158b0 <ferror@plt+0x13150>  // b.tcont
  415894:	ldr	x0, [sp, #40]
  415898:	str	x0, [sp, #216]
  41589c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4158a0:	add	x0, x0, #0x728
  4158a4:	str	x0, [sp, #208]
  4158a8:	nop
  4158ac:	b	415acc <ferror@plt+0x1336c>
  4158b0:	add	x0, sp, #0x50
  4158b4:	mov	x1, x0
  4158b8:	ldr	w0, [sp, #244]
  4158bc:	bl	41f4d0 <ferror@plt+0x1cd70>
  4158c0:	cmp	w0, #0x0
  4158c4:	b.lt	415ab0 <ferror@plt+0x13350>  // b.tstop
  4158c8:	ldr	x0, [sp, #128]
  4158cc:	cmp	x0, #0xb
  4158d0:	b.ls	415ab8 <ferror@plt+0x13358>  // b.plast
  4158d4:	ldr	x0, [sp, #128]
  4158d8:	mov	x5, #0x0                   	// #0
  4158dc:	ldr	w4, [sp, #244]
  4158e0:	mov	w3, #0x2                   	// #2
  4158e4:	mov	w2, #0x1                   	// #1
  4158e8:	mov	x1, x0
  4158ec:	mov	x0, #0x0                   	// #0
  4158f0:	bl	4024d0 <mmap@plt>
  4158f4:	mov	x1, x0
  4158f8:	ldr	x0, [sp, #248]
  4158fc:	str	x1, [x0, #8]
  415900:	ldr	x0, [sp, #248]
  415904:	ldr	x0, [x0, #8]
  415908:	cmn	x0, #0x1
  41590c:	b.ne	415958 <ferror@plt+0x131f8>  // b.any
  415910:	ldr	x0, [sp, #40]
  415914:	bl	41067c <ferror@plt+0xdf1c>
  415918:	cmp	w0, #0x2
  41591c:	b.le	415ac0 <ferror@plt+0x13360>
  415920:	ldr	x0, [sp, #128]
  415924:	ldr	w7, [sp, #244]
  415928:	mov	x6, x0
  41592c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  415930:	add	x5, x0, #0x750
  415934:	adrp	x0, 424000 <ferror@plt+0x218a0>
  415938:	add	x4, x0, #0x7e8
  41593c:	mov	w3, #0x307                 	// #775
  415940:	adrp	x0, 424000 <ferror@plt+0x218a0>
  415944:	add	x2, x0, #0x710
  415948:	mov	w1, #0x3                   	// #3
  41594c:	ldr	x0, [sp, #40]
  415950:	bl	40ffe0 <ferror@plt+0xd880>
  415954:	b	415ac0 <ferror@plt+0x13360>
  415958:	ldr	x0, [sp, #248]
  41595c:	ldr	x0, [x0, #8]
  415960:	str	x0, [sp, #56]
  415964:	add	x0, sp, #0x38
  415968:	bl	415454 <ferror@plt+0x12cf4>
  41596c:	str	w0, [sp, #64]
  415970:	add	x0, sp, #0x38
  415974:	bl	415454 <ferror@plt+0x12cf4>
  415978:	str	w0, [sp, #68]
  41597c:	add	x0, sp, #0x38
  415980:	bl	415454 <ferror@plt+0x12cf4>
  415984:	str	w0, [sp, #72]
  415988:	ldr	w1, [sp, #64]
  41598c:	mov	w0, #0xf457                	// #62551
  415990:	movk	w0, #0xb007, lsl #16
  415994:	cmp	w1, w0
  415998:	b.eq	4159e8 <ferror@plt+0x13288>  // b.none
  41599c:	ldr	x0, [sp, #40]
  4159a0:	bl	41067c <ferror@plt+0xdf1c>
  4159a4:	cmp	w0, #0x2
  4159a8:	b.le	415a90 <ferror@plt+0x13330>
  4159ac:	ldr	w0, [sp, #64]
  4159b0:	mov	w7, #0xf457                	// #62551
  4159b4:	movk	w7, #0xb007, lsl #16
  4159b8:	mov	w6, w0
  4159bc:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4159c0:	add	x5, x0, #0x788
  4159c4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4159c8:	add	x4, x0, #0x7e8
  4159cc:	mov	w3, #0x312                 	// #786
  4159d0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4159d4:	add	x2, x0, #0x710
  4159d8:	mov	w1, #0x3                   	// #3
  4159dc:	ldr	x0, [sp, #40]
  4159e0:	bl	40ffe0 <ferror@plt+0xd880>
  4159e4:	b	415a90 <ferror@plt+0x13330>
  4159e8:	ldr	w0, [sp, #68]
  4159ec:	lsr	w0, w0, #16
  4159f0:	cmp	w0, #0x2
  4159f4:	b.eq	415a44 <ferror@plt+0x132e4>  // b.none
  4159f8:	ldr	x0, [sp, #40]
  4159fc:	bl	41067c <ferror@plt+0xdf1c>
  415a00:	cmp	w0, #0x2
  415a04:	b.le	415a98 <ferror@plt+0x13338>
  415a08:	ldr	w0, [sp, #68]
  415a0c:	lsr	w0, w0, #16
  415a10:	mov	w7, #0x2                   	// #2
  415a14:	mov	w6, w0
  415a18:	adrp	x0, 424000 <ferror@plt+0x218a0>
  415a1c:	add	x5, x0, #0x7b0
  415a20:	adrp	x0, 424000 <ferror@plt+0x218a0>
  415a24:	add	x4, x0, #0x7e8
  415a28:	mov	w3, #0x318                 	// #792
  415a2c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  415a30:	add	x2, x0, #0x710
  415a34:	mov	w1, #0x3                   	// #3
  415a38:	ldr	x0, [sp, #40]
  415a3c:	bl	40ffe0 <ferror@plt+0xd880>
  415a40:	b	415a98 <ferror@plt+0x13338>
  415a44:	ldr	w1, [sp, #72]
  415a48:	ldr	x0, [sp, #248]
  415a4c:	str	w1, [x0, #16]
  415a50:	ldr	x0, [sp, #128]
  415a54:	mov	x1, x0
  415a58:	ldr	x0, [sp, #248]
  415a5c:	str	x1, [x0, #24]
  415a60:	ldr	x0, [sp, #248]
  415a64:	ldr	x1, [sp, #40]
  415a68:	str	x1, [x0]
  415a6c:	ldr	w0, [sp, #244]
  415a70:	bl	4023b0 <close@plt>
  415a74:	add	x0, sp, #0x50
  415a78:	bl	40ff9c <ferror@plt+0xd83c>
  415a7c:	mov	x1, x0
  415a80:	ldr	x0, [sp, #24]
  415a84:	str	x1, [x0]
  415a88:	ldr	x0, [sp, #248]
  415a8c:	b	415ad8 <ferror@plt+0x13378>
  415a90:	nop
  415a94:	b	415a9c <ferror@plt+0x1333c>
  415a98:	nop
  415a9c:	ldr	x0, [sp, #248]
  415aa0:	ldr	x0, [x0, #8]
  415aa4:	ldr	x1, [sp, #128]
  415aa8:	bl	402590 <munmap@plt>
  415aac:	b	415ac4 <ferror@plt+0x13364>
  415ab0:	nop
  415ab4:	b	415ac4 <ferror@plt+0x13364>
  415ab8:	nop
  415abc:	b	415ac4 <ferror@plt+0x13364>
  415ac0:	nop
  415ac4:	ldr	w0, [sp, #244]
  415ac8:	bl	4023b0 <close@plt>
  415acc:	ldr	x0, [sp, #248]
  415ad0:	bl	402510 <free@plt>
  415ad4:	mov	x0, #0x0                   	// #0
  415ad8:	ldp	x29, x30, [sp], #256
  415adc:	ret
  415ae0:	stp	x29, x30, [sp, #-32]!
  415ae4:	mov	x29, sp
  415ae8:	str	x0, [sp, #24]
  415aec:	ldr	x0, [sp, #24]
  415af0:	ldr	x2, [x0, #8]
  415af4:	ldr	x0, [sp, #24]
  415af8:	ldr	x0, [x0, #24]
  415afc:	mov	x1, x0
  415b00:	mov	x0, x2
  415b04:	bl	402590 <munmap@plt>
  415b08:	ldr	x0, [sp, #24]
  415b0c:	bl	402510 <free@plt>
  415b10:	nop
  415b14:	ldp	x29, x30, [sp], #32
  415b18:	ret
  415b1c:	stp	x29, x30, [sp, #-32]!
  415b20:	mov	x29, sp
  415b24:	str	x0, [sp, #24]
  415b28:	ldr	x0, [sp, #24]
  415b2c:	ldr	w0, [x0, #16]
  415b30:	mov	w1, w0
  415b34:	ldr	x0, [sp, #24]
  415b38:	bl	415540 <ferror@plt+0x12de0>
  415b3c:	ldp	x29, x30, [sp], #32
  415b40:	ret
  415b44:	stp	x29, x30, [sp, #-32]!
  415b48:	mov	x29, sp
  415b4c:	str	x0, [sp, #24]
  415b50:	str	w1, [sp, #20]
  415b54:	ldr	x0, [sp, #24]
  415b58:	ldrb	w0, [x0, #32]
  415b5c:	mov	w1, w0
  415b60:	ldr	w0, [sp, #20]
  415b64:	cmp	w0, w1
  415b68:	b.lt	415bc8 <ferror@plt+0x13468>  // b.tstop
  415b6c:	ldr	x0, [sp, #24]
  415b70:	ldrb	w0, [x0, #33]
  415b74:	mov	w1, w0
  415b78:	ldr	w0, [sp, #20]
  415b7c:	cmp	w0, w1
  415b80:	b.gt	415bc8 <ferror@plt+0x13468>
  415b84:	ldr	x0, [sp, #24]
  415b88:	ldr	x2, [x0]
  415b8c:	ldr	x0, [sp, #24]
  415b90:	ldrb	w0, [x0, #32]
  415b94:	mov	w1, w0
  415b98:	ldr	w0, [sp, #20]
  415b9c:	sub	w0, w0, w1
  415ba0:	ldr	x1, [sp, #24]
  415ba4:	sxtw	x0, w0
  415ba8:	add	x0, x0, #0x8
  415bac:	lsl	x0, x0, #2
  415bb0:	add	x0, x1, x0
  415bb4:	ldr	w0, [x0, #4]
  415bb8:	mov	w1, w0
  415bbc:	mov	x0, x2
  415bc0:	bl	415540 <ferror@plt+0x12de0>
  415bc4:	b	415bcc <ferror@plt+0x1346c>
  415bc8:	mov	x0, #0x0                   	// #0
  415bcc:	ldp	x29, x30, [sp], #32
  415bd0:	ret
  415bd4:	stp	x29, x30, [sp, #-80]!
  415bd8:	mov	x29, sp
  415bdc:	str	x0, [sp, #40]
  415be0:	str	x1, [sp, #32]
  415be4:	str	w2, [sp, #28]
  415be8:	ldr	x0, [sp, #40]
  415bec:	ldr	x0, [x0, #8]
  415bf0:	mov	x1, x0
  415bf4:	ldr	x0, [sp, #32]
  415bf8:	bl	41f25c <ferror@plt+0x1cafc>
  415bfc:	str	w0, [sp, #64]
  415c00:	ldr	x0, [sp, #40]
  415c04:	ldr	x0, [x0, #16]
  415c08:	str	x0, [sp, #72]
  415c0c:	ldr	x0, [sp, #40]
  415c10:	ldr	w0, [x0, #24]
  415c14:	mov	w0, w0
  415c18:	lsl	x0, x0, #4
  415c1c:	ldr	x1, [sp, #72]
  415c20:	add	x0, x1, x0
  415c24:	str	x0, [sp, #56]
  415c28:	b	415ca0 <ferror@plt+0x13540>
  415c2c:	ldr	x0, [sp, #32]
  415c30:	ldr	x1, [x0]
  415c34:	ldr	x0, [sp, #32]
  415c38:	ldr	w0, [x0, #12]
  415c3c:	mov	w0, w0
  415c40:	mov	x2, x0
  415c44:	ldr	w0, [sp, #28]
  415c48:	bl	40f814 <ferror@plt+0xd0b4>
  415c4c:	mov	x2, #0x1                   	// #1
  415c50:	adrp	x0, 424000 <ferror@plt+0x218a0>
  415c54:	add	x1, x0, #0x6e0
  415c58:	ldr	w0, [sp, #28]
  415c5c:	bl	40f814 <ferror@plt+0xd0b4>
  415c60:	ldr	x0, [sp, #72]
  415c64:	ldr	x1, [x0, #8]
  415c68:	ldr	x0, [sp, #72]
  415c6c:	ldr	w0, [x0, #4]
  415c70:	mov	w0, w0
  415c74:	mov	x2, x0
  415c78:	ldr	w0, [sp, #28]
  415c7c:	bl	40f814 <ferror@plt+0xd0b4>
  415c80:	mov	x2, #0x1                   	// #1
  415c84:	adrp	x0, 424000 <ferror@plt+0x218a0>
  415c88:	add	x1, x0, #0x6e8
  415c8c:	ldr	w0, [sp, #28]
  415c90:	bl	40f814 <ferror@plt+0xd0b4>
  415c94:	ldr	x0, [sp, #72]
  415c98:	add	x0, x0, #0x10
  415c9c:	str	x0, [sp, #72]
  415ca0:	ldr	x1, [sp, #72]
  415ca4:	ldr	x0, [sp, #56]
  415ca8:	cmp	x1, x0
  415cac:	b.cc	415c2c <ferror@plt+0x134cc>  // b.lo, b.ul, b.last
  415cb0:	ldr	x0, [sp, #40]
  415cb4:	ldrb	w0, [x0, #32]
  415cb8:	str	w0, [sp, #68]
  415cbc:	b	415d1c <ferror@plt+0x135bc>
  415cc0:	ldr	w1, [sp, #68]
  415cc4:	ldr	x0, [sp, #40]
  415cc8:	bl	415b44 <ferror@plt+0x133e4>
  415ccc:	str	x0, [sp, #48]
  415cd0:	ldr	x0, [sp, #48]
  415cd4:	cmp	x0, #0x0
  415cd8:	b.eq	415d0c <ferror@plt+0x135ac>  // b.none
  415cdc:	ldr	w0, [sp, #68]
  415ce0:	and	w0, w0, #0xff
  415ce4:	mov	w1, w0
  415ce8:	ldr	x0, [sp, #32]
  415cec:	bl	41f1d4 <ferror@plt+0x1ca74>
  415cf0:	ldr	w2, [sp, #28]
  415cf4:	ldr	x1, [sp, #32]
  415cf8:	ldr	x0, [sp, #48]
  415cfc:	bl	415bd4 <ferror@plt+0x13474>
  415d00:	ldr	x0, [sp, #32]
  415d04:	bl	41f358 <ferror@plt+0x1cbf8>
  415d08:	b	415d10 <ferror@plt+0x135b0>
  415d0c:	nop
  415d10:	ldr	w0, [sp, #68]
  415d14:	add	w0, w0, #0x1
  415d18:	str	w0, [sp, #68]
  415d1c:	ldr	x0, [sp, #40]
  415d20:	ldrb	w0, [x0, #33]
  415d24:	mov	w1, w0
  415d28:	ldr	w0, [sp, #68]
  415d2c:	cmp	w0, w1
  415d30:	b.le	415cc0 <ferror@plt+0x13560>
  415d34:	ldr	w0, [sp, #64]
  415d38:	mov	w1, w0
  415d3c:	ldr	x0, [sp, #32]
  415d40:	bl	41f3b4 <ferror@plt+0x1cc54>
  415d44:	ldr	x0, [sp, #40]
  415d48:	bl	4157d4 <ferror@plt+0x13074>
  415d4c:	nop
  415d50:	ldp	x29, x30, [sp], #80
  415d54:	ret
  415d58:	stp	x29, x30, [sp, #-80]!
  415d5c:	mov	x29, sp
  415d60:	str	x0, [sp, #40]
  415d64:	str	w1, [sp, #36]
  415d68:	str	x2, [sp, #24]
  415d6c:	ldr	x0, [sp, #40]
  415d70:	bl	415b1c <ferror@plt+0x133bc>
  415d74:	str	x0, [sp, #72]
  415d78:	ldr	x0, [sp, #72]
  415d7c:	cmp	x0, #0x0
  415d80:	b.eq	415db8 <ferror@plt+0x13658>  // b.none
  415d84:	add	x0, sp, #0x38
  415d88:	bl	41f09c <ferror@plt+0x1c93c>
  415d8c:	add	x0, sp, #0x38
  415d90:	ldr	x1, [sp, #24]
  415d94:	bl	41f25c <ferror@plt+0x1cafc>
  415d98:	add	x0, sp, #0x38
  415d9c:	ldr	w2, [sp, #36]
  415da0:	mov	x1, x0
  415da4:	ldr	x0, [sp, #72]
  415da8:	bl	415bd4 <ferror@plt+0x13474>
  415dac:	add	x0, sp, #0x38
  415db0:	bl	41f0c8 <ferror@plt+0x1c968>
  415db4:	b	415dbc <ferror@plt+0x1365c>
  415db8:	nop
  415dbc:	ldp	x29, x30, [sp], #80
  415dc0:	ret
  415dc4:	stp	x29, x30, [sp, #-80]!
  415dc8:	mov	x29, sp
  415dcc:	str	x0, [sp, #40]
  415dd0:	str	x1, [sp, #32]
  415dd4:	str	w2, [sp, #28]
  415dd8:	b	415f00 <ferror@plt+0x137a0>
  415ddc:	str	wzr, [sp, #76]
  415de0:	b	415e44 <ferror@plt+0x136e4>
  415de4:	ldr	x0, [sp, #40]
  415de8:	ldr	x1, [x0, #8]
  415dec:	ldrsw	x0, [sp, #76]
  415df0:	add	x0, x1, x0
  415df4:	ldrb	w0, [x0]
  415df8:	str	w0, [sp, #52]
  415dfc:	ldr	w1, [sp, #28]
  415e00:	ldr	w0, [sp, #76]
  415e04:	add	w0, w1, w0
  415e08:	sxtw	x0, w0
  415e0c:	ldr	x1, [sp, #32]
  415e10:	add	x0, x1, x0
  415e14:	ldrb	w0, [x0]
  415e18:	mov	w1, w0
  415e1c:	ldr	w0, [sp, #52]
  415e20:	cmp	w0, w1
  415e24:	b.eq	415e38 <ferror@plt+0x136d8>  // b.none
  415e28:	ldr	x0, [sp, #40]
  415e2c:	bl	4157d4 <ferror@plt+0x13074>
  415e30:	mov	x0, #0x0                   	// #0
  415e34:	b	415f10 <ferror@plt+0x137b0>
  415e38:	ldr	w0, [sp, #76]
  415e3c:	add	w0, w0, #0x1
  415e40:	str	w0, [sp, #76]
  415e44:	ldr	x0, [sp, #40]
  415e48:	ldr	x1, [x0, #8]
  415e4c:	ldrsw	x0, [sp, #76]
  415e50:	add	x0, x1, x0
  415e54:	ldrb	w0, [x0]
  415e58:	cmp	w0, #0x0
  415e5c:	b.ne	415de4 <ferror@plt+0x13684>  // b.any
  415e60:	ldr	w1, [sp, #28]
  415e64:	ldr	w0, [sp, #76]
  415e68:	add	w0, w1, w0
  415e6c:	str	w0, [sp, #28]
  415e70:	ldrsw	x0, [sp, #28]
  415e74:	ldr	x1, [sp, #32]
  415e78:	add	x0, x1, x0
  415e7c:	ldrb	w0, [x0]
  415e80:	cmp	w0, #0x0
  415e84:	b.ne	415ec4 <ferror@plt+0x13764>  // b.any
  415e88:	ldr	x0, [sp, #40]
  415e8c:	ldr	w0, [x0, #24]
  415e90:	cmp	w0, #0x0
  415e94:	b.eq	415eac <ferror@plt+0x1374c>  // b.none
  415e98:	ldr	x0, [sp, #40]
  415e9c:	ldr	x0, [x0, #16]
  415ea0:	ldr	x0, [x0, #8]
  415ea4:	bl	402370 <strdup@plt>
  415ea8:	b	415eb0 <ferror@plt+0x13750>
  415eac:	mov	x0, #0x0                   	// #0
  415eb0:	str	x0, [sp, #56]
  415eb4:	ldr	x0, [sp, #40]
  415eb8:	bl	4157d4 <ferror@plt+0x13074>
  415ebc:	ldr	x0, [sp, #56]
  415ec0:	b	415f10 <ferror@plt+0x137b0>
  415ec4:	ldrsw	x0, [sp, #28]
  415ec8:	ldr	x1, [sp, #32]
  415ecc:	add	x0, x1, x0
  415ed0:	ldrb	w0, [x0]
  415ed4:	mov	w1, w0
  415ed8:	ldr	x0, [sp, #40]
  415edc:	bl	415b44 <ferror@plt+0x133e4>
  415ee0:	str	x0, [sp, #64]
  415ee4:	ldr	x0, [sp, #40]
  415ee8:	bl	4157d4 <ferror@plt+0x13074>
  415eec:	ldr	x0, [sp, #64]
  415ef0:	str	x0, [sp, #40]
  415ef4:	ldr	w0, [sp, #28]
  415ef8:	add	w0, w0, #0x1
  415efc:	str	w0, [sp, #28]
  415f00:	ldr	x0, [sp, #40]
  415f04:	cmp	x0, #0x0
  415f08:	b.ne	415ddc <ferror@plt+0x1367c>  // b.any
  415f0c:	mov	x0, #0x0                   	// #0
  415f10:	ldp	x29, x30, [sp], #80
  415f14:	ret
  415f18:	stp	x29, x30, [sp, #-48]!
  415f1c:	mov	x29, sp
  415f20:	str	x0, [sp, #24]
  415f24:	str	x1, [sp, #16]
  415f28:	ldr	x0, [sp, #24]
  415f2c:	bl	415b1c <ferror@plt+0x133bc>
  415f30:	str	x0, [sp, #40]
  415f34:	mov	w2, #0x0                   	// #0
  415f38:	ldr	x1, [sp, #16]
  415f3c:	ldr	x0, [sp, #40]
  415f40:	bl	415dc4 <ferror@plt+0x13664>
  415f44:	str	x0, [sp, #32]
  415f48:	ldr	x0, [sp, #32]
  415f4c:	ldp	x29, x30, [sp], #48
  415f50:	ret
  415f54:	stp	x29, x30, [sp, #-48]!
  415f58:	mov	x29, sp
  415f5c:	str	x0, [sp, #24]
  415f60:	str	x1, [sp, #16]
  415f64:	ldr	x0, [sp, #24]
  415f68:	ldr	x0, [x0, #16]
  415f6c:	str	x0, [sp, #40]
  415f70:	ldr	x0, [sp, #24]
  415f74:	ldr	w0, [x0, #24]
  415f78:	mov	w0, w0
  415f7c:	lsl	x0, x0, #4
  415f80:	ldr	x1, [sp, #40]
  415f84:	add	x0, x1, x0
  415f88:	str	x0, [sp, #32]
  415f8c:	b	415fc0 <ferror@plt+0x13860>
  415f90:	ldr	x0, [sp, #40]
  415f94:	ldr	x1, [x0, #8]
  415f98:	ldr	x0, [sp, #40]
  415f9c:	ldr	w2, [x0, #4]
  415fa0:	ldr	x0, [sp, #40]
  415fa4:	ldr	w0, [x0]
  415fa8:	mov	w3, w0
  415fac:	ldr	x0, [sp, #16]
  415fb0:	bl	414620 <ferror@plt+0x11ec0>
  415fb4:	ldr	x0, [sp, #40]
  415fb8:	add	x0, x0, #0x10
  415fbc:	str	x0, [sp, #40]
  415fc0:	ldr	x1, [sp, #40]
  415fc4:	ldr	x0, [sp, #32]
  415fc8:	cmp	x1, x0
  415fcc:	b.cc	415f90 <ferror@plt+0x13830>  // b.lo, b.ul, b.last
  415fd0:	ldr	x0, [sp, #24]
  415fd4:	bl	4157d4 <ferror@plt+0x13074>
  415fd8:	nop
  415fdc:	ldp	x29, x30, [sp], #48
  415fe0:	ret
  415fe4:	stp	x29, x30, [sp, #-80]!
  415fe8:	mov	x29, sp
  415fec:	str	x0, [sp, #56]
  415ff0:	str	w1, [sp, #52]
  415ff4:	str	x2, [sp, #40]
  415ff8:	str	x3, [sp, #32]
  415ffc:	str	x4, [sp, #24]
  416000:	str	wzr, [sp, #76]
  416004:	b	41604c <ferror@plt+0x138ec>
  416008:	ldr	x0, [sp, #56]
  41600c:	ldr	x1, [x0, #8]
  416010:	ldrsw	x0, [sp, #52]
  416014:	add	x0, x1, x0
  416018:	ldrb	w0, [x0]
  41601c:	str	w0, [sp, #72]
  416020:	ldr	w0, [sp, #72]
  416024:	and	w0, w0, #0xff
  416028:	mov	w1, w0
  41602c:	ldr	x0, [sp, #40]
  416030:	bl	41f1d4 <ferror@plt+0x1ca74>
  416034:	ldr	w0, [sp, #76]
  416038:	add	w0, w0, #0x1
  41603c:	str	w0, [sp, #76]
  416040:	ldr	w0, [sp, #52]
  416044:	add	w0, w0, #0x1
  416048:	str	w0, [sp, #52]
  41604c:	ldr	x0, [sp, #56]
  416050:	ldr	x1, [x0, #8]
  416054:	ldrsw	x0, [sp, #52]
  416058:	add	x0, x1, x0
  41605c:	ldrb	w0, [x0]
  416060:	cmp	w0, #0x0
  416064:	b.ne	416008 <ferror@plt+0x138a8>  // b.any
  416068:	ldr	x0, [sp, #56]
  41606c:	ldrb	w0, [x0, #32]
  416070:	str	w0, [sp, #72]
  416074:	b	4160dc <ferror@plt+0x1397c>
  416078:	ldr	w1, [sp, #72]
  41607c:	ldr	x0, [sp, #56]
  416080:	bl	415b44 <ferror@plt+0x133e4>
  416084:	str	x0, [sp, #64]
  416088:	ldr	x0, [sp, #64]
  41608c:	cmp	x0, #0x0
  416090:	b.eq	4160cc <ferror@plt+0x1396c>  // b.none
  416094:	ldr	w0, [sp, #72]
  416098:	and	w0, w0, #0xff
  41609c:	mov	w1, w0
  4160a0:	ldr	x0, [sp, #40]
  4160a4:	bl	41f1d4 <ferror@plt+0x1ca74>
  4160a8:	ldr	x4, [sp, #24]
  4160ac:	ldr	x3, [sp, #32]
  4160b0:	ldr	x2, [sp, #40]
  4160b4:	mov	w1, #0x0                   	// #0
  4160b8:	ldr	x0, [sp, #64]
  4160bc:	bl	415fe4 <ferror@plt+0x13884>
  4160c0:	ldr	x0, [sp, #40]
  4160c4:	bl	41f358 <ferror@plt+0x1cbf8>
  4160c8:	b	4160d0 <ferror@plt+0x13970>
  4160cc:	nop
  4160d0:	ldr	w0, [sp, #72]
  4160d4:	add	w0, w0, #0x1
  4160d8:	str	w0, [sp, #72]
  4160dc:	ldr	x0, [sp, #56]
  4160e0:	ldrb	w0, [x0, #33]
  4160e4:	mov	w1, w0
  4160e8:	ldr	w0, [sp, #72]
  4160ec:	cmp	w0, w1
  4160f0:	b.le	416078 <ferror@plt+0x13918>
  4160f4:	ldr	x0, [sp, #56]
  4160f8:	ldr	w0, [x0, #24]
  4160fc:	cmp	w0, #0x0
  416100:	b.eq	41613c <ferror@plt+0x139dc>  // b.none
  416104:	ldr	x0, [sp, #40]
  416108:	bl	41f164 <ferror@plt+0x1ca04>
  41610c:	mov	w2, #0x0                   	// #0
  416110:	ldr	x1, [sp, #32]
  416114:	bl	402580 <fnmatch@plt>
  416118:	cmp	w0, #0x0
  41611c:	b.ne	416130 <ferror@plt+0x139d0>  // b.any
  416120:	ldr	x1, [sp, #24]
  416124:	ldr	x0, [sp, #56]
  416128:	bl	415f54 <ferror@plt+0x137f4>
  41612c:	b	416144 <ferror@plt+0x139e4>
  416130:	ldr	x0, [sp, #56]
  416134:	bl	4157d4 <ferror@plt+0x13074>
  416138:	b	416144 <ferror@plt+0x139e4>
  41613c:	ldr	x0, [sp, #56]
  416140:	bl	4157d4 <ferror@plt+0x13074>
  416144:	ldr	w0, [sp, #76]
  416148:	mov	w1, w0
  41614c:	ldr	x0, [sp, #40]
  416150:	bl	41f3b4 <ferror@plt+0x1cc54>
  416154:	nop
  416158:	ldp	x29, x30, [sp], #80
  41615c:	ret
  416160:	stp	x29, x30, [sp, #-96]!
  416164:	mov	x29, sp
  416168:	str	x0, [sp, #56]
  41616c:	str	x1, [sp, #48]
  416170:	str	x2, [sp, #40]
  416174:	str	w3, [sp, #36]
  416178:	str	x4, [sp, #24]
  41617c:	b	4163c8 <ferror@plt+0x13c68>
  416180:	str	wzr, [sp, #92]
  416184:	b	41623c <ferror@plt+0x13adc>
  416188:	ldr	x0, [sp, #56]
  41618c:	ldr	x1, [x0, #8]
  416190:	ldrsw	x0, [sp, #92]
  416194:	add	x0, x1, x0
  416198:	ldrb	w0, [x0]
  41619c:	str	w0, [sp, #76]
  4161a0:	ldr	w0, [sp, #76]
  4161a4:	cmp	w0, #0x2a
  4161a8:	b.eq	4161c4 <ferror@plt+0x13a64>  // b.none
  4161ac:	ldr	w0, [sp, #76]
  4161b0:	cmp	w0, #0x3f
  4161b4:	b.eq	4161c4 <ferror@plt+0x13a64>  // b.none
  4161b8:	ldr	w0, [sp, #76]
  4161bc:	cmp	w0, #0x5b
  4161c0:	b.ne	4161f8 <ferror@plt+0x13a98>  // b.any
  4161c4:	ldr	w1, [sp, #36]
  4161c8:	ldr	w0, [sp, #92]
  4161cc:	add	w0, w1, w0
  4161d0:	sxtw	x0, w0
  4161d4:	ldr	x1, [sp, #40]
  4161d8:	add	x0, x1, x0
  4161dc:	ldr	x4, [sp, #24]
  4161e0:	mov	x3, x0
  4161e4:	ldr	x2, [sp, #48]
  4161e8:	ldr	w1, [sp, #92]
  4161ec:	ldr	x0, [sp, #56]
  4161f0:	bl	415fe4 <ferror@plt+0x13884>
  4161f4:	b	4163d4 <ferror@plt+0x13c74>
  4161f8:	ldr	w1, [sp, #36]
  4161fc:	ldr	w0, [sp, #92]
  416200:	add	w0, w1, w0
  416204:	sxtw	x0, w0
  416208:	ldr	x1, [sp, #40]
  41620c:	add	x0, x1, x0
  416210:	ldrb	w0, [x0]
  416214:	mov	w1, w0
  416218:	ldr	w0, [sp, #76]
  41621c:	cmp	w0, w1
  416220:	b.eq	416230 <ferror@plt+0x13ad0>  // b.none
  416224:	ldr	x0, [sp, #56]
  416228:	bl	4157d4 <ferror@plt+0x13074>
  41622c:	b	4163d4 <ferror@plt+0x13c74>
  416230:	ldr	w0, [sp, #92]
  416234:	add	w0, w0, #0x1
  416238:	str	w0, [sp, #92]
  41623c:	ldr	x0, [sp, #56]
  416240:	ldr	x1, [x0, #8]
  416244:	ldrsw	x0, [sp, #92]
  416248:	add	x0, x1, x0
  41624c:	ldrb	w0, [x0]
  416250:	cmp	w0, #0x0
  416254:	b.ne	416188 <ferror@plt+0x13a28>  // b.any
  416258:	ldr	w1, [sp, #36]
  41625c:	ldr	w0, [sp, #92]
  416260:	add	w0, w1, w0
  416264:	str	w0, [sp, #36]
  416268:	mov	w1, #0x2a                  	// #42
  41626c:	ldr	x0, [sp, #56]
  416270:	bl	415b44 <ferror@plt+0x133e4>
  416274:	str	x0, [sp, #80]
  416278:	ldr	x0, [sp, #80]
  41627c:	cmp	x0, #0x0
  416280:	b.eq	4162bc <ferror@plt+0x13b5c>  // b.none
  416284:	mov	w1, #0x2a                  	// #42
  416288:	ldr	x0, [sp, #48]
  41628c:	bl	41f1d4 <ferror@plt+0x1ca74>
  416290:	ldrsw	x0, [sp, #36]
  416294:	ldr	x1, [sp, #40]
  416298:	add	x0, x1, x0
  41629c:	ldr	x4, [sp, #24]
  4162a0:	mov	x3, x0
  4162a4:	ldr	x2, [sp, #48]
  4162a8:	mov	w1, #0x0                   	// #0
  4162ac:	ldr	x0, [sp, #80]
  4162b0:	bl	415fe4 <ferror@plt+0x13884>
  4162b4:	ldr	x0, [sp, #48]
  4162b8:	bl	41f358 <ferror@plt+0x1cbf8>
  4162bc:	mov	w1, #0x3f                  	// #63
  4162c0:	ldr	x0, [sp, #56]
  4162c4:	bl	415b44 <ferror@plt+0x133e4>
  4162c8:	str	x0, [sp, #80]
  4162cc:	ldr	x0, [sp, #80]
  4162d0:	cmp	x0, #0x0
  4162d4:	b.eq	416310 <ferror@plt+0x13bb0>  // b.none
  4162d8:	mov	w1, #0x3f                  	// #63
  4162dc:	ldr	x0, [sp, #48]
  4162e0:	bl	41f1d4 <ferror@plt+0x1ca74>
  4162e4:	ldrsw	x0, [sp, #36]
  4162e8:	ldr	x1, [sp, #40]
  4162ec:	add	x0, x1, x0
  4162f0:	ldr	x4, [sp, #24]
  4162f4:	mov	x3, x0
  4162f8:	ldr	x2, [sp, #48]
  4162fc:	mov	w1, #0x0                   	// #0
  416300:	ldr	x0, [sp, #80]
  416304:	bl	415fe4 <ferror@plt+0x13884>
  416308:	ldr	x0, [sp, #48]
  41630c:	bl	41f358 <ferror@plt+0x1cbf8>
  416310:	mov	w1, #0x5b                  	// #91
  416314:	ldr	x0, [sp, #56]
  416318:	bl	415b44 <ferror@plt+0x133e4>
  41631c:	str	x0, [sp, #80]
  416320:	ldr	x0, [sp, #80]
  416324:	cmp	x0, #0x0
  416328:	b.eq	416364 <ferror@plt+0x13c04>  // b.none
  41632c:	mov	w1, #0x5b                  	// #91
  416330:	ldr	x0, [sp, #48]
  416334:	bl	41f1d4 <ferror@plt+0x1ca74>
  416338:	ldrsw	x0, [sp, #36]
  41633c:	ldr	x1, [sp, #40]
  416340:	add	x0, x1, x0
  416344:	ldr	x4, [sp, #24]
  416348:	mov	x3, x0
  41634c:	ldr	x2, [sp, #48]
  416350:	mov	w1, #0x0                   	// #0
  416354:	ldr	x0, [sp, #80]
  416358:	bl	415fe4 <ferror@plt+0x13884>
  41635c:	ldr	x0, [sp, #48]
  416360:	bl	41f358 <ferror@plt+0x1cbf8>
  416364:	ldrsw	x0, [sp, #36]
  416368:	ldr	x1, [sp, #40]
  41636c:	add	x0, x1, x0
  416370:	ldrb	w0, [x0]
  416374:	cmp	w0, #0x0
  416378:	b.ne	41638c <ferror@plt+0x13c2c>  // b.any
  41637c:	ldr	x1, [sp, #24]
  416380:	ldr	x0, [sp, #56]
  416384:	bl	415f54 <ferror@plt+0x137f4>
  416388:	b	4163d4 <ferror@plt+0x13c74>
  41638c:	ldrsw	x0, [sp, #36]
  416390:	ldr	x1, [sp, #40]
  416394:	add	x0, x1, x0
  416398:	ldrb	w0, [x0]
  41639c:	mov	w1, w0
  4163a0:	ldr	x0, [sp, #56]
  4163a4:	bl	415b44 <ferror@plt+0x133e4>
  4163a8:	str	x0, [sp, #80]
  4163ac:	ldr	x0, [sp, #56]
  4163b0:	bl	4157d4 <ferror@plt+0x13074>
  4163b4:	ldr	x0, [sp, #80]
  4163b8:	str	x0, [sp, #56]
  4163bc:	ldr	w0, [sp, #36]
  4163c0:	add	w0, w0, #0x1
  4163c4:	str	w0, [sp, #36]
  4163c8:	ldr	x0, [sp, #56]
  4163cc:	cmp	x0, #0x0
  4163d0:	b.ne	416180 <ferror@plt+0x13a20>  // b.any
  4163d4:	ldp	x29, x30, [sp], #96
  4163d8:	ret
  4163dc:	stp	x29, x30, [sp, #-64]!
  4163e0:	mov	x29, sp
  4163e4:	str	x0, [sp, #24]
  4163e8:	str	x1, [sp, #16]
  4163ec:	ldr	x0, [sp, #24]
  4163f0:	bl	415b1c <ferror@plt+0x133bc>
  4163f4:	str	x0, [sp, #56]
  4163f8:	str	xzr, [sp, #32]
  4163fc:	add	x0, sp, #0x28
  416400:	bl	41f09c <ferror@plt+0x1c93c>
  416404:	add	x1, sp, #0x20
  416408:	add	x0, sp, #0x28
  41640c:	mov	x4, x1
  416410:	mov	w3, #0x0                   	// #0
  416414:	ldr	x2, [sp, #16]
  416418:	mov	x1, x0
  41641c:	ldr	x0, [sp, #56]
  416420:	bl	416160 <ferror@plt+0x13a00>
  416424:	add	x0, sp, #0x28
  416428:	bl	41f0c8 <ferror@plt+0x1c968>
  41642c:	ldr	x0, [sp, #32]
  416430:	ldp	x29, x30, [sp], #64
  416434:	ret
  416438:	stp	x29, x30, [sp, #-32]!
  41643c:	mov	x29, sp
  416440:	str	x0, [sp, #24]
  416444:	ldr	x0, [sp, #24]
  416448:	ldr	x0, [x0]
  41644c:	bl	402510 <free@plt>
  416450:	nop
  416454:	ldp	x29, x30, [sp], #32
  416458:	ret
  41645c:	stp	x29, x30, [sp, #-32]!
  416460:	mov	x29, sp
  416464:	str	w0, [sp, #28]
  416468:	str	x1, [sp, #16]
  41646c:	str	w2, [sp, #24]
  416470:	ldr	w3, [sp, #24]
  416474:	ldr	x2, [sp, #16]
  416478:	ldr	w1, [sp, #28]
  41647c:	mov	x0, #0x111                 	// #273
  416480:	bl	402700 <syscall@plt>
  416484:	ldp	x29, x30, [sp], #32
  416488:	ret
  41648c:	stp	x29, x30, [sp, #-64]!
  416490:	mov	x29, sp
  416494:	str	x0, [sp, #40]
  416498:	str	x1, [sp, #32]
  41649c:	str	x2, [sp, #24]
  4164a0:	ldr	x0, [sp, #40]
  4164a4:	ldrb	w0, [x0]
  4164a8:	cmp	w0, #0x2f
  4164ac:	b.ne	4164b8 <ferror@plt+0x13d58>  // b.any
  4164b0:	ldr	x0, [sp, #40]
  4164b4:	b	41650c <ferror@plt+0x13dac>
  4164b8:	ldr	x0, [sp, #40]
  4164bc:	bl	402110 <strlen@plt>
  4164c0:	str	x0, [sp, #56]
  4164c4:	ldr	x1, [sp, #32]
  4164c8:	ldr	x0, [sp, #56]
  4164cc:	add	x0, x1, x0
  4164d0:	add	x0, x0, #0x1
  4164d4:	cmp	x0, #0xfff
  4164d8:	b.ls	4164e4 <ferror@plt+0x13d84>  // b.plast
  4164dc:	mov	x0, #0x0                   	// #0
  4164e0:	b	41650c <ferror@plt+0x13dac>
  4164e4:	ldr	x1, [sp, #24]
  4164e8:	ldr	x0, [sp, #32]
  4164ec:	add	x3, x1, x0
  4164f0:	ldr	x0, [sp, #56]
  4164f4:	add	x0, x0, #0x1
  4164f8:	mov	x2, x0
  4164fc:	ldr	x1, [sp, #40]
  416500:	mov	x0, x3
  416504:	bl	4020d0 <memcpy@plt>
  416508:	ldr	x0, [sp, #24]
  41650c:	ldp	x29, x30, [sp], #64
  416510:	ret
  416514:	stp	x29, x30, [sp, #-48]!
  416518:	mov	x29, sp
  41651c:	str	x0, [sp, #24]
  416520:	ldr	x0, [sp, #24]
  416524:	bl	419538 <ferror@plt+0x16dd8>
  416528:	str	w0, [sp, #44]
  41652c:	ldr	w0, [sp, #44]
  416530:	cmp	w0, #0x1
  416534:	b.eq	416544 <ferror@plt+0x13de4>  // b.none
  416538:	ldr	w0, [sp, #44]
  41653c:	cmp	w0, #0x0
  416540:	b.ne	41654c <ferror@plt+0x13dec>  // b.any
  416544:	mov	w0, #0x1                   	// #1
  416548:	b	416550 <ferror@plt+0x13df0>
  41654c:	mov	w0, #0x0                   	// #0
  416550:	ldp	x29, x30, [sp], #48
  416554:	ret
  416558:	mov	x12, #0x10a0                	// #4256
  41655c:	sub	sp, sp, x12
  416560:	stp	x29, x30, [sp, #16]
  416564:	add	x29, sp, #0x10
  416568:	str	x0, [sp, #40]
  41656c:	str	x1, [sp, #32]
  416570:	ldr	x0, [sp, #40]
  416574:	ldr	x0, [x0]
  416578:	str	x0, [sp, #4224]
  41657c:	str	xzr, [sp, #4248]
  416580:	str	wzr, [sp, #4236]
  416584:	str	wzr, [sp, #4232]
  416588:	ldr	x0, [sp, #40]
  41658c:	ldrb	w0, [x0, #88]
  416590:	and	w0, w0, #0x1
  416594:	and	w0, w0, #0xff
  416598:	cmp	w0, #0x0
  41659c:	b.eq	4165ac <ferror@plt+0x13e4c>  // b.none
  4165a0:	ldr	x0, [sp, #40]
  4165a4:	ldr	w0, [x0, #80]
  4165a8:	b	4168bc <ferror@plt+0x1415c>
  4165ac:	ldr	x0, [sp, #40]
  4165b0:	ldr	x0, [x0, #32]
  4165b4:	cmp	x0, #0x0
  4165b8:	b.eq	4165dc <ferror@plt+0x13e7c>  // b.none
  4165bc:	adrp	x0, 425000 <ferror@plt+0x228a0>
  4165c0:	add	x3, x0, #0x38
  4165c4:	mov	w2, #0x95                  	// #149
  4165c8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4165cc:	add	x1, x0, #0x7f8
  4165d0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4165d4:	add	x0, x0, #0x818
  4165d8:	bl	4026a0 <__assert_fail@plt>
  4165dc:	ldr	x0, [sp, #40]
  4165e0:	ldrb	w1, [x0, #88]
  4165e4:	orr	w1, w1, #0x1
  4165e8:	strb	w1, [x0, #88]
  4165ec:	mov	w1, #0x3a                  	// #58
  4165f0:	ldr	x0, [sp, #32]
  4165f4:	bl	402540 <strchr@plt>
  4165f8:	str	x0, [sp, #4240]
  4165fc:	ldr	x0, [sp, #4240]
  416600:	cmp	x0, #0x0
  416604:	b.ne	416610 <ferror@plt+0x13eb0>  // b.any
  416608:	mov	w0, #0x0                   	// #0
  41660c:	b	4168bc <ferror@plt+0x1415c>
  416610:	ldr	x0, [sp, #4240]
  416614:	strb	wzr, [x0]
  416618:	ldr	x0, [sp, #40]
  41661c:	ldr	x0, [x0]
  416620:	bl	41013c <ferror@plt+0xd9dc>
  416624:	str	x0, [sp, #4216]
  416628:	ldr	x0, [sp, #4216]
  41662c:	bl	402110 <strlen@plt>
  416630:	str	x0, [sp, #4208]
  416634:	ldr	x0, [sp, #4208]
  416638:	add	x0, x0, #0x2
  41663c:	cmp	x0, #0xfff
  416640:	b.ls	41664c <ferror@plt+0x13eec>  // b.plast
  416644:	mov	w0, #0x0                   	// #0
  416648:	b	4168bc <ferror@plt+0x1415c>
  41664c:	add	x0, sp, #0x40
  416650:	ldr	x2, [sp, #4208]
  416654:	ldr	x1, [sp, #4216]
  416658:	bl	4020d0 <memcpy@plt>
  41665c:	ldr	x0, [sp, #4208]
  416660:	add	x1, sp, #0x40
  416664:	mov	w2, #0x2f                  	// #47
  416668:	strb	w2, [x1, x0]
  41666c:	ldr	x0, [sp, #4208]
  416670:	add	x0, x0, #0x1
  416674:	str	x0, [sp, #4208]
  416678:	ldr	x0, [sp, #4208]
  41667c:	add	x1, sp, #0x40
  416680:	strb	wzr, [x1, x0]
  416684:	ldr	x0, [sp, #40]
  416688:	ldr	x0, [x0, #24]
  41668c:	cmp	x0, #0x0
  416690:	b.ne	4166ec <ferror@plt+0x13f8c>  // b.any
  416694:	add	x0, sp, #0x40
  416698:	mov	x2, x0
  41669c:	ldr	x1, [sp, #4208]
  4166a0:	ldr	x0, [sp, #32]
  4166a4:	bl	41648c <ferror@plt+0x13d2c>
  4166a8:	str	x0, [sp, #4200]
  4166ac:	ldr	x0, [sp, #4200]
  4166b0:	cmp	x0, #0x0
  4166b4:	b.ne	4166c0 <ferror@plt+0x13f60>  // b.any
  4166b8:	mov	w0, #0x0                   	// #0
  4166bc:	b	4168bc <ferror@plt+0x1415c>
  4166c0:	ldr	x0, [sp, #4200]
  4166c4:	bl	402370 <strdup@plt>
  4166c8:	mov	x1, x0
  4166cc:	ldr	x0, [sp, #40]
  4166d0:	str	x1, [x0, #24]
  4166d4:	ldr	x0, [sp, #40]
  4166d8:	ldr	x0, [x0, #24]
  4166dc:	cmp	x0, #0x0
  4166e0:	b.ne	4166ec <ferror@plt+0x13f8c>  // b.any
  4166e4:	mov	w0, #0x0                   	// #0
  4166e8:	b	4168bc <ferror@plt+0x1415c>
  4166ec:	ldr	x0, [sp, #4240]
  4166f0:	add	x0, x0, #0x1
  4166f4:	str	x0, [sp, #4240]
  4166f8:	add	x0, sp, #0x38
  4166fc:	mov	x2, x0
  416700:	adrp	x0, 424000 <ferror@plt+0x218a0>
  416704:	add	x1, x0, #0x830
  416708:	ldr	x0, [sp, #4240]
  41670c:	bl	402290 <strtok_r@plt>
  416710:	str	x0, [sp, #4240]
  416714:	b	416850 <ferror@plt+0x140f0>
  416718:	str	xzr, [sp, #48]
  41671c:	add	x0, sp, #0x40
  416720:	mov	x2, x0
  416724:	ldr	x1, [sp, #4208]
  416728:	ldr	x0, [sp, #4240]
  41672c:	bl	41648c <ferror@plt+0x13d2c>
  416730:	str	x0, [sp, #4192]
  416734:	ldr	x0, [sp, #4192]
  416738:	cmp	x0, #0x0
  41673c:	b.ne	416784 <ferror@plt+0x14024>  // b.any
  416740:	ldr	x0, [sp, #4224]
  416744:	bl	41067c <ferror@plt+0xdf1c>
  416748:	cmp	w0, #0x2
  41674c:	b.le	416894 <ferror@plt+0x14134>
  416750:	ldr	x7, [sp, #4240]
  416754:	ldr	x6, [sp, #4216]
  416758:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41675c:	add	x5, x0, #0x838
  416760:	adrp	x0, 425000 <ferror@plt+0x228a0>
  416764:	add	x4, x0, #0x58
  416768:	mov	w3, #0xb8                  	// #184
  41676c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  416770:	add	x2, x0, #0x7f8
  416774:	mov	w1, #0x3                   	// #3
  416778:	ldr	x0, [sp, #4224]
  41677c:	bl	40ffe0 <ferror@plt+0xd880>
  416780:	b	416894 <ferror@plt+0x14134>
  416784:	add	x0, sp, #0x30
  416788:	mov	x2, x0
  41678c:	ldr	x1, [sp, #4192]
  416790:	ldr	x0, [sp, #4224]
  416794:	bl	416d40 <ferror@plt+0x145e0>
  416798:	str	w0, [sp, #4236]
  41679c:	ldr	w0, [sp, #4236]
  4167a0:	cmp	w0, #0x0
  4167a4:	b.ge	4167fc <ferror@plt+0x1409c>  // b.tcont
  4167a8:	ldr	x0, [sp, #4224]
  4167ac:	bl	41067c <ferror@plt+0xdf1c>
  4167b0:	cmp	w0, #0x2
  4167b4:	b.le	41689c <ferror@plt+0x1413c>
  4167b8:	ldr	w0, [sp, #4236]
  4167bc:	neg	w0, w0
  4167c0:	bl	4023a0 <strerror@plt>
  4167c4:	str	x0, [sp]
  4167c8:	ldr	x7, [sp, #4192]
  4167cc:	ldr	x6, [sp, #4224]
  4167d0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4167d4:	add	x5, x0, #0x860
  4167d8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  4167dc:	add	x4, x0, #0x58
  4167e0:	mov	w3, #0xbf                  	// #191
  4167e4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4167e8:	add	x2, x0, #0x7f8
  4167ec:	mov	w1, #0x3                   	// #3
  4167f0:	ldr	x0, [sp, #4224]
  4167f4:	bl	40ffe0 <ferror@plt+0xd880>
  4167f8:	b	41689c <ferror@plt+0x1413c>
  4167fc:	ldr	x0, [sp, #4224]
  416800:	str	x0, [sp, #4184]
  416804:	adrp	x0, 424000 <ferror@plt+0x218a0>
  416808:	add	x0, x0, #0x880
  41680c:	str	x0, [sp, #4176]
  416810:	nop
  416814:	ldr	x0, [sp, #48]
  416818:	mov	x1, x0
  41681c:	ldr	x0, [sp, #4248]
  416820:	bl	411b84 <ferror@plt+0xf424>
  416824:	str	x0, [sp, #4248]
  416828:	ldr	w0, [sp, #4232]
  41682c:	add	w0, w0, #0x1
  416830:	str	w0, [sp, #4232]
  416834:	add	x0, sp, #0x38
  416838:	mov	x2, x0
  41683c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  416840:	add	x1, x0, #0x830
  416844:	mov	x0, #0x0                   	// #0
  416848:	bl	402290 <strtok_r@plt>
  41684c:	str	x0, [sp, #4240]
  416850:	ldr	x0, [sp, #4240]
  416854:	cmp	x0, #0x0
  416858:	b.ne	416718 <ferror@plt+0x13fb8>  // b.any
  41685c:	ldr	x0, [sp, #4224]
  416860:	str	x0, [sp, #4168]
  416864:	adrp	x0, 424000 <ferror@plt+0x218a0>
  416868:	add	x0, x0, #0x890
  41686c:	str	x0, [sp, #4160]
  416870:	nop
  416874:	ldr	x0, [sp, #40]
  416878:	ldr	x1, [sp, #4248]
  41687c:	str	x1, [x0, #32]
  416880:	ldr	x0, [sp, #40]
  416884:	ldr	w1, [sp, #4232]
  416888:	str	w1, [x0, #80]
  41688c:	ldr	w0, [sp, #4232]
  416890:	b	4168bc <ferror@plt+0x1415c>
  416894:	nop
  416898:	b	4168a0 <ferror@plt+0x14140>
  41689c:	nop
  4168a0:	ldr	x0, [sp, #4248]
  4168a4:	bl	417440 <ferror@plt+0x14ce0>
  4168a8:	ldr	x0, [sp, #40]
  4168ac:	ldrb	w1, [x0, #88]
  4168b0:	and	w1, w1, #0xfffffffe
  4168b4:	strb	w1, [x0, #88]
  4168b8:	ldr	w0, [sp, #4236]
  4168bc:	ldp	x29, x30, [sp, #16]
  4168c0:	mov	x12, #0x10a0                	// #4256
  4168c4:	add	sp, sp, x12
  4168c8:	ret
  4168cc:	sub	sp, sp, #0x10
  4168d0:	str	x0, [sp, #8]
  4168d4:	strb	w1, [sp, #7]
  4168d8:	ldr	x1, [sp, #8]
  4168dc:	ldrb	w0, [x1, #96]
  4168e0:	ldrb	w2, [sp, #7]
  4168e4:	bfxil	w0, w2, #0, #1
  4168e8:	strb	w0, [x1, #96]
  4168ec:	nop
  4168f0:	add	sp, sp, #0x10
  4168f4:	ret
  4168f8:	sub	sp, sp, #0x10
  4168fc:	str	x0, [sp, #8]
  416900:	strb	w1, [sp, #7]
  416904:	ldrb	w0, [sp, #7]
  416908:	cmp	w0, #0x0
  41690c:	b.eq	416918 <ferror@plt+0x141b8>  // b.none
  416910:	mov	w0, #0x2                   	// #2
  416914:	b	41691c <ferror@plt+0x141bc>
  416918:	mov	w0, #0x1                   	// #1
  41691c:	ldr	x1, [sp, #8]
  416920:	str	w0, [x1, #92]
  416924:	nop
  416928:	add	sp, sp, #0x10
  41692c:	ret
  416930:	sub	sp, sp, #0x10
  416934:	str	x0, [sp, #8]
  416938:	strb	w1, [sp, #7]
  41693c:	ldr	x1, [sp, #8]
  416940:	ldrb	w0, [x1, #96]
  416944:	ldrb	w2, [sp, #7]
  416948:	bfi	w0, w2, #2, #1
  41694c:	strb	w0, [x1, #96]
  416950:	nop
  416954:	add	sp, sp, #0x10
  416958:	ret
  41695c:	stp	x29, x30, [sp, #-32]!
  416960:	mov	x29, sp
  416964:	str	x0, [sp, #24]
  416968:	ldr	x0, [sp, #24]
  41696c:	ldr	w0, [x0, #92]
  416970:	cmp	w0, #0x0
  416974:	b.ne	4169a4 <ferror@plt+0x14244>  // b.any
  416978:	ldr	x0, [sp, #24]
  41697c:	ldr	x2, [x0]
  416980:	ldr	x0, [sp, #24]
  416984:	ldr	x0, [x0, #16]
  416988:	mov	x1, x0
  41698c:	mov	x0, x2
  416990:	bl	410cc4 <ferror@plt+0xe564>
  416994:	and	w0, w0, #0xff
  416998:	mov	w1, w0
  41699c:	ldr	x0, [sp, #24]
  4169a0:	bl	4168f8 <ferror@plt+0x14198>
  4169a4:	ldr	x0, [sp, #24]
  4169a8:	ldr	w0, [x0, #92]
  4169ac:	cmp	w0, #0x2
  4169b0:	cset	w0, eq  // eq = none
  4169b4:	and	w0, w0, #0xff
  4169b8:	ldp	x29, x30, [sp], #32
  4169bc:	ret
  4169c0:	stp	x29, x30, [sp, #-96]!
  4169c4:	mov	x29, sp
  4169c8:	str	x0, [sp, #72]
  4169cc:	str	x1, [sp, #64]
  4169d0:	str	x2, [sp, #56]
  4169d4:	str	x3, [sp, #48]
  4169d8:	str	x4, [sp, #40]
  4169dc:	str	x5, [sp, #32]
  4169e0:	str	x6, [sp, #24]
  4169e4:	ldr	x1, [sp, #64]
  4169e8:	ldr	x0, [sp, #72]
  4169ec:	bl	4106dc <ferror@plt+0xdf7c>
  4169f0:	str	x0, [sp, #80]
  4169f4:	ldr	x0, [sp, #80]
  4169f8:	cmp	x0, #0x0
  4169fc:	b.eq	416a1c <ferror@plt+0x142bc>  // b.none
  416a00:	ldr	x0, [sp, #80]
  416a04:	bl	4170b8 <ferror@plt+0x14958>
  416a08:	mov	x1, x0
  416a0c:	ldr	x0, [sp, #24]
  416a10:	str	x1, [x0]
  416a14:	mov	w0, #0x0                   	// #0
  416a18:	b	416ba8 <ferror@plt+0x14448>
  416a1c:	ldr	x0, [sp, #40]
  416a20:	cmp	x0, #0x0
  416a24:	b.ne	416a34 <ferror@plt+0x142d4>  // b.any
  416a28:	ldr	x0, [sp, #48]
  416a2c:	str	x0, [sp, #88]
  416a30:	b	416a48 <ferror@plt+0x142e8>
  416a34:	ldr	x1, [sp, #48]
  416a38:	ldr	x0, [sp, #32]
  416a3c:	add	x0, x1, x0
  416a40:	add	x0, x0, #0x1
  416a44:	str	x0, [sp, #88]
  416a48:	ldr	x0, [sp, #40]
  416a4c:	cmp	x0, #0x0
  416a50:	b.ne	416a5c <ferror@plt+0x142fc>  // b.any
  416a54:	mov	x0, #0x1                   	// #1
  416a58:	b	416a60 <ferror@plt+0x14300>
  416a5c:	mov	x0, #0x2                   	// #2
  416a60:	ldr	x1, [sp, #88]
  416a64:	add	x1, x1, #0x1
  416a68:	mul	x0, x0, x1
  416a6c:	add	x0, x0, #0x68
  416a70:	bl	4022b0 <malloc@plt>
  416a74:	str	x0, [sp, #80]
  416a78:	ldr	x0, [sp, #80]
  416a7c:	cmp	x0, #0x0
  416a80:	b.ne	416a8c <ferror@plt+0x1432c>  // b.any
  416a84:	mov	w0, #0xfffffff4            	// #-12
  416a88:	b	416ba8 <ferror@plt+0x14448>
  416a8c:	mov	x2, #0x68                  	// #104
  416a90:	mov	w1, #0x0                   	// #0
  416a94:	ldr	x0, [sp, #80]
  416a98:	bl	4022f0 <memset@plt>
  416a9c:	ldr	x0, [sp, #72]
  416aa0:	bl	4104e4 <ferror@plt+0xdd84>
  416aa4:	mov	x1, x0
  416aa8:	ldr	x0, [sp, #80]
  416aac:	str	x1, [x0]
  416ab0:	ldr	x0, [sp, #80]
  416ab4:	add	x1, x0, #0x68
  416ab8:	ldr	x0, [sp, #80]
  416abc:	str	x1, [x0, #16]
  416ac0:	ldr	x0, [sp, #80]
  416ac4:	ldr	x3, [x0, #16]
  416ac8:	ldr	x0, [sp, #88]
  416acc:	add	x0, x0, #0x1
  416ad0:	mov	x2, x0
  416ad4:	ldr	x1, [sp, #64]
  416ad8:	mov	x0, x3
  416adc:	bl	4020d0 <memcpy@plt>
  416ae0:	ldr	x0, [sp, #40]
  416ae4:	cmp	x0, #0x0
  416ae8:	b.ne	416b08 <ferror@plt+0x143a8>  // b.any
  416aec:	ldr	x0, [sp, #80]
  416af0:	ldr	x1, [x0, #16]
  416af4:	ldr	x0, [sp, #80]
  416af8:	str	x1, [x0, #8]
  416afc:	ldr	x0, [sp, #80]
  416b00:	str	xzr, [x0, #64]
  416b04:	b	416b74 <ferror@plt+0x14414>
  416b08:	ldr	x0, [sp, #80]
  416b0c:	ldr	x1, [x0, #16]
  416b10:	ldr	x0, [sp, #48]
  416b14:	add	x0, x1, x0
  416b18:	strb	wzr, [x0]
  416b1c:	ldr	x0, [sp, #80]
  416b20:	ldr	x1, [x0, #16]
  416b24:	ldr	x0, [sp, #48]
  416b28:	add	x0, x0, #0x1
  416b2c:	add	x1, x1, x0
  416b30:	ldr	x0, [sp, #80]
  416b34:	str	x1, [x0, #64]
  416b38:	ldr	x0, [sp, #80]
  416b3c:	ldr	x1, [x0, #16]
  416b40:	ldr	x0, [sp, #88]
  416b44:	add	x0, x0, #0x1
  416b48:	add	x1, x1, x0
  416b4c:	ldr	x0, [sp, #80]
  416b50:	str	x1, [x0, #8]
  416b54:	ldr	x0, [sp, #80]
  416b58:	ldr	x3, [x0, #8]
  416b5c:	ldr	x0, [sp, #88]
  416b60:	add	x0, x0, #0x1
  416b64:	mov	x2, x0
  416b68:	ldr	x1, [sp, #64]
  416b6c:	mov	x0, x3
  416b70:	bl	4020d0 <memcpy@plt>
  416b74:	ldr	x0, [sp, #80]
  416b78:	mov	w1, #0x1                   	// #1
  416b7c:	str	w1, [x0, #84]
  416b80:	ldr	x0, [sp, #80]
  416b84:	ldr	x0, [x0, #8]
  416b88:	mov	x2, x0
  416b8c:	ldr	x1, [sp, #80]
  416b90:	ldr	x0, [sp, #72]
  416b94:	bl	410724 <ferror@plt+0xdfc4>
  416b98:	ldr	x0, [sp, #24]
  416b9c:	ldr	x1, [sp, #80]
  416ba0:	str	x1, [x0]
  416ba4:	mov	w0, #0x0                   	// #0
  416ba8:	ldp	x29, x30, [sp], #96
  416bac:	ret
  416bb0:	mov	x12, #0x1040                	// #4160
  416bb4:	sub	sp, sp, x12
  416bb8:	stp	x29, x30, [sp]
  416bbc:	mov	x29, sp
  416bc0:	str	x0, [sp, #40]
  416bc4:	str	x1, [sp, #32]
  416bc8:	str	x2, [sp, #24]
  416bcc:	ldr	x0, [sp, #40]
  416bd0:	cmp	x0, #0x0
  416bd4:	b.eq	416bf0 <ferror@plt+0x14490>  // b.none
  416bd8:	ldr	x0, [sp, #32]
  416bdc:	cmp	x0, #0x0
  416be0:	b.eq	416bf0 <ferror@plt+0x14490>  // b.none
  416be4:	ldr	x0, [sp, #24]
  416be8:	cmp	x0, #0x0
  416bec:	b.ne	416bf8 <ferror@plt+0x14498>  // b.any
  416bf0:	mov	w0, #0xfffffffe            	// #-2
  416bf4:	b	416c40 <ferror@plt+0x144e0>
  416bf8:	add	x1, sp, #0x1, lsl #12
  416bfc:	add	x1, x1, #0x38
  416c00:	add	x0, sp, #0x38
  416c04:	mov	x2, x1
  416c08:	mov	x1, x0
  416c0c:	ldr	x0, [sp, #32]
  416c10:	bl	40f56c <ferror@plt+0xce0c>
  416c14:	ldr	x2, [sp, #4152]
  416c18:	add	x1, sp, #0x38
  416c1c:	add	x0, sp, #0x38
  416c20:	ldr	x6, [sp, #24]
  416c24:	mov	x5, #0x0                   	// #0
  416c28:	mov	x4, #0x0                   	// #0
  416c2c:	mov	x3, x2
  416c30:	mov	x2, x1
  416c34:	mov	x1, x0
  416c38:	ldr	x0, [sp, #40]
  416c3c:	bl	4169c0 <ferror@plt+0x14260>
  416c40:	ldp	x29, x30, [sp]
  416c44:	mov	x12, #0x1040                	// #4160
  416c48:	add	sp, sp, x12
  416c4c:	ret
  416c50:	mov	x12, #0x1050                	// #4176
  416c54:	sub	sp, sp, x12
  416c58:	stp	x29, x30, [sp]
  416c5c:	mov	x29, sp
  416c60:	str	x0, [sp, #40]
  416c64:	str	x1, [sp, #32]
  416c68:	str	x2, [sp, #24]
  416c6c:	str	x3, [sp, #16]
  416c70:	ldr	x0, [sp, #24]
  416c74:	bl	402110 <strlen@plt>
  416c78:	str	x0, [sp, #4168]
  416c7c:	ldr	x0, [sp, #32]
  416c80:	bl	402110 <strlen@plt>
  416c84:	str	x0, [sp, #4160]
  416c88:	ldr	x1, [sp, #4168]
  416c8c:	ldr	x0, [sp, #4160]
  416c90:	add	x0, x1, x0
  416c94:	add	x0, x0, #0x2
  416c98:	cmp	x0, #0x1, lsl #12
  416c9c:	b.ls	416ca8 <ferror@plt+0x14548>  // b.plast
  416ca0:	mov	w0, #0xffffffdc            	// #-36
  416ca4:	b	416d30 <ferror@plt+0x145d0>
  416ca8:	add	x0, sp, #0x38
  416cac:	ldr	x2, [sp, #4168]
  416cb0:	ldr	x1, [sp, #24]
  416cb4:	bl	4020d0 <memcpy@plt>
  416cb8:	ldr	x0, [sp, #4168]
  416cbc:	add	x0, x0, #0x1
  416cc0:	add	x1, sp, #0x38
  416cc4:	add	x3, x1, x0
  416cc8:	ldr	x0, [sp, #4160]
  416ccc:	add	x0, x0, #0x1
  416cd0:	mov	x2, x0
  416cd4:	ldr	x1, [sp, #32]
  416cd8:	mov	x0, x3
  416cdc:	bl	4020d0 <memcpy@plt>
  416ce0:	ldr	x0, [sp, #4168]
  416ce4:	add	x1, sp, #0x38
  416ce8:	mov	w2, #0x5c                  	// #92
  416cec:	strb	w2, [x1, x0]
  416cf0:	add	x0, sp, #0x38
  416cf4:	ldr	x6, [sp, #16]
  416cf8:	ldr	x5, [sp, #4160]
  416cfc:	ldr	x4, [sp, #32]
  416d00:	ldr	x3, [sp, #4168]
  416d04:	ldr	x2, [sp, #24]
  416d08:	mov	x1, x0
  416d0c:	ldr	x0, [sp, #40]
  416d10:	bl	4169c0 <ferror@plt+0x14260>
  416d14:	str	w0, [sp, #4156]
  416d18:	ldr	w0, [sp, #4156]
  416d1c:	cmp	w0, #0x0
  416d20:	b.ge	416d2c <ferror@plt+0x145cc>  // b.tcont
  416d24:	ldr	w0, [sp, #4156]
  416d28:	b	416d30 <ferror@plt+0x145d0>
  416d2c:	mov	w0, #0x0                   	// #0
  416d30:	ldp	x29, x30, [sp]
  416d34:	mov	x12, #0x1050                	// #4176
  416d38:	add	sp, sp, x12
  416d3c:	ret
  416d40:	mov	x12, #0x1110                	// #4368
  416d44:	sub	sp, sp, x12
  416d48:	stp	x29, x30, [sp, #16]
  416d4c:	add	x29, sp, #0x10
  416d50:	str	x0, [sp, #56]
  416d54:	str	x1, [sp, #48]
  416d58:	str	x2, [sp, #40]
  416d5c:	ldr	x0, [sp, #56]
  416d60:	cmp	x0, #0x0
  416d64:	b.eq	416d80 <ferror@plt+0x14620>  // b.none
  416d68:	ldr	x0, [sp, #48]
  416d6c:	cmp	x0, #0x0
  416d70:	b.eq	416d80 <ferror@plt+0x14620>  // b.none
  416d74:	ldr	x0, [sp, #40]
  416d78:	cmp	x0, #0x0
  416d7c:	b.ne	416d88 <ferror@plt+0x14628>  // b.any
  416d80:	mov	w0, #0xfffffffe            	// #-2
  416d84:	b	416fc0 <ferror@plt+0x14860>
  416d88:	ldr	x0, [sp, #48]
  416d8c:	bl	40fb98 <ferror@plt+0xd438>
  416d90:	str	x0, [sp, #4360]
  416d94:	ldr	x0, [sp, #4360]
  416d98:	cmp	x0, #0x0
  416d9c:	b.ne	416dc0 <ferror@plt+0x14660>  // b.any
  416da0:	ldr	x0, [sp, #56]
  416da4:	str	x0, [sp, #4344]
  416da8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  416dac:	add	x0, x0, #0x8a8
  416db0:	str	x0, [sp, #4336]
  416db4:	nop
  416db8:	mov	w0, #0xfffffff4            	// #-12
  416dbc:	b	416fc0 <ferror@plt+0x14860>
  416dc0:	add	x0, sp, #0x1, lsl #12
  416dc4:	add	x0, x0, #0x48
  416dc8:	mov	x1, x0
  416dcc:	ldr	x0, [sp, #4360]
  416dd0:	bl	41f4c0 <ferror@plt+0x1cd60>
  416dd4:	str	w0, [sp, #4356]
  416dd8:	ldr	w0, [sp, #4356]
  416ddc:	cmp	w0, #0x0
  416de0:	b.ge	416e28 <ferror@plt+0x146c8>  // b.tcont
  416de4:	bl	4026b0 <__errno_location@plt>
  416de8:	ldr	w0, [x0]
  416dec:	neg	w0, w0
  416df0:	str	w0, [sp, #4356]
  416df4:	bl	4026b0 <__errno_location@plt>
  416df8:	ldr	w0, [x0]
  416dfc:	bl	4023a0 <strerror@plt>
  416e00:	ldr	x0, [sp, #56]
  416e04:	str	x0, [sp, #4328]
  416e08:	adrp	x0, 424000 <ferror@plt+0x218a0>
  416e0c:	add	x0, x0, #0x8c8
  416e10:	str	x0, [sp, #4320]
  416e14:	nop
  416e18:	ldr	x0, [sp, #4360]
  416e1c:	bl	402510 <free@plt>
  416e20:	ldr	w0, [sp, #4356]
  416e24:	b	416fc0 <ferror@plt+0x14860>
  416e28:	add	x1, sp, #0x40
  416e2c:	add	x0, sp, #0x48
  416e30:	mov	x2, x1
  416e34:	mov	x1, x0
  416e38:	ldr	x0, [sp, #48]
  416e3c:	bl	40f634 <ferror@plt+0xced4>
  416e40:	cmp	x0, #0x0
  416e44:	b.ne	416e70 <ferror@plt+0x14710>  // b.any
  416e48:	ldr	x0, [sp, #56]
  416e4c:	str	x0, [sp, #4312]
  416e50:	adrp	x0, 424000 <ferror@plt+0x218a0>
  416e54:	add	x0, x0, #0x8d8
  416e58:	str	x0, [sp, #4304]
  416e5c:	nop
  416e60:	ldr	x0, [sp, #4360]
  416e64:	bl	402510 <free@plt>
  416e68:	mov	w0, #0xfffffffe            	// #-2
  416e6c:	b	416fc0 <ferror@plt+0x14860>
  416e70:	add	x0, sp, #0x48
  416e74:	mov	x1, x0
  416e78:	ldr	x0, [sp, #56]
  416e7c:	bl	4106dc <ferror@plt+0xdf7c>
  416e80:	str	x0, [sp, #4296]
  416e84:	ldr	x0, [sp, #4296]
  416e88:	cmp	x0, #0x0
  416e8c:	b.eq	416f50 <ferror@plt+0x147f0>  // b.none
  416e90:	ldr	x0, [sp, #4296]
  416e94:	ldr	x0, [x0, #24]
  416e98:	cmp	x0, #0x0
  416e9c:	b.ne	416eb0 <ferror@plt+0x14750>  // b.any
  416ea0:	ldr	x0, [sp, #4296]
  416ea4:	ldr	x1, [sp, #4360]
  416ea8:	str	x1, [x0, #24]
  416eac:	b	416f34 <ferror@plt+0x147d4>
  416eb0:	ldr	x0, [sp, #4296]
  416eb4:	ldr	x0, [x0, #24]
  416eb8:	ldr	x1, [sp, #4360]
  416ebc:	bl	4024a0 <strcmp@plt>
  416ec0:	cmp	w0, #0x0
  416ec4:	b.ne	416ed4 <ferror@plt+0x14774>  // b.any
  416ec8:	ldr	x0, [sp, #4360]
  416ecc:	bl	402510 <free@plt>
  416ed0:	b	416f34 <ferror@plt+0x147d4>
  416ed4:	ldr	x0, [sp, #56]
  416ed8:	bl	41067c <ferror@plt+0xdf1c>
  416edc:	cmp	w0, #0x2
  416ee0:	b.le	416f24 <ferror@plt+0x147c4>
  416ee4:	ldr	x0, [sp, #4296]
  416ee8:	ldr	x0, [x0, #24]
  416eec:	add	x1, sp, #0x48
  416ef0:	str	x0, [sp]
  416ef4:	ldr	x7, [sp, #4360]
  416ef8:	mov	x6, x1
  416efc:	adrp	x0, 424000 <ferror@plt+0x218a0>
  416f00:	add	x5, x0, #0x900
  416f04:	adrp	x0, 425000 <ferror@plt+0x228a0>
  416f08:	add	x4, x0, #0x78
  416f0c:	mov	w3, #0x1ac                 	// #428
  416f10:	adrp	x0, 424000 <ferror@plt+0x218a0>
  416f14:	add	x2, x0, #0x7f8
  416f18:	mov	w1, #0x3                   	// #3
  416f1c:	ldr	x0, [sp, #56]
  416f20:	bl	40ffe0 <ferror@plt+0xd880>
  416f24:	ldr	x0, [sp, #4360]
  416f28:	bl	402510 <free@plt>
  416f2c:	mov	w0, #0xffffffef            	// #-17
  416f30:	b	416fc0 <ferror@plt+0x14860>
  416f34:	ldr	x0, [sp, #4296]
  416f38:	bl	4170b8 <ferror@plt+0x14958>
  416f3c:	mov	x1, x0
  416f40:	ldr	x0, [sp, #40]
  416f44:	str	x1, [x0]
  416f48:	mov	w0, #0x0                   	// #0
  416f4c:	b	416fc0 <ferror@plt+0x14860>
  416f50:	ldr	x2, [sp, #64]
  416f54:	add	x3, sp, #0x1, lsl #12
  416f58:	add	x3, x3, #0xc8
  416f5c:	add	x1, sp, #0x48
  416f60:	add	x0, sp, #0x48
  416f64:	mov	x6, x3
  416f68:	mov	x5, #0x0                   	// #0
  416f6c:	mov	x4, #0x0                   	// #0
  416f70:	mov	x3, x2
  416f74:	mov	x2, x1
  416f78:	mov	x1, x0
  416f7c:	ldr	x0, [sp, #56]
  416f80:	bl	4169c0 <ferror@plt+0x14260>
  416f84:	str	w0, [sp, #4356]
  416f88:	ldr	w0, [sp, #4356]
  416f8c:	cmp	w0, #0x0
  416f90:	b.ge	416fa4 <ferror@plt+0x14844>  // b.tcont
  416f94:	ldr	x0, [sp, #4360]
  416f98:	bl	402510 <free@plt>
  416f9c:	ldr	w0, [sp, #4356]
  416fa0:	b	416fc0 <ferror@plt+0x14860>
  416fa4:	ldr	x0, [sp, #4296]
  416fa8:	ldr	x1, [sp, #4360]
  416fac:	str	x1, [x0, #24]
  416fb0:	ldr	x1, [sp, #4296]
  416fb4:	ldr	x0, [sp, #40]
  416fb8:	str	x1, [x0]
  416fbc:	mov	w0, #0x0                   	// #0
  416fc0:	ldp	x29, x30, [sp, #16]
  416fc4:	mov	x12, #0x1110                	// #4368
  416fc8:	add	sp, sp, x12
  416fcc:	ret
  416fd0:	stp	x29, x30, [sp, #-48]!
  416fd4:	mov	x29, sp
  416fd8:	str	x0, [sp, #24]
  416fdc:	ldr	x0, [sp, #24]
  416fe0:	cmp	x0, #0x0
  416fe4:	b.ne	416ff0 <ferror@plt+0x14890>  // b.any
  416fe8:	mov	x0, #0x0                   	// #0
  416fec:	b	4170b0 <ferror@plt+0x14950>
  416ff0:	ldr	x0, [sp, #24]
  416ff4:	ldr	w0, [x0, #84]
  416ff8:	sub	w1, w0, #0x1
  416ffc:	ldr	x0, [sp, #24]
  417000:	str	w1, [x0, #84]
  417004:	ldr	x0, [sp, #24]
  417008:	ldr	w0, [x0, #84]
  41700c:	cmp	w0, #0x0
  417010:	b.le	41701c <ferror@plt+0x148bc>
  417014:	ldr	x0, [sp, #24]
  417018:	b	4170b0 <ferror@plt+0x14950>
  41701c:	ldr	x0, [sp, #24]
  417020:	ldr	x0, [x0]
  417024:	str	x0, [sp, #40]
  417028:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41702c:	add	x0, x0, #0x958
  417030:	str	x0, [sp, #32]
  417034:	nop
  417038:	ldr	x0, [sp, #24]
  41703c:	ldr	x3, [x0]
  417040:	ldr	x0, [sp, #24]
  417044:	ldr	x0, [x0, #8]
  417048:	mov	x2, x0
  41704c:	ldr	x1, [sp, #24]
  417050:	mov	x0, x3
  417054:	bl	410770 <ferror@plt+0xe010>
  417058:	ldr	x0, [sp, #24]
  41705c:	ldr	x0, [x0, #32]
  417060:	bl	417440 <ferror@plt+0x14ce0>
  417064:	ldr	x0, [sp, #24]
  417068:	ldr	x0, [x0, #72]
  41706c:	cmp	x0, #0x0
  417070:	b.eq	417080 <ferror@plt+0x14920>  // b.none
  417074:	ldr	x0, [sp, #24]
  417078:	ldr	x0, [x0, #72]
  41707c:	bl	41bee0 <ferror@plt+0x19780>
  417080:	ldr	x0, [sp, #24]
  417084:	ldr	x0, [x0]
  417088:	bl	410520 <ferror@plt+0xddc0>
  41708c:	ldr	x0, [sp, #24]
  417090:	ldr	x0, [x0, #40]
  417094:	bl	402510 <free@plt>
  417098:	ldr	x0, [sp, #24]
  41709c:	ldr	x0, [x0, #24]
  4170a0:	bl	402510 <free@plt>
  4170a4:	ldr	x0, [sp, #24]
  4170a8:	bl	402510 <free@plt>
  4170ac:	mov	x0, #0x0                   	// #0
  4170b0:	ldp	x29, x30, [sp], #48
  4170b4:	ret
  4170b8:	sub	sp, sp, #0x10
  4170bc:	str	x0, [sp, #8]
  4170c0:	ldr	x0, [sp, #8]
  4170c4:	cmp	x0, #0x0
  4170c8:	b.ne	4170d4 <ferror@plt+0x14974>  // b.any
  4170cc:	mov	x0, #0x0                   	// #0
  4170d0:	b	4170ec <ferror@plt+0x1498c>
  4170d4:	ldr	x0, [sp, #8]
  4170d8:	ldr	w0, [x0, #84]
  4170dc:	add	w1, w0, #0x1
  4170e0:	ldr	x0, [sp, #8]
  4170e4:	str	w1, [x0, #84]
  4170e8:	ldr	x0, [sp, #8]
  4170ec:	add	sp, sp, #0x10
  4170f0:	ret
  4170f4:	mov	x12, #0x10d0                	// #4304
  4170f8:	sub	sp, sp, x12
  4170fc:	stp	x29, x30, [sp]
  417100:	mov	x29, sp
  417104:	str	x0, [sp, #40]
  417108:	str	x1, [sp, #32]
  41710c:	str	x2, [sp, #24]
  417110:	ldr	x0, [sp, #40]
  417114:	cmp	x0, #0x0
  417118:	b.eq	417128 <ferror@plt+0x149c8>  // b.none
  41711c:	ldr	x0, [sp, #32]
  417120:	cmp	x0, #0x0
  417124:	b.ne	417130 <ferror@plt+0x149d0>  // b.any
  417128:	mov	w0, #0xfffffffe            	// #-2
  41712c:	b	417430 <ferror@plt+0x14cd0>
  417130:	ldr	x0, [sp, #24]
  417134:	cmp	x0, #0x0
  417138:	b.eq	41714c <ferror@plt+0x149ec>  // b.none
  41713c:	ldr	x0, [sp, #24]
  417140:	ldr	x0, [x0]
  417144:	cmp	x0, #0x0
  417148:	b.eq	41718c <ferror@plt+0x14a2c>  // b.none
  41714c:	ldr	x0, [sp, #40]
  417150:	bl	41067c <ferror@plt+0xdf1c>
  417154:	cmp	w0, #0x2
  417158:	b.le	417184 <ferror@plt+0x14a24>
  41715c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417160:	add	x5, x0, #0x978
  417164:	adrp	x0, 425000 <ferror@plt+0x228a0>
  417168:	add	x4, x0, #0x98
  41716c:	mov	w3, #0x223                 	// #547
  417170:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417174:	add	x2, x0, #0x7f8
  417178:	mov	w1, #0x3                   	// #3
  41717c:	ldr	x0, [sp, #40]
  417180:	bl	40ffe0 <ferror@plt+0xd880>
  417184:	mov	w0, #0xffffffda            	// #-38
  417188:	b	417430 <ferror@plt+0x14cd0>
  41718c:	add	x0, sp, #0x38
  417190:	mov	x2, #0x0                   	// #0
  417194:	mov	x1, x0
  417198:	ldr	x0, [sp, #32]
  41719c:	bl	40f2e8 <ferror@plt+0xcb88>
  4171a0:	cmp	w0, #0x0
  4171a4:	b.ge	4171c8 <ferror@plt+0x14a68>  // b.tcont
  4171a8:	ldr	x0, [sp, #40]
  4171ac:	str	x0, [sp, #4288]
  4171b0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4171b4:	add	x0, x0, #0x9a8
  4171b8:	str	x0, [sp, #4280]
  4171bc:	nop
  4171c0:	mov	w0, #0xffffffea            	// #-22
  4171c4:	b	417430 <ferror@plt+0x14cd0>
  4171c8:	ldr	x0, [sp, #40]
  4171cc:	str	x0, [sp, #4272]
  4171d0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4171d4:	add	x0, x0, #0x9c0
  4171d8:	str	x0, [sp, #4264]
  4171dc:	nop
  4171e0:	add	x0, sp, #0x38
  4171e4:	ldr	x2, [sp, #24]
  4171e8:	mov	x1, x0
  4171ec:	ldr	x0, [sp, #40]
  4171f0:	bl	410f24 <ferror@plt+0xe7c4>
  4171f4:	str	w0, [sp, #4300]
  4171f8:	ldr	w0, [sp, #4300]
  4171fc:	cmp	w0, #0x0
  417200:	b.lt	4173d4 <ferror@plt+0x14c74>  // b.tstop
  417204:	ldr	x0, [sp, #24]
  417208:	ldr	x0, [x0]
  41720c:	cmp	x0, #0x0
  417210:	b.ne	417390 <ferror@plt+0x14c30>  // b.any
  417214:	ldr	x0, [sp, #40]
  417218:	str	x0, [sp, #4256]
  41721c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417220:	add	x0, x0, #0x9e0
  417224:	str	x0, [sp, #4248]
  417228:	nop
  41722c:	add	x0, sp, #0x38
  417230:	ldr	x2, [sp, #24]
  417234:	mov	x1, x0
  417238:	ldr	x0, [sp, #40]
  41723c:	bl	410e14 <ferror@plt+0xe6b4>
  417240:	str	w0, [sp, #4300]
  417244:	ldr	w0, [sp, #4300]
  417248:	cmp	w0, #0x0
  41724c:	b.lt	4173dc <ferror@plt+0x14c7c>  // b.tstop
  417250:	ldr	x0, [sp, #24]
  417254:	ldr	x0, [x0]
  417258:	cmp	x0, #0x0
  41725c:	b.ne	417398 <ferror@plt+0x14c38>  // b.any
  417260:	ldr	x0, [sp, #40]
  417264:	str	x0, [sp, #4240]
  417268:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41726c:	add	x0, x0, #0x9f8
  417270:	str	x0, [sp, #4232]
  417274:	nop
  417278:	add	x0, sp, #0x38
  41727c:	ldr	x2, [sp, #24]
  417280:	mov	x1, x0
  417284:	ldr	x0, [sp, #40]
  417288:	bl	4109fc <ferror@plt+0xe29c>
  41728c:	str	w0, [sp, #4300]
  417290:	ldr	w0, [sp, #4300]
  417294:	cmp	w0, #0x0
  417298:	b.lt	4173e4 <ferror@plt+0x14c84>  // b.tstop
  41729c:	ldr	x0, [sp, #24]
  4172a0:	ldr	x0, [x0]
  4172a4:	cmp	x0, #0x0
  4172a8:	b.ne	4173a0 <ferror@plt+0x14c40>  // b.any
  4172ac:	ldr	x0, [sp, #40]
  4172b0:	str	x0, [sp, #4224]
  4172b4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4172b8:	add	x0, x0, #0xa18
  4172bc:	str	x0, [sp, #4216]
  4172c0:	nop
  4172c4:	add	x0, sp, #0x38
  4172c8:	ldr	x2, [sp, #24]
  4172cc:	mov	x1, x0
  4172d0:	ldr	x0, [sp, #40]
  4172d4:	bl	4110a0 <ferror@plt+0xe940>
  4172d8:	str	w0, [sp, #4300]
  4172dc:	ldr	w0, [sp, #4300]
  4172e0:	cmp	w0, #0x0
  4172e4:	b.lt	4173ec <ferror@plt+0x14c8c>  // b.tstop
  4172e8:	ldr	x0, [sp, #24]
  4172ec:	ldr	x0, [x0]
  4172f0:	cmp	x0, #0x0
  4172f4:	b.ne	4173a8 <ferror@plt+0x14c48>  // b.any
  4172f8:	ldr	x0, [sp, #40]
  4172fc:	str	x0, [sp, #4208]
  417300:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417304:	add	x0, x0, #0xa40
  417308:	str	x0, [sp, #4200]
  41730c:	nop
  417310:	add	x0, sp, #0x38
  417314:	ldr	x2, [sp, #24]
  417318:	mov	x1, x0
  41731c:	ldr	x0, [sp, #40]
  417320:	bl	410a50 <ferror@plt+0xe2f0>
  417324:	str	w0, [sp, #4300]
  417328:	ldr	w0, [sp, #4300]
  41732c:	cmp	w0, #0x0
  417330:	b.lt	4173f4 <ferror@plt+0x14c94>  // b.tstop
  417334:	ldr	x0, [sp, #24]
  417338:	ldr	x0, [x0]
  41733c:	cmp	x0, #0x0
  417340:	b.ne	4173b0 <ferror@plt+0x14c50>  // b.any
  417344:	ldr	x0, [sp, #40]
  417348:	str	x0, [sp, #4192]
  41734c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417350:	add	x0, x0, #0xa60
  417354:	str	x0, [sp, #4184]
  417358:	nop
  41735c:	add	x0, sp, #0x38
  417360:	ldr	x2, [sp, #24]
  417364:	mov	x1, x0
  417368:	ldr	x0, [sp, #40]
  41736c:	bl	410b88 <ferror@plt+0xe428>
  417370:	str	w0, [sp, #4300]
  417374:	ldr	w0, [sp, #4300]
  417378:	cmp	w0, #0x0
  41737c:	b.lt	4173fc <ferror@plt+0x14c9c>  // b.tstop
  417380:	ldr	x0, [sp, #24]
  417384:	ldr	x0, [x0]
  417388:	cmp	x0, #0x0
  41738c:	b	4173b4 <ferror@plt+0x14c54>
  417390:	nop
  417394:	b	4173b4 <ferror@plt+0x14c54>
  417398:	nop
  41739c:	b	4173b4 <ferror@plt+0x14c54>
  4173a0:	nop
  4173a4:	b	4173b4 <ferror@plt+0x14c54>
  4173a8:	nop
  4173ac:	b	4173b4 <ferror@plt+0x14c54>
  4173b0:	nop
  4173b4:	ldr	x0, [sp, #40]
  4173b8:	str	x0, [sp, #4176]
  4173bc:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4173c0:	add	x0, x0, #0xa80
  4173c4:	str	x0, [sp, #4168]
  4173c8:	nop
  4173cc:	ldr	w0, [sp, #4300]
  4173d0:	b	417430 <ferror@plt+0x14cd0>
  4173d4:	nop
  4173d8:	b	417400 <ferror@plt+0x14ca0>
  4173dc:	nop
  4173e0:	b	417400 <ferror@plt+0x14ca0>
  4173e4:	nop
  4173e8:	b	417400 <ferror@plt+0x14ca0>
  4173ec:	nop
  4173f0:	b	417400 <ferror@plt+0x14ca0>
  4173f4:	nop
  4173f8:	b	417400 <ferror@plt+0x14ca0>
  4173fc:	nop
  417400:	ldr	x0, [sp, #40]
  417404:	str	x0, [sp, #4160]
  417408:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41740c:	add	x0, x0, #0xa98
  417410:	str	x0, [sp, #4152]
  417414:	nop
  417418:	ldr	x0, [sp, #24]
  41741c:	ldr	x0, [x0]
  417420:	bl	417440 <ferror@plt+0x14ce0>
  417424:	ldr	x0, [sp, #24]
  417428:	str	xzr, [x0]
  41742c:	ldr	w0, [sp, #4300]
  417430:	ldp	x29, x30, [sp]
  417434:	mov	x12, #0x10d0                	// #4304
  417438:	add	sp, sp, x12
  41743c:	ret
  417440:	stp	x29, x30, [sp, #-32]!
  417444:	mov	x29, sp
  417448:	str	x0, [sp, #24]
  41744c:	b	417468 <ferror@plt+0x14d08>
  417450:	ldr	x0, [sp, #24]
  417454:	ldr	x0, [x0, #16]
  417458:	bl	416fd0 <ferror@plt+0x14870>
  41745c:	ldr	x0, [sp, #24]
  417460:	bl	411bec <ferror@plt+0xf48c>
  417464:	str	x0, [sp, #24]
  417468:	ldr	x0, [sp, #24]
  41746c:	cmp	x0, #0x0
  417470:	b.ne	417450 <ferror@plt+0x14cf0>  // b.any
  417474:	mov	w0, #0x0                   	// #0
  417478:	ldp	x29, x30, [sp], #32
  41747c:	ret
  417480:	stp	x29, x30, [sp, #-48]!
  417484:	mov	x29, sp
  417488:	str	x0, [sp, #24]
  41748c:	ldr	x0, [sp, #24]
  417490:	ldrb	w0, [x0, #88]
  417494:	ubfx	x0, x0, #0, #1
  417498:	and	w0, w0, #0xff
  41749c:	eor	w0, w0, #0x1
  4174a0:	and	w0, w0, #0xff
  4174a4:	cmp	w0, #0x0
  4174a8:	b.eq	41751c <ferror@plt+0x14dbc>  // b.none
  4174ac:	ldr	x0, [sp, #24]
  4174b0:	ldr	x2, [x0]
  4174b4:	ldr	x0, [sp, #24]
  4174b8:	ldr	x0, [x0, #16]
  4174bc:	mov	x1, x0
  4174c0:	mov	x0, x2
  4174c4:	bl	410d10 <ferror@plt+0xe5b0>
  4174c8:	str	x0, [sp, #40]
  4174cc:	ldr	x0, [sp, #40]
  4174d0:	cmp	x0, #0x0
  4174d4:	b.ne	4174e0 <ferror@plt+0x14d80>  // b.any
  4174d8:	mov	x0, #0x0                   	// #0
  4174dc:	b	417524 <ferror@plt+0x14dc4>
  4174e0:	ldr	x1, [sp, #40]
  4174e4:	ldr	x0, [sp, #24]
  4174e8:	bl	416558 <ferror@plt+0x13df8>
  4174ec:	ldr	x0, [sp, #40]
  4174f0:	bl	402510 <free@plt>
  4174f4:	ldr	x0, [sp, #24]
  4174f8:	ldrb	w0, [x0, #88]
  4174fc:	ubfx	x0, x0, #0, #1
  417500:	and	w0, w0, #0xff
  417504:	eor	w0, w0, #0x1
  417508:	and	w0, w0, #0xff
  41750c:	cmp	w0, #0x0
  417510:	b.eq	41751c <ferror@plt+0x14dbc>  // b.none
  417514:	mov	x0, #0x0                   	// #0
  417518:	b	417524 <ferror@plt+0x14dc4>
  41751c:	ldr	x0, [sp, #24]
  417520:	ldr	x0, [x0, #32]
  417524:	ldp	x29, x30, [sp], #48
  417528:	ret
  41752c:	stp	x29, x30, [sp, #-64]!
  417530:	mov	x29, sp
  417534:	str	x0, [sp, #24]
  417538:	str	xzr, [sp, #48]
  41753c:	ldr	x0, [sp, #24]
  417540:	cmp	x0, #0x0
  417544:	b.ne	417550 <ferror@plt+0x14df0>  // b.any
  417548:	mov	x0, #0x0                   	// #0
  41754c:	b	41763c <ferror@plt+0x14edc>
  417550:	ldr	x0, [sp, #24]
  417554:	bl	417480 <ferror@plt+0x14d20>
  417558:	ldr	x0, [sp, #24]
  41755c:	ldr	x0, [x0, #32]
  417560:	str	x0, [sp, #56]
  417564:	b	4175ec <ferror@plt+0x14e8c>
  417568:	ldr	x0, [sp, #56]
  41756c:	ldr	x0, [x0, #16]
  417570:	bl	4170b8 <ferror@plt+0x14958>
  417574:	mov	x1, x0
  417578:	ldr	x0, [sp, #48]
  41757c:	bl	411a48 <ferror@plt+0xf2e8>
  417580:	str	x0, [sp, #40]
  417584:	ldr	x0, [sp, #40]
  417588:	cmp	x0, #0x0
  41758c:	b.ne	4175b8 <ferror@plt+0x14e58>  // b.any
  417590:	ldr	x0, [sp, #56]
  417594:	ldr	x0, [x0, #16]
  417598:	bl	416fd0 <ferror@plt+0x14870>
  41759c:	nop
  4175a0:	ldr	x0, [sp, #24]
  4175a4:	ldr	x0, [x0]
  4175a8:	bl	41067c <ferror@plt+0xdf1c>
  4175ac:	cmp	w0, #0x2
  4175b0:	b.le	417630 <ferror@plt+0x14ed0>
  4175b4:	b	417600 <ferror@plt+0x14ea0>
  4175b8:	ldr	x0, [sp, #40]
  4175bc:	str	x0, [sp, #48]
  4175c0:	ldr	x0, [sp, #56]
  4175c4:	ldr	x0, [x0]
  4175c8:	ldr	x1, [sp, #24]
  4175cc:	ldr	x1, [x1, #32]
  4175d0:	cmp	x0, x1
  4175d4:	b.eq	4175e4 <ferror@plt+0x14e84>  // b.none
  4175d8:	ldr	x0, [sp, #56]
  4175dc:	ldr	x0, [x0]
  4175e0:	b	4175e8 <ferror@plt+0x14e88>
  4175e4:	mov	x0, #0x0                   	// #0
  4175e8:	str	x0, [sp, #56]
  4175ec:	ldr	x0, [sp, #56]
  4175f0:	cmp	x0, #0x0
  4175f4:	b.ne	417568 <ferror@plt+0x14e08>  // b.any
  4175f8:	ldr	x0, [sp, #48]
  4175fc:	b	41763c <ferror@plt+0x14edc>
  417600:	ldr	x0, [sp, #24]
  417604:	ldr	x6, [x0]
  417608:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41760c:	add	x5, x0, #0xab0
  417610:	adrp	x0, 425000 <ferror@plt+0x228a0>
  417614:	add	x4, x0, #0xb8
  417618:	mov	w3, #0x2ab                 	// #683
  41761c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417620:	add	x2, x0, #0x7f8
  417624:	mov	w1, #0x3                   	// #3
  417628:	mov	x0, x6
  41762c:	bl	40ffe0 <ferror@plt+0xd880>
  417630:	ldr	x0, [sp, #48]
  417634:	bl	417440 <ferror@plt+0x14ce0>
  417638:	mov	x0, #0x0                   	// #0
  41763c:	ldp	x29, x30, [sp], #64
  417640:	ret
  417644:	stp	x29, x30, [sp, #-32]!
  417648:	mov	x29, sp
  41764c:	str	x0, [sp, #24]
  417650:	ldr	x0, [sp, #24]
  417654:	cmp	x0, #0x0
  417658:	b.ne	417664 <ferror@plt+0x14f04>  // b.any
  41765c:	mov	x0, #0x0                   	// #0
  417660:	b	417670 <ferror@plt+0x14f10>
  417664:	ldr	x0, [sp, #24]
  417668:	ldr	x0, [x0, #16]
  41766c:	bl	4170b8 <ferror@plt+0x14958>
  417670:	ldp	x29, x30, [sp], #32
  417674:	ret
  417678:	sub	sp, sp, #0x10
  41767c:	str	x0, [sp, #8]
  417680:	ldr	x0, [sp, #8]
  417684:	cmp	x0, #0x0
  417688:	b.ne	417694 <ferror@plt+0x14f34>  // b.any
  41768c:	mov	x0, #0x0                   	// #0
  417690:	b	41769c <ferror@plt+0x14f3c>
  417694:	ldr	x0, [sp, #8]
  417698:	ldr	x0, [x0, #16]
  41769c:	add	sp, sp, #0x10
  4176a0:	ret
  4176a4:	stp	x29, x30, [sp, #-64]!
  4176a8:	mov	x29, sp
  4176ac:	str	x0, [sp, #24]
  4176b0:	ldr	x0, [sp, #24]
  4176b4:	cmp	x0, #0x0
  4176b8:	b.ne	4176c4 <ferror@plt+0x14f64>  // b.any
  4176bc:	mov	x0, #0x0                   	// #0
  4176c0:	b	41776c <ferror@plt+0x1500c>
  4176c4:	ldr	x0, [sp, #24]
  4176c8:	ldr	x0, [x0]
  4176cc:	str	x0, [sp, #48]
  4176d0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4176d4:	add	x0, x0, #0xac0
  4176d8:	str	x0, [sp, #40]
  4176dc:	nop
  4176e0:	ldr	x0, [sp, #24]
  4176e4:	ldr	x0, [x0, #24]
  4176e8:	cmp	x0, #0x0
  4176ec:	b.eq	4176fc <ferror@plt+0x14f9c>  // b.none
  4176f0:	ldr	x0, [sp, #24]
  4176f4:	ldr	x0, [x0, #24]
  4176f8:	b	41776c <ferror@plt+0x1500c>
  4176fc:	ldr	x0, [sp, #24]
  417700:	ldrb	w0, [x0, #88]
  417704:	and	w0, w0, #0x1
  417708:	and	w0, w0, #0xff
  41770c:	cmp	w0, #0x0
  417710:	b.eq	41771c <ferror@plt+0x14fbc>  // b.none
  417714:	mov	x0, #0x0                   	// #0
  417718:	b	41776c <ferror@plt+0x1500c>
  41771c:	ldr	x0, [sp, #24]
  417720:	ldr	x2, [x0]
  417724:	ldr	x0, [sp, #24]
  417728:	ldr	x0, [x0, #16]
  41772c:	mov	x1, x0
  417730:	mov	x0, x2
  417734:	bl	410d10 <ferror@plt+0xe5b0>
  417738:	str	x0, [sp, #56]
  41773c:	ldr	x0, [sp, #56]
  417740:	cmp	x0, #0x0
  417744:	b.ne	417750 <ferror@plt+0x14ff0>  // b.any
  417748:	mov	x0, #0x0                   	// #0
  41774c:	b	41776c <ferror@plt+0x1500c>
  417750:	ldr	x1, [sp, #56]
  417754:	ldr	x0, [sp, #24]
  417758:	bl	416558 <ferror@plt+0x13df8>
  41775c:	ldr	x0, [sp, #56]
  417760:	bl	402510 <free@plt>
  417764:	ldr	x0, [sp, #24]
  417768:	ldr	x0, [x0, #24]
  41776c:	ldp	x29, x30, [sp], #64
  417770:	ret
  417774:	stp	x29, x30, [sp, #-48]!
  417778:	mov	x29, sp
  41777c:	str	x0, [sp, #24]
  417780:	str	w1, [sp, #20]
  417784:	ldr	x0, [sp, #24]
  417788:	cmp	x0, #0x0
  41778c:	b.ne	417798 <ferror@plt+0x15038>  // b.any
  417790:	mov	w0, #0xfffffffe            	// #-2
  417794:	b	417834 <ferror@plt+0x150d4>
  417798:	ldr	w0, [sp, #20]
  41779c:	and	w0, w0, #0x200
  4177a0:	str	w0, [sp, #20]
  4177a4:	ldr	w0, [sp, #20]
  4177a8:	orr	w0, w0, #0x800
  4177ac:	str	w0, [sp, #20]
  4177b0:	ldr	x0, [sp, #24]
  4177b4:	ldr	x0, [x0, #16]
  4177b8:	ldr	w1, [sp, #20]
  4177bc:	bl	402740 <delete_module@plt>
  4177c0:	str	w0, [sp, #44]
  4177c4:	ldr	w0, [sp, #44]
  4177c8:	cmp	w0, #0x0
  4177cc:	b.eq	417830 <ferror@plt+0x150d0>  // b.none
  4177d0:	bl	4026b0 <__errno_location@plt>
  4177d4:	ldr	w0, [x0]
  4177d8:	neg	w0, w0
  4177dc:	str	w0, [sp, #44]
  4177e0:	ldr	x0, [sp, #24]
  4177e4:	ldr	x0, [x0]
  4177e8:	bl	41067c <ferror@plt+0xdf1c>
  4177ec:	cmp	w0, #0x2
  4177f0:	b.le	417830 <ferror@plt+0x150d0>
  4177f4:	ldr	x0, [sp, #24]
  4177f8:	ldr	x7, [x0]
  4177fc:	ldr	x0, [sp, #24]
  417800:	ldr	x0, [x0, #16]
  417804:	mov	x6, x0
  417808:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41780c:	add	x5, x0, #0xad8
  417810:	adrp	x0, 425000 <ferror@plt+0x228a0>
  417814:	add	x4, x0, #0xd8
  417818:	mov	w3, #0x319                 	// #793
  41781c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417820:	add	x2, x0, #0x7f8
  417824:	mov	w1, #0x3                   	// #3
  417828:	mov	x0, x7
  41782c:	bl	40ffe0 <ferror@plt+0xd880>
  417830:	ldr	w0, [sp, #44]
  417834:	ldp	x29, x30, [sp], #48
  417838:	ret
  41783c:	stp	x29, x30, [sp, #-128]!
  417840:	mov	x29, sp
  417844:	str	x19, [sp, #16]
  417848:	str	x0, [sp, #56]
  41784c:	str	w1, [sp, #52]
  417850:	str	x2, [sp, #40]
  417854:	ldr	x0, [sp, #40]
  417858:	cmp	x0, #0x0
  41785c:	b.eq	417868 <ferror@plt+0x15108>  // b.none
  417860:	ldr	x0, [sp, #40]
  417864:	b	417870 <ferror@plt+0x15110>
  417868:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41786c:	add	x0, x0, #0xaf8
  417870:	str	x0, [sp, #96]
  417874:	ldr	x0, [sp, #56]
  417878:	cmp	x0, #0x0
  41787c:	b.ne	417888 <ferror@plt+0x15128>  // b.any
  417880:	mov	w0, #0xfffffffe            	// #-2
  417884:	b	417be0 <ferror@plt+0x15480>
  417888:	ldr	x0, [sp, #56]
  41788c:	bl	4176a4 <ferror@plt+0x14f44>
  417890:	str	x0, [sp, #88]
  417894:	ldr	x0, [sp, #88]
  417898:	cmp	x0, #0x0
  41789c:	b.ne	4178f8 <ferror@plt+0x15198>  // b.any
  4178a0:	ldr	x0, [sp, #56]
  4178a4:	ldr	x0, [x0]
  4178a8:	bl	41067c <ferror@plt+0xdf1c>
  4178ac:	cmp	w0, #0x2
  4178b0:	b.le	4178f0 <ferror@plt+0x15190>
  4178b4:	ldr	x0, [sp, #56]
  4178b8:	ldr	x7, [x0]
  4178bc:	ldr	x0, [sp, #56]
  4178c0:	ldr	x0, [x0, #16]
  4178c4:	mov	x6, x0
  4178c8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4178cc:	add	x5, x0, #0xb00
  4178d0:	adrp	x0, 425000 <ferror@plt+0x228a0>
  4178d4:	add	x4, x0, #0xf8
  4178d8:	mov	w3, #0x340                 	// #832
  4178dc:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4178e0:	add	x2, x0, #0x7f8
  4178e4:	mov	w1, #0x3                   	// #3
  4178e8:	mov	x0, x7
  4178ec:	bl	40ffe0 <ferror@plt+0xd880>
  4178f0:	mov	w0, #0xfffffffe            	// #-2
  4178f4:	b	417be0 <ferror@plt+0x15480>
  4178f8:	ldr	x0, [sp, #56]
  4178fc:	ldr	x0, [x0, #72]
  417900:	cmp	x0, #0x0
  417904:	b.ne	41794c <ferror@plt+0x151ec>  // b.any
  417908:	ldr	x0, [sp, #56]
  41790c:	ldr	x0, [x0]
  417910:	ldr	x1, [sp, #88]
  417914:	bl	41bbdc <ferror@plt+0x1947c>
  417918:	mov	x1, x0
  41791c:	ldr	x0, [sp, #56]
  417920:	str	x1, [x0, #72]
  417924:	ldr	x0, [sp, #56]
  417928:	ldr	x0, [x0, #72]
  41792c:	cmp	x0, #0x0
  417930:	b.ne	41794c <ferror@plt+0x151ec>  // b.any
  417934:	bl	4026b0 <__errno_location@plt>
  417938:	ldr	w0, [x0]
  41793c:	neg	w0, w0
  417940:	str	w0, [sp, #124]
  417944:	ldr	w0, [sp, #124]
  417948:	b	417be0 <ferror@plt+0x15480>
  41794c:	ldr	x0, [sp, #56]
  417950:	ldr	x0, [x0, #72]
  417954:	bl	41beb0 <ferror@plt+0x19750>
  417958:	and	w0, w0, #0xff
  41795c:	cmp	w0, #0x0
  417960:	b.eq	4179e4 <ferror@plt+0x15284>  // b.none
  417964:	str	wzr, [sp, #108]
  417968:	ldr	w0, [sp, #52]
  41796c:	and	w0, w0, #0x1
  417970:	cmp	w0, #0x0
  417974:	b.eq	417984 <ferror@plt+0x15224>  // b.none
  417978:	ldr	w0, [sp, #108]
  41797c:	orr	w0, w0, #0x2
  417980:	str	w0, [sp, #108]
  417984:	ldr	w0, [sp, #52]
  417988:	and	w0, w0, #0x2
  41798c:	cmp	w0, #0x0
  417990:	b.eq	4179a0 <ferror@plt+0x15240>  // b.none
  417994:	ldr	w0, [sp, #108]
  417998:	orr	w0, w0, #0x1
  41799c:	str	w0, [sp, #108]
  4179a0:	ldr	x0, [sp, #56]
  4179a4:	ldr	x0, [x0, #72]
  4179a8:	bl	41bec8 <ferror@plt+0x19768>
  4179ac:	mov	w3, w0
  4179b0:	ldr	w0, [sp, #108]
  4179b4:	mov	w2, w0
  4179b8:	ldr	x1, [sp, #96]
  4179bc:	mov	w0, w3
  4179c0:	bl	41645c <ferror@plt+0x13cfc>
  4179c4:	str	w0, [sp, #124]
  4179c8:	ldr	w0, [sp, #124]
  4179cc:	cmp	w0, #0x0
  4179d0:	b.eq	417b74 <ferror@plt+0x15414>  // b.none
  4179d4:	bl	4026b0 <__errno_location@plt>
  4179d8:	ldr	w0, [x0]
  4179dc:	cmp	w0, #0x26
  4179e0:	b.ne	417b74 <ferror@plt+0x15414>  // b.any
  4179e4:	ldr	w0, [sp, #52]
  4179e8:	and	w0, w0, #0x3
  4179ec:	cmp	w0, #0x0
  4179f0:	b.eq	417b38 <ferror@plt+0x153d8>  // b.none
  4179f4:	ldr	x0, [sp, #56]
  4179f8:	ldr	x0, [x0, #72]
  4179fc:	bl	41bb7c <ferror@plt+0x1941c>
  417a00:	str	x0, [sp, #80]
  417a04:	ldr	x0, [sp, #80]
  417a08:	cmp	x0, #0x0
  417a0c:	b.ne	417a28 <ferror@plt+0x152c8>  // b.any
  417a10:	bl	4026b0 <__errno_location@plt>
  417a14:	ldr	w0, [x0]
  417a18:	neg	w0, w0
  417a1c:	str	w0, [sp, #124]
  417a20:	ldr	w0, [sp, #124]
  417a24:	b	417be0 <ferror@plt+0x15480>
  417a28:	ldr	w0, [sp, #52]
  417a2c:	and	w0, w0, #0x2
  417a30:	cmp	w0, #0x0
  417a34:	b.eq	417aac <ferror@plt+0x1534c>  // b.none
  417a38:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417a3c:	add	x1, x0, #0xb28
  417a40:	ldr	x0, [sp, #80]
  417a44:	bl	41d2b4 <ferror@plt+0x1ab54>
  417a48:	str	w0, [sp, #124]
  417a4c:	ldr	w0, [sp, #124]
  417a50:	cmp	w0, #0x0
  417a54:	b.ge	417aac <ferror@plt+0x1534c>  // b.tcont
  417a58:	ldr	x0, [sp, #56]
  417a5c:	ldr	x0, [x0]
  417a60:	bl	41067c <ferror@plt+0xdf1c>
  417a64:	cmp	w0, #0x5
  417a68:	b.le	417aac <ferror@plt+0x1534c>
  417a6c:	ldr	x0, [sp, #56]
  417a70:	ldr	x19, [x0]
  417a74:	ldr	w0, [sp, #124]
  417a78:	neg	w0, w0
  417a7c:	bl	4023a0 <strerror@plt>
  417a80:	mov	x6, x0
  417a84:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417a88:	add	x5, x0, #0xb38
  417a8c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  417a90:	add	x4, x0, #0xf8
  417a94:	mov	w3, #0x363                 	// #867
  417a98:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417a9c:	add	x2, x0, #0x7f8
  417aa0:	mov	w1, #0x6                   	// #6
  417aa4:	mov	x0, x19
  417aa8:	bl	40ffe0 <ferror@plt+0xd880>
  417aac:	ldr	w0, [sp, #52]
  417ab0:	and	w0, w0, #0x1
  417ab4:	cmp	w0, #0x0
  417ab8:	b.eq	417b28 <ferror@plt+0x153c8>  // b.none
  417abc:	ldr	x0, [sp, #80]
  417ac0:	bl	41d398 <ferror@plt+0x1ac38>
  417ac4:	str	w0, [sp, #124]
  417ac8:	ldr	w0, [sp, #124]
  417acc:	cmp	w0, #0x0
  417ad0:	b.ge	417b28 <ferror@plt+0x153c8>  // b.tcont
  417ad4:	ldr	x0, [sp, #56]
  417ad8:	ldr	x0, [x0]
  417adc:	bl	41067c <ferror@plt+0xdf1c>
  417ae0:	cmp	w0, #0x5
  417ae4:	b.le	417b28 <ferror@plt+0x153c8>
  417ae8:	ldr	x0, [sp, #56]
  417aec:	ldr	x19, [x0]
  417af0:	ldr	w0, [sp, #124]
  417af4:	neg	w0, w0
  417af8:	bl	4023a0 <strerror@plt>
  417afc:	mov	x6, x0
  417b00:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417b04:	add	x5, x0, #0xb58
  417b08:	adrp	x0, 425000 <ferror@plt+0x228a0>
  417b0c:	add	x4, x0, #0xf8
  417b10:	mov	w3, #0x369                 	// #873
  417b14:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417b18:	add	x2, x0, #0x7f8
  417b1c:	mov	w1, #0x6                   	// #6
  417b20:	mov	x0, x19
  417b24:	bl	40ffe0 <ferror@plt+0xd880>
  417b28:	ldr	x0, [sp, #80]
  417b2c:	bl	41ca98 <ferror@plt+0x1a338>
  417b30:	str	x0, [sp, #112]
  417b34:	b	417b48 <ferror@plt+0x153e8>
  417b38:	ldr	x0, [sp, #56]
  417b3c:	ldr	x0, [x0, #72]
  417b40:	bl	41be80 <ferror@plt+0x19720>
  417b44:	str	x0, [sp, #112]
  417b48:	ldr	x0, [sp, #56]
  417b4c:	ldr	x0, [x0, #72]
  417b50:	bl	41be98 <ferror@plt+0x19738>
  417b54:	str	x0, [sp, #72]
  417b58:	ldr	x0, [sp, #72]
  417b5c:	ldr	x2, [sp, #96]
  417b60:	mov	x1, x0
  417b64:	ldr	x0, [sp, #112]
  417b68:	bl	402560 <init_module@plt>
  417b6c:	str	w0, [sp, #124]
  417b70:	b	417b78 <ferror@plt+0x15418>
  417b74:	nop
  417b78:	ldr	w0, [sp, #124]
  417b7c:	cmp	w0, #0x0
  417b80:	b.ge	417bdc <ferror@plt+0x1547c>  // b.tcont
  417b84:	bl	4026b0 <__errno_location@plt>
  417b88:	ldr	w0, [x0]
  417b8c:	neg	w0, w0
  417b90:	str	w0, [sp, #124]
  417b94:	ldr	x0, [sp, #56]
  417b98:	ldr	x0, [x0]
  417b9c:	bl	41067c <ferror@plt+0xdf1c>
  417ba0:	cmp	w0, #0x5
  417ba4:	b.le	417bdc <ferror@plt+0x1547c>
  417ba8:	ldr	x0, [sp, #56]
  417bac:	ldr	x7, [x0]
  417bb0:	ldr	x6, [sp, #88]
  417bb4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417bb8:	add	x5, x0, #0xb78
  417bbc:	adrp	x0, 425000 <ferror@plt+0x228a0>
  417bc0:	add	x4, x0, #0xf8
  417bc4:	mov	w3, #0x376                 	// #886
  417bc8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417bcc:	add	x2, x0, #0x7f8
  417bd0:	mov	w1, #0x6                   	// #6
  417bd4:	mov	x0, x7
  417bd8:	bl	40ffe0 <ferror@plt+0xd880>
  417bdc:	ldr	w0, [sp, #124]
  417be0:	ldr	x19, [sp, #16]
  417be4:	ldp	x29, x30, [sp], #128
  417be8:	ret
  417bec:	stp	x29, x30, [sp, #-80]!
  417bf0:	mov	x29, sp
  417bf4:	str	x0, [sp, #24]
  417bf8:	ldr	x0, [sp, #24]
  417bfc:	ldr	x0, [x0]
  417c00:	str	x0, [sp, #64]
  417c04:	ldr	x0, [sp, #64]
  417c08:	bl	41184c <ferror@plt+0xf0ec>
  417c0c:	str	x0, [sp, #56]
  417c10:	ldr	x0, [sp, #56]
  417c14:	ldr	x0, [x0, #16]
  417c18:	str	x0, [sp, #48]
  417c1c:	ldr	x0, [sp, #48]
  417c20:	str	x0, [sp, #72]
  417c24:	b	417c80 <ferror@plt+0x15520>
  417c28:	ldr	x0, [sp, #72]
  417c2c:	bl	411e38 <ferror@plt+0xf6d8>
  417c30:	str	x0, [sp, #40]
  417c34:	ldr	x0, [sp, #24]
  417c38:	ldr	x0, [x0, #16]
  417c3c:	mov	x1, x0
  417c40:	ldr	x0, [sp, #40]
  417c44:	bl	4024a0 <strcmp@plt>
  417c48:	cmp	w0, #0x0
  417c4c:	b.ne	417c58 <ferror@plt+0x154f8>  // b.any
  417c50:	mov	w0, #0x1                   	// #1
  417c54:	b	417c90 <ferror@plt+0x15530>
  417c58:	ldr	x0, [sp, #72]
  417c5c:	ldr	x1, [x0]
  417c60:	ldr	x0, [sp, #48]
  417c64:	cmp	x1, x0
  417c68:	b.eq	417c78 <ferror@plt+0x15518>  // b.none
  417c6c:	ldr	x0, [sp, #72]
  417c70:	ldr	x0, [x0]
  417c74:	b	417c7c <ferror@plt+0x1551c>
  417c78:	mov	x0, #0x0                   	// #0
  417c7c:	str	x0, [sp, #72]
  417c80:	ldr	x0, [sp, #72]
  417c84:	cmp	x0, #0x0
  417c88:	b.ne	417c28 <ferror@plt+0x154c8>  // b.any
  417c8c:	mov	w0, #0x0                   	// #0
  417c90:	ldp	x29, x30, [sp], #80
  417c94:	ret
  417c98:	stp	x29, x30, [sp, #-80]!
  417c9c:	mov	x29, sp
  417ca0:	str	x0, [sp, #40]
  417ca4:	str	w1, [sp, #36]
  417ca8:	str	x2, [sp, #24]
  417cac:	str	x3, [sp, #16]
  417cb0:	ldr	x0, [sp, #40]
  417cb4:	cmp	x0, #0x0
  417cb8:	b.eq	417cc8 <ferror@plt+0x15568>  // b.none
  417cbc:	ldr	x0, [sp, #16]
  417cc0:	cmp	x0, #0x0
  417cc4:	b.ne	417cd0 <ferror@plt+0x15570>  // b.any
  417cc8:	mov	w0, #0xfffffffe            	// #-2
  417ccc:	b	417de8 <ferror@plt+0x15688>
  417cd0:	ldr	x0, [sp, #16]
  417cd4:	str	xzr, [x0]
  417cd8:	ldr	x0, [sp, #24]
  417cdc:	cmp	x0, #0x0
  417ce0:	b.ne	417cec <ferror@plt+0x1558c>  // b.any
  417ce4:	mov	w0, #0x0                   	// #0
  417ce8:	b	417de8 <ferror@plt+0x15688>
  417cec:	ldr	x0, [sp, #24]
  417cf0:	str	x0, [sp, #72]
  417cf4:	b	417db8 <ferror@plt+0x15658>
  417cf8:	ldr	x0, [sp, #72]
  417cfc:	ldr	x0, [x0, #16]
  417d00:	str	x0, [sp, #64]
  417d04:	ldr	w0, [sp, #36]
  417d08:	and	w0, w0, #0x1
  417d0c:	cmp	w0, #0x0
  417d10:	b.eq	417d28 <ferror@plt+0x155c8>  // b.none
  417d14:	ldr	x0, [sp, #64]
  417d18:	bl	417bec <ferror@plt+0x1548c>
  417d1c:	and	w0, w0, #0xff
  417d20:	cmp	w0, #0x0
  417d24:	b.ne	417d84 <ferror@plt+0x15624>  // b.any
  417d28:	ldr	w0, [sp, #36]
  417d2c:	and	w0, w0, #0x2
  417d30:	cmp	w0, #0x0
  417d34:	b.eq	417d4c <ferror@plt+0x155ec>  // b.none
  417d38:	ldr	x0, [sp, #64]
  417d3c:	bl	41695c <ferror@plt+0x141fc>
  417d40:	and	w0, w0, #0xff
  417d44:	cmp	w0, #0x0
  417d48:	b.ne	417d8c <ferror@plt+0x1562c>  // b.any
  417d4c:	ldr	x0, [sp, #16]
  417d50:	ldr	x0, [x0]
  417d54:	ldr	x1, [sp, #64]
  417d58:	bl	411a48 <ferror@plt+0xf2e8>
  417d5c:	str	x0, [sp, #56]
  417d60:	ldr	x0, [sp, #56]
  417d64:	cmp	x0, #0x0
  417d68:	b.eq	417dcc <ferror@plt+0x1566c>  // b.none
  417d6c:	ldr	x0, [sp, #16]
  417d70:	ldr	x1, [sp, #56]
  417d74:	str	x1, [x0]
  417d78:	ldr	x0, [sp, #64]
  417d7c:	bl	4170b8 <ferror@plt+0x14958>
  417d80:	b	417d90 <ferror@plt+0x15630>
  417d84:	nop
  417d88:	b	417d90 <ferror@plt+0x15630>
  417d8c:	nop
  417d90:	ldr	x0, [sp, #72]
  417d94:	ldr	x1, [x0]
  417d98:	ldr	x0, [sp, #24]
  417d9c:	cmp	x1, x0
  417da0:	b.eq	417db0 <ferror@plt+0x15650>  // b.none
  417da4:	ldr	x0, [sp, #72]
  417da8:	ldr	x0, [x0]
  417dac:	b	417db4 <ferror@plt+0x15654>
  417db0:	mov	x0, #0x0                   	// #0
  417db4:	str	x0, [sp, #72]
  417db8:	ldr	x0, [sp, #72]
  417dbc:	cmp	x0, #0x0
  417dc0:	b.ne	417cf8 <ferror@plt+0x15598>  // b.any
  417dc4:	mov	w0, #0x0                   	// #0
  417dc8:	b	417de8 <ferror@plt+0x15688>
  417dcc:	nop
  417dd0:	ldr	x0, [sp, #16]
  417dd4:	ldr	x0, [x0]
  417dd8:	bl	417440 <ferror@plt+0x14ce0>
  417ddc:	ldr	x0, [sp, #16]
  417de0:	str	xzr, [x0]
  417de4:	mov	w0, #0xfffffff4            	// #-12
  417de8:	ldp	x29, x30, [sp], #80
  417dec:	ret
  417df0:	stp	x29, x30, [sp, #-80]!
  417df4:	mov	x29, sp
  417df8:	str	x0, [sp, #40]
  417dfc:	str	x1, [sp, #32]
  417e00:	str	x2, [sp, #24]
  417e04:	ldr	x0, [sp, #40]
  417e08:	bl	417678 <ferror@plt+0x14f18>
  417e0c:	str	x0, [sp, #64]
  417e10:	ldr	x0, [sp, #40]
  417e14:	ldr	x0, [x0]
  417e18:	str	x0, [sp, #56]
  417e1c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417e20:	add	x0, x0, #0xba0
  417e24:	str	x0, [sp, #48]
  417e28:	nop
  417e2c:	mov	w2, #0x1                   	// #1
  417e30:	ldr	x1, [sp, #64]
  417e34:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417e38:	add	x0, x0, #0xba8
  417e3c:	bl	4021a0 <setenv@plt>
  417e40:	ldr	x0, [sp, #24]
  417e44:	bl	402360 <system@plt>
  417e48:	str	w0, [sp, #76]
  417e4c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417e50:	add	x0, x0, #0xba8
  417e54:	bl	4025d0 <unsetenv@plt>
  417e58:	ldr	w0, [sp, #76]
  417e5c:	cmn	w0, #0x1
  417e60:	b.eq	417e78 <ferror@plt+0x15718>  // b.none
  417e64:	ldr	w0, [sp, #76]
  417e68:	asr	w0, w0, #8
  417e6c:	and	w0, w0, #0xff
  417e70:	cmp	w0, #0x0
  417e74:	b.eq	417ee4 <ferror@plt+0x15784>  // b.none
  417e78:	ldr	x0, [sp, #40]
  417e7c:	ldr	x0, [x0]
  417e80:	bl	41067c <ferror@plt+0xdf1c>
  417e84:	cmp	w0, #0x2
  417e88:	b.le	417ec4 <ferror@plt+0x15764>
  417e8c:	ldr	x0, [sp, #40]
  417e90:	ldr	x8, [x0]
  417e94:	ldr	x7, [sp, #64]
  417e98:	ldr	x6, [sp, #32]
  417e9c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417ea0:	add	x5, x0, #0xbb8
  417ea4:	adrp	x0, 425000 <ferror@plt+0x228a0>
  417ea8:	add	x4, x0, #0x118
  417eac:	mov	w3, #0x3d2                 	// #978
  417eb0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417eb4:	add	x2, x0, #0x7f8
  417eb8:	mov	w1, #0x3                   	// #3
  417ebc:	mov	x0, x8
  417ec0:	bl	40ffe0 <ferror@plt+0xd880>
  417ec4:	ldr	w0, [sp, #76]
  417ec8:	cmn	w0, #0x1
  417ecc:	b.eq	417ee4 <ferror@plt+0x15784>  // b.none
  417ed0:	ldr	w0, [sp, #76]
  417ed4:	asr	w0, w0, #8
  417ed8:	and	w0, w0, #0xff
  417edc:	neg	w0, w0
  417ee0:	str	w0, [sp, #76]
  417ee4:	ldr	w0, [sp, #76]
  417ee8:	ldp	x29, x30, [sp], #80
  417eec:	ret
  417ef0:	stp	x29, x30, [sp, #-160]!
  417ef4:	mov	x29, sp
  417ef8:	str	x19, [sp, #16]
  417efc:	str	x0, [sp, #56]
  417f00:	str	x1, [sp, #48]
  417f04:	str	x2, [sp, #40]
  417f08:	ldr	x0, [sp, #56]
  417f0c:	bl	418dd4 <ferror@plt+0x16674>
  417f10:	str	x0, [sp, #136]
  417f14:	ldr	x0, [sp, #136]
  417f18:	cmp	x0, #0x0
  417f1c:	b.ne	417f40 <ferror@plt+0x157e0>  // b.any
  417f20:	adrp	x0, 425000 <ferror@plt+0x228a0>
  417f24:	add	x3, x0, #0x128
  417f28:	mov	w2, #0x3ea                 	// #1002
  417f2c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417f30:	add	x1, x0, #0x7f8
  417f34:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417f38:	add	x0, x0, #0xbe0
  417f3c:	bl	4026a0 <__assert_fail@plt>
  417f40:	ldr	x0, [sp, #48]
  417f44:	cmp	x0, #0x0
  417f48:	b.ne	417f58 <ferror@plt+0x157f8>  // b.any
  417f4c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  417f50:	add	x0, x0, #0xaf8
  417f54:	str	x0, [sp, #48]
  417f58:	ldr	x0, [sp, #48]
  417f5c:	bl	402110 <strlen@plt>
  417f60:	str	x0, [sp, #128]
  417f64:	ldr	x0, [sp, #136]
  417f68:	bl	402110 <strlen@plt>
  417f6c:	str	x0, [sp, #144]
  417f70:	mov	x0, #0xd                   	// #13
  417f74:	str	x0, [sp, #120]
  417f78:	ldr	x0, [sp, #144]
  417f7c:	add	x0, x0, #0x1
  417f80:	mov	x1, x0
  417f84:	ldr	x0, [sp, #136]
  417f88:	bl	40f23c <ferror@plt+0xcadc>
  417f8c:	str	x0, [sp, #64]
  417f90:	ldr	x0, [sp, #64]
  417f94:	cmp	x0, #0x0
  417f98:	b.ne	418098 <ferror@plt+0x15938>  // b.any
  417f9c:	mov	w19, #0xfffffff4            	// #-12
  417fa0:	b	418114 <ferror@plt+0x159b4>
  417fa4:	ldr	x0, [sp, #64]
  417fa8:	ldr	x1, [sp, #112]
  417fac:	sub	x0, x1, x0
  417fb0:	str	x0, [sp, #104]
  417fb4:	ldr	x1, [sp, #144]
  417fb8:	ldr	x0, [sp, #104]
  417fbc:	sub	x1, x1, x0
  417fc0:	ldr	x0, [sp, #120]
  417fc4:	sub	x0, x1, x0
  417fc8:	str	x0, [sp, #96]
  417fcc:	ldr	x1, [sp, #144]
  417fd0:	ldr	x0, [sp, #120]
  417fd4:	sub	x0, x1, x0
  417fd8:	ldr	x1, [sp, #128]
  417fdc:	add	x0, x1, x0
  417fe0:	str	x0, [sp, #88]
  417fe4:	ldr	x1, [sp, #112]
  417fe8:	ldr	x0, [sp, #120]
  417fec:	add	x0, x1, x0
  417ff0:	str	x0, [sp, #80]
  417ff4:	ldr	x0, [sp, #88]
  417ff8:	add	x0, x0, #0x1
  417ffc:	bl	4022b0 <malloc@plt>
  418000:	str	x0, [sp, #72]
  418004:	ldr	x0, [sp, #72]
  418008:	cmp	x0, #0x0
  41800c:	b.ne	418018 <ferror@plt+0x158b8>  // b.any
  418010:	mov	w19, #0xfffffff4            	// #-12
  418014:	b	418114 <ferror@plt+0x159b4>
  418018:	ldr	x3, [sp, #64]
  41801c:	ldr	x0, [sp, #64]
  418020:	ldr	x1, [sp, #112]
  418024:	sub	x0, x1, x0
  418028:	mov	x2, x0
  41802c:	mov	x1, x3
  418030:	ldr	x0, [sp, #72]
  418034:	bl	4020d0 <memcpy@plt>
  418038:	ldr	x1, [sp, #72]
  41803c:	ldr	x0, [sp, #104]
  418040:	add	x0, x1, x0
  418044:	ldr	x2, [sp, #128]
  418048:	ldr	x1, [sp, #48]
  41804c:	bl	4020d0 <memcpy@plt>
  418050:	ldr	x1, [sp, #104]
  418054:	ldr	x0, [sp, #128]
  418058:	add	x0, x1, x0
  41805c:	ldr	x1, [sp, #72]
  418060:	add	x0, x1, x0
  418064:	ldr	x2, [sp, #96]
  418068:	ldr	x1, [sp, #80]
  41806c:	bl	4020d0 <memcpy@plt>
  418070:	ldr	x1, [sp, #72]
  418074:	ldr	x0, [sp, #88]
  418078:	add	x0, x1, x0
  41807c:	strb	wzr, [x0]
  418080:	ldr	x0, [sp, #64]
  418084:	bl	402510 <free@plt>
  418088:	ldr	x0, [sp, #72]
  41808c:	str	x0, [sp, #64]
  418090:	ldr	x0, [sp, #88]
  418094:	str	x0, [sp, #144]
  418098:	ldr	x2, [sp, #64]
  41809c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4180a0:	add	x1, x0, #0xbe8
  4180a4:	mov	x0, x2
  4180a8:	bl	402610 <strstr@plt>
  4180ac:	str	x0, [sp, #112]
  4180b0:	ldr	x0, [sp, #112]
  4180b4:	cmp	x0, #0x0
  4180b8:	b.ne	417fa4 <ferror@plt+0x15844>  // b.any
  4180bc:	ldr	x0, [sp, #40]
  4180c0:	ldr	x0, [x0]
  4180c4:	cmp	x0, #0x0
  4180c8:	b.eq	4180f4 <ferror@plt+0x15994>  // b.none
  4180cc:	ldr	x0, [sp, #40]
  4180d0:	ldr	x3, [x0]
  4180d4:	ldr	x1, [sp, #64]
  4180d8:	ldr	x0, [sp, #40]
  4180dc:	ldr	x0, [x0, #8]
  4180e0:	mov	x2, x0
  4180e4:	ldr	x0, [sp, #56]
  4180e8:	blr	x3
  4180ec:	str	w0, [sp, #156]
  4180f0:	b	418110 <ferror@plt+0x159b0>
  4180f4:	ldr	x0, [sp, #64]
  4180f8:	mov	x2, x0
  4180fc:	adrp	x0, 424000 <ferror@plt+0x218a0>
  418100:	add	x1, x0, #0xbf8
  418104:	ldr	x0, [sp, #56]
  418108:	bl	417df0 <ferror@plt+0x15690>
  41810c:	str	w0, [sp, #156]
  418110:	ldr	w19, [sp, #156]
  418114:	add	x0, sp, #0x40
  418118:	bl	416438 <ferror@plt+0x13cd8>
  41811c:	mov	w0, w19
  418120:	ldr	x19, [sp, #16]
  418124:	ldp	x29, x30, [sp], #160
  418128:	ret
  41812c:	stp	x29, x30, [sp, #-64]!
  418130:	mov	x29, sp
  418134:	str	x0, [sp, #24]
  418138:	str	x1, [sp, #16]
  41813c:	ldr	x0, [sp, #24]
  418140:	cmp	x0, #0x0
  418144:	b.eq	418154 <ferror@plt+0x159f4>  // b.none
  418148:	ldr	x0, [sp, #24]
  41814c:	bl	402110 <strlen@plt>
  418150:	b	418158 <ferror@plt+0x159f8>
  418154:	mov	x0, #0x0                   	// #0
  418158:	str	x0, [sp, #56]
  41815c:	ldr	x0, [sp, #16]
  418160:	cmp	x0, #0x0
  418164:	b.eq	418174 <ferror@plt+0x15a14>  // b.none
  418168:	ldr	x0, [sp, #16]
  41816c:	bl	402110 <strlen@plt>
  418170:	b	418178 <ferror@plt+0x15a18>
  418174:	mov	x0, #0x0                   	// #0
  418178:	str	x0, [sp, #48]
  41817c:	ldr	x0, [sp, #56]
  418180:	cmp	x0, #0x0
  418184:	b.ne	41819c <ferror@plt+0x15a3c>  // b.any
  418188:	ldr	x0, [sp, #48]
  41818c:	cmp	x0, #0x0
  418190:	b.ne	41819c <ferror@plt+0x15a3c>  // b.any
  418194:	mov	x0, #0x0                   	// #0
  418198:	b	418230 <ferror@plt+0x15ad0>
  41819c:	ldr	x1, [sp, #56]
  4181a0:	ldr	x0, [sp, #48]
  4181a4:	add	x0, x1, x0
  4181a8:	add	x0, x0, #0x2
  4181ac:	bl	4022b0 <malloc@plt>
  4181b0:	str	x0, [sp, #40]
  4181b4:	ldr	x0, [sp, #24]
  4181b8:	cmp	x0, #0x0
  4181bc:	b.eq	4181f0 <ferror@plt+0x15a90>  // b.none
  4181c0:	ldr	x2, [sp, #56]
  4181c4:	ldr	x1, [sp, #24]
  4181c8:	ldr	x0, [sp, #40]
  4181cc:	bl	4020d0 <memcpy@plt>
  4181d0:	ldr	x1, [sp, #40]
  4181d4:	ldr	x0, [sp, #56]
  4181d8:	add	x0, x1, x0
  4181dc:	mov	w1, #0x20                  	// #32
  4181e0:	strb	w1, [x0]
  4181e4:	ldr	x0, [sp, #56]
  4181e8:	add	x0, x0, #0x1
  4181ec:	str	x0, [sp, #56]
  4181f0:	ldr	x0, [sp, #16]
  4181f4:	cmp	x0, #0x0
  4181f8:	b.eq	418214 <ferror@plt+0x15ab4>  // b.none
  4181fc:	ldr	x1, [sp, #40]
  418200:	ldr	x0, [sp, #56]
  418204:	add	x0, x1, x0
  418208:	ldr	x2, [sp, #48]
  41820c:	ldr	x1, [sp, #16]
  418210:	bl	4020d0 <memcpy@plt>
  418214:	ldr	x1, [sp, #56]
  418218:	ldr	x0, [sp, #48]
  41821c:	add	x0, x1, x0
  418220:	ldr	x1, [sp, #40]
  418224:	add	x0, x1, x0
  418228:	strb	wzr, [x0]
  41822c:	ldr	x0, [sp, #40]
  418230:	ldp	x29, x30, [sp], #64
  418234:	ret
  418238:	stp	x29, x30, [sp, #-96]!
  41823c:	mov	x29, sp
  418240:	str	x19, [sp, #16]
  418244:	str	x0, [sp, #40]
  418248:	str	x1, [sp, #32]
  41824c:	str	xzr, [sp, #56]
  418250:	str	xzr, [sp, #48]
  418254:	add	x1, sp, #0x30
  418258:	add	x0, sp, #0x38
  41825c:	mov	x2, x1
  418260:	mov	x1, x0
  418264:	ldr	x0, [sp, #40]
  418268:	bl	419000 <ferror@plt+0x168a0>
  41826c:	str	w0, [sp, #84]
  418270:	ldr	w0, [sp, #84]
  418274:	cmp	w0, #0x0
  418278:	b.ge	4182d4 <ferror@plt+0x15b74>  // b.tcont
  41827c:	ldr	x0, [sp, #40]
  418280:	ldr	x0, [x0]
  418284:	bl	41067c <ferror@plt+0xdf1c>
  418288:	cmp	w0, #0x2
  41828c:	b.le	418440 <ferror@plt+0x15ce0>
  418290:	ldr	x0, [sp, #40]
  418294:	ldr	x19, [x0]
  418298:	ldr	w0, [sp, #84]
  41829c:	neg	w0, w0
  4182a0:	bl	4023a0 <strerror@plt>
  4182a4:	mov	x6, x0
  4182a8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4182ac:	add	x5, x0, #0xc00
  4182b0:	adrp	x0, 425000 <ferror@plt+0x228a0>
  4182b4:	add	x4, x0, #0x148
  4182b8:	mov	w3, #0x43a                 	// #1082
  4182bc:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4182c0:	add	x2, x0, #0x7f8
  4182c4:	mov	w1, #0x3                   	// #3
  4182c8:	mov	x0, x19
  4182cc:	bl	40ffe0 <ferror@plt+0xd880>
  4182d0:	b	418440 <ferror@plt+0x15ce0>
  4182d4:	ldr	x0, [sp, #56]
  4182d8:	str	x0, [sp, #88]
  4182dc:	b	418338 <ferror@plt+0x15bd8>
  4182e0:	ldr	x0, [sp, #88]
  4182e4:	ldr	x0, [x0, #16]
  4182e8:	str	x0, [sp, #64]
  4182ec:	ldr	x3, [sp, #32]
  4182f0:	mov	w2, #0x0                   	// #0
  4182f4:	mov	w1, #0x0                   	// #0
  4182f8:	ldr	x0, [sp, #64]
  4182fc:	bl	418474 <ferror@plt+0x15d14>
  418300:	str	w0, [sp, #84]
  418304:	ldr	w0, [sp, #84]
  418308:	cmp	w0, #0x0
  41830c:	b.lt	418448 <ferror@plt+0x15ce8>  // b.tstop
  418310:	ldr	x0, [sp, #88]
  418314:	ldr	x0, [x0]
  418318:	ldr	x1, [sp, #56]
  41831c:	cmp	x0, x1
  418320:	b.eq	418330 <ferror@plt+0x15bd0>  // b.none
  418324:	ldr	x0, [sp, #88]
  418328:	ldr	x0, [x0]
  41832c:	b	418334 <ferror@plt+0x15bd4>
  418330:	mov	x0, #0x0                   	// #0
  418334:	str	x0, [sp, #88]
  418338:	ldr	x0, [sp, #88]
  41833c:	cmp	x0, #0x0
  418340:	b.ne	4182e0 <ferror@plt+0x15b80>  // b.any
  418344:	ldr	x0, [sp, #32]
  418348:	ldr	x19, [x0]
  41834c:	ldr	x0, [sp, #40]
  418350:	bl	4170b8 <ferror@plt+0x14958>
  418354:	mov	x1, x0
  418358:	mov	x0, x19
  41835c:	bl	411a48 <ferror@plt+0xf2e8>
  418360:	str	x0, [sp, #88]
  418364:	ldr	x0, [sp, #88]
  418368:	cmp	x0, #0x0
  41836c:	b.ne	418384 <ferror@plt+0x15c24>  // b.any
  418370:	ldr	x0, [sp, #40]
  418374:	bl	416fd0 <ferror@plt+0x14870>
  418378:	mov	w0, #0xfffffff4            	// #-12
  41837c:	str	w0, [sp, #84]
  418380:	b	418454 <ferror@plt+0x15cf4>
  418384:	ldr	x0, [sp, #32]
  418388:	ldr	x1, [sp, #88]
  41838c:	str	x1, [x0]
  418390:	ldr	x0, [sp, #56]
  418394:	cmp	x0, #0x0
  418398:	b.ne	4183a8 <ferror@plt+0x15c48>  // b.any
  41839c:	ldr	x0, [sp, #48]
  4183a0:	cmp	x0, #0x0
  4183a4:	b.eq	4183b0 <ferror@plt+0x15c50>  // b.none
  4183a8:	mov	w0, #0x1                   	// #1
  4183ac:	b	4183b4 <ferror@plt+0x15c54>
  4183b0:	mov	w0, #0x0                   	// #0
  4183b4:	and	w0, w0, #0x1
  4183b8:	and	w2, w0, #0xff
  4183bc:	ldr	x1, [sp, #40]
  4183c0:	ldrb	w0, [x1, #96]
  4183c4:	bfi	w0, w2, #1, #1
  4183c8:	strb	w0, [x1, #96]
  4183cc:	ldr	x0, [sp, #48]
  4183d0:	str	x0, [sp, #88]
  4183d4:	b	418430 <ferror@plt+0x15cd0>
  4183d8:	ldr	x0, [sp, #88]
  4183dc:	ldr	x0, [x0, #16]
  4183e0:	str	x0, [sp, #72]
  4183e4:	ldr	x3, [sp, #32]
  4183e8:	mov	w2, #0x0                   	// #0
  4183ec:	mov	w1, #0x0                   	// #0
  4183f0:	ldr	x0, [sp, #72]
  4183f4:	bl	418474 <ferror@plt+0x15d14>
  4183f8:	str	w0, [sp, #84]
  4183fc:	ldr	w0, [sp, #84]
  418400:	cmp	w0, #0x0
  418404:	b.lt	418450 <ferror@plt+0x15cf0>  // b.tstop
  418408:	ldr	x0, [sp, #88]
  41840c:	ldr	x0, [x0]
  418410:	ldr	x1, [sp, #48]
  418414:	cmp	x0, x1
  418418:	b.eq	418428 <ferror@plt+0x15cc8>  // b.none
  41841c:	ldr	x0, [sp, #88]
  418420:	ldr	x0, [x0]
  418424:	b	41842c <ferror@plt+0x15ccc>
  418428:	mov	x0, #0x0                   	// #0
  41842c:	str	x0, [sp, #88]
  418430:	ldr	x0, [sp, #88]
  418434:	cmp	x0, #0x0
  418438:	b.ne	4183d8 <ferror@plt+0x15c78>  // b.any
  41843c:	b	418454 <ferror@plt+0x15cf4>
  418440:	nop
  418444:	b	418454 <ferror@plt+0x15cf4>
  418448:	nop
  41844c:	b	418454 <ferror@plt+0x15cf4>
  418450:	nop
  418454:	ldr	x0, [sp, #56]
  418458:	bl	417440 <ferror@plt+0x14ce0>
  41845c:	ldr	x0, [sp, #48]
  418460:	bl	417440 <ferror@plt+0x14ce0>
  418464:	ldr	w0, [sp, #84]
  418468:	ldr	x19, [sp, #16]
  41846c:	ldp	x29, x30, [sp], #96
  418470:	ret
  418474:	stp	x29, x30, [sp, #-128]!
  418478:	mov	x29, sp
  41847c:	str	x19, [sp, #16]
  418480:	str	x0, [sp, #56]
  418484:	strb	w1, [sp, #55]
  418488:	strb	w2, [sp, #54]
  41848c:	str	x3, [sp, #40]
  418490:	str	wzr, [sp, #116]
  418494:	ldr	x0, [sp, #56]
  418498:	ldrb	w0, [x0, #96]
  41849c:	and	w0, w0, #0x1
  4184a0:	and	w0, w0, #0xff
  4184a4:	cmp	w0, #0x0
  4184a8:	b.eq	4184d0 <ferror@plt+0x15d70>  // b.none
  4184ac:	ldr	x0, [sp, #56]
  4184b0:	ldr	x0, [x0]
  4184b4:	str	x0, [sp, #80]
  4184b8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4184bc:	add	x0, x0, #0xc20
  4184c0:	str	x0, [sp, #72]
  4184c4:	nop
  4184c8:	mov	w0, #0x0                   	// #0
  4184cc:	b	41865c <ferror@plt+0x15efc>
  4184d0:	ldr	x0, [sp, #56]
  4184d4:	ldrb	w1, [x0, #96]
  4184d8:	orr	w1, w1, #0x1
  4184dc:	strb	w1, [x0, #96]
  4184e0:	ldr	x0, [sp, #56]
  4184e4:	bl	41752c <ferror@plt+0x14dcc>
  4184e8:	str	x0, [sp, #104]
  4184ec:	ldrb	w0, [sp, #55]
  4184f0:	cmp	w0, #0x0
  4184f4:	b.eq	418564 <ferror@plt+0x15e04>  // b.none
  4184f8:	ldr	x0, [sp, #56]
  4184fc:	ldrb	w1, [x0, #96]
  418500:	orr	w1, w1, #0x4
  418504:	strb	w1, [x0, #96]
  418508:	ldr	x0, [sp, #104]
  41850c:	str	x0, [sp, #120]
  418510:	b	418558 <ferror@plt+0x15df8>
  418514:	ldr	x0, [sp, #120]
  418518:	ldr	x0, [x0, #16]
  41851c:	str	x0, [sp, #96]
  418520:	ldr	x0, [sp, #96]
  418524:	ldrb	w1, [x0, #96]
  418528:	orr	w1, w1, #0x4
  41852c:	strb	w1, [x0, #96]
  418530:	ldr	x0, [sp, #120]
  418534:	ldr	x1, [x0]
  418538:	ldr	x0, [sp, #104]
  41853c:	cmp	x1, x0
  418540:	b.eq	418550 <ferror@plt+0x15df0>  // b.none
  418544:	ldr	x0, [sp, #120]
  418548:	ldr	x0, [x0]
  41854c:	b	418554 <ferror@plt+0x15df4>
  418550:	mov	x0, #0x0                   	// #0
  418554:	str	x0, [sp, #120]
  418558:	ldr	x0, [sp, #120]
  41855c:	cmp	x0, #0x0
  418560:	b.ne	418514 <ferror@plt+0x15db4>  // b.any
  418564:	ldr	x0, [sp, #104]
  418568:	str	x0, [sp, #120]
  41856c:	b	4185c0 <ferror@plt+0x15e60>
  418570:	ldr	x0, [sp, #120]
  418574:	ldr	x0, [x0, #16]
  418578:	str	x0, [sp, #88]
  41857c:	ldr	x1, [sp, #40]
  418580:	ldr	x0, [sp, #88]
  418584:	bl	418238 <ferror@plt+0x15ad8>
  418588:	str	w0, [sp, #116]
  41858c:	ldr	w0, [sp, #116]
  418590:	cmp	w0, #0x0
  418594:	b.lt	41864c <ferror@plt+0x15eec>  // b.tstop
  418598:	ldr	x0, [sp, #120]
  41859c:	ldr	x1, [x0]
  4185a0:	ldr	x0, [sp, #104]
  4185a4:	cmp	x1, x0
  4185a8:	b.eq	4185b8 <ferror@plt+0x15e58>  // b.none
  4185ac:	ldr	x0, [sp, #120]
  4185b0:	ldr	x0, [x0]
  4185b4:	b	4185bc <ferror@plt+0x15e5c>
  4185b8:	mov	x0, #0x0                   	// #0
  4185bc:	str	x0, [sp, #120]
  4185c0:	ldr	x0, [sp, #120]
  4185c4:	cmp	x0, #0x0
  4185c8:	b.ne	418570 <ferror@plt+0x15e10>  // b.any
  4185cc:	ldrb	w0, [sp, #54]
  4185d0:	cmp	w0, #0x0
  4185d4:	b.eq	418638 <ferror@plt+0x15ed8>  // b.none
  4185d8:	ldr	x0, [sp, #40]
  4185dc:	ldr	x19, [x0]
  4185e0:	ldr	x0, [sp, #56]
  4185e4:	bl	4170b8 <ferror@plt+0x14958>
  4185e8:	mov	x1, x0
  4185ec:	mov	x0, x19
  4185f0:	bl	411a48 <ferror@plt+0xf2e8>
  4185f4:	str	x0, [sp, #120]
  4185f8:	ldr	x0, [sp, #120]
  4185fc:	cmp	x0, #0x0
  418600:	b.ne	418618 <ferror@plt+0x15eb8>  // b.any
  418604:	ldr	x0, [sp, #56]
  418608:	bl	416fd0 <ferror@plt+0x14870>
  41860c:	mov	w0, #0xfffffff4            	// #-12
  418610:	str	w0, [sp, #116]
  418614:	b	418650 <ferror@plt+0x15ef0>
  418618:	ldr	x0, [sp, #40]
  41861c:	ldr	x1, [sp, #120]
  418620:	str	x1, [x0]
  418624:	ldr	x0, [sp, #56]
  418628:	ldrb	w1, [x0, #96]
  41862c:	orr	w1, w1, #0x2
  418630:	strb	w1, [x0, #96]
  418634:	b	418650 <ferror@plt+0x15ef0>
  418638:	ldr	x1, [sp, #40]
  41863c:	ldr	x0, [sp, #56]
  418640:	bl	418238 <ferror@plt+0x15ad8>
  418644:	str	w0, [sp, #116]
  418648:	b	418650 <ferror@plt+0x15ef0>
  41864c:	nop
  418650:	ldr	x0, [sp, #104]
  418654:	bl	417440 <ferror@plt+0x14ce0>
  418658:	ldr	w0, [sp, #116]
  41865c:	ldr	x19, [sp, #16]
  418660:	ldp	x29, x30, [sp], #128
  418664:	ret
  418668:	stp	x29, x30, [sp, #-64]!
  41866c:	mov	x29, sp
  418670:	str	x0, [sp, #40]
  418674:	strb	w1, [sp, #39]
  418678:	str	x2, [sp, #24]
  41867c:	ldr	x0, [sp, #40]
  418680:	cmp	x0, #0x0
  418684:	b.ne	4186a8 <ferror@plt+0x15f48>  // b.any
  418688:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41868c:	add	x3, x0, #0x168
  418690:	mov	w2, #0x499                 	// #1177
  418694:	adrp	x0, 424000 <ferror@plt+0x218a0>
  418698:	add	x1, x0, #0x7f8
  41869c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4186a0:	add	x0, x0, #0xc48
  4186a4:	bl	4026a0 <__assert_fail@plt>
  4186a8:	ldr	x0, [sp, #24]
  4186ac:	cmp	x0, #0x0
  4186b0:	b.eq	4186c4 <ferror@plt+0x15f64>  // b.none
  4186b4:	ldr	x0, [sp, #24]
  4186b8:	ldr	x0, [x0]
  4186bc:	cmp	x0, #0x0
  4186c0:	b.eq	4186e4 <ferror@plt+0x15f84>  // b.none
  4186c4:	adrp	x0, 425000 <ferror@plt+0x228a0>
  4186c8:	add	x3, x0, #0x168
  4186cc:	mov	w2, #0x49a                 	// #1178
  4186d0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4186d4:	add	x1, x0, #0x7f8
  4186d8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4186dc:	add	x0, x0, #0xc58
  4186e0:	bl	4026a0 <__assert_fail@plt>
  4186e4:	ldr	x0, [sp, #40]
  4186e8:	ldr	x0, [x0]
  4186ec:	mov	w1, #0x0                   	// #0
  4186f0:	bl	4113c4 <ferror@plt+0xec64>
  4186f4:	ldr	x0, [sp, #40]
  4186f8:	ldr	x0, [x0]
  4186fc:	mov	w1, #0x0                   	// #0
  418700:	bl	411424 <ferror@plt+0xecc4>
  418704:	ldr	x3, [sp, #24]
  418708:	ldrb	w2, [sp, #39]
  41870c:	mov	w1, #0x1                   	// #1
  418710:	ldr	x0, [sp, #40]
  418714:	bl	418474 <ferror@plt+0x15d14>
  418718:	str	w0, [sp, #60]
  41871c:	ldr	w0, [sp, #60]
  418720:	cmp	w0, #0x0
  418724:	b.ge	41873c <ferror@plt+0x15fdc>  // b.tcont
  418728:	ldr	x0, [sp, #24]
  41872c:	ldr	x0, [x0]
  418730:	bl	417440 <ferror@plt+0x14ce0>
  418734:	ldr	x0, [sp, #24]
  418738:	str	xzr, [x0]
  41873c:	ldr	w0, [sp, #60]
  418740:	ldp	x29, x30, [sp], #64
  418744:	ret
  418748:	stp	x29, x30, [sp, #-160]!
  41874c:	mov	x29, sp
  418750:	str	x0, [sp, #56]
  418754:	str	w1, [sp, #52]
  418758:	str	x2, [sp, #40]
  41875c:	str	x3, [sp, #32]
  418760:	str	x4, [sp, #24]
  418764:	str	x5, [sp, #16]
  418768:	str	xzr, [sp, #88]
  41876c:	ldr	x0, [sp, #56]
  418770:	cmp	x0, #0x0
  418774:	b.ne	418780 <ferror@plt+0x16020>  // b.any
  418778:	mov	w0, #0xfffffffe            	// #-2
  41877c:	b	418b44 <ferror@plt+0x163e4>
  418780:	ldr	w0, [sp, #52]
  418784:	and	w0, w0, #0x8
  418788:	cmp	w0, #0x0
  41878c:	b.ne	4187c4 <ferror@plt+0x16064>  // b.any
  418790:	ldr	x0, [sp, #56]
  418794:	bl	416514 <ferror@plt+0x13db4>
  418798:	and	w0, w0, #0xff
  41879c:	cmp	w0, #0x0
  4187a0:	b.eq	4187c4 <ferror@plt+0x16064>  // b.none
  4187a4:	ldr	w0, [sp, #52]
  4187a8:	and	w0, w0, #0x20
  4187ac:	cmp	w0, #0x0
  4187b0:	b.eq	4187bc <ferror@plt+0x1605c>  // b.none
  4187b4:	mov	w0, #0xffffffef            	// #-17
  4187b8:	b	418b44 <ferror@plt+0x163e4>
  4187bc:	mov	w0, #0x0                   	// #0
  4187c0:	b	418b44 <ferror@plt+0x163e4>
  4187c4:	ldr	x0, [sp, #56]
  4187c8:	ldr	x0, [x0, #64]
  4187cc:	cmp	x0, #0x0
  4187d0:	b.eq	4187ec <ferror@plt+0x1608c>  // b.none
  4187d4:	ldr	w0, [sp, #52]
  4187d8:	and	w0, w0, #0x40000
  4187dc:	str	w0, [sp, #148]
  4187e0:	ldr	w0, [sp, #148]
  4187e4:	cmp	w0, #0x0
  4187e8:	b.ne	41881c <ferror@plt+0x160bc>  // b.any
  4187ec:	ldr	w0, [sp, #52]
  4187f0:	and	w0, w0, #0x10000
  4187f4:	str	w0, [sp, #148]
  4187f8:	ldr	w0, [sp, #148]
  4187fc:	cmp	w0, #0x0
  418800:	b.ne	41881c <ferror@plt+0x160bc>  // b.any
  418804:	ldr	w0, [sp, #52]
  418808:	and	w0, w0, #0x20000
  41880c:	str	w0, [sp, #148]
  418810:	ldr	w0, [sp, #148]
  418814:	cmp	w0, #0x0
  418818:	b.eq	418838 <ferror@plt+0x160d8>  // b.none
  41881c:	ldr	x0, [sp, #56]
  418820:	bl	417bec <ferror@plt+0x1548c>
  418824:	and	w0, w0, #0xff
  418828:	cmp	w0, #0x0
  41882c:	b.eq	418838 <ferror@plt+0x160d8>  // b.none
  418830:	ldr	w0, [sp, #148]
  418834:	b	418b44 <ferror@plt+0x163e4>
  418838:	ldr	w0, [sp, #52]
  41883c:	and	w0, w0, #0x4
  418840:	cmp	w0, #0x0
  418844:	cset	w0, ne  // ne = any
  418848:	and	w1, w0, #0xff
  41884c:	add	x0, sp, #0x58
  418850:	mov	x2, x0
  418854:	ldr	x0, [sp, #56]
  418858:	bl	418668 <ferror@plt+0x15f08>
  41885c:	str	w0, [sp, #148]
  418860:	ldr	w0, [sp, #148]
  418864:	cmp	w0, #0x0
  418868:	b.ge	418874 <ferror@plt+0x16114>  // b.tcont
  41886c:	ldr	w0, [sp, #148]
  418870:	b	418b44 <ferror@plt+0x163e4>
  418874:	ldr	w0, [sp, #52]
  418878:	and	w0, w0, #0x10000
  41887c:	cmp	w0, #0x0
  418880:	b.eq	4188e4 <ferror@plt+0x16184>  // b.none
  418884:	str	xzr, [sp, #64]
  418888:	ldr	x0, [sp, #56]
  41888c:	ldr	x0, [x0]
  418890:	ldr	x1, [sp, #88]
  418894:	add	x2, sp, #0x40
  418898:	mov	x3, x2
  41889c:	mov	x2, x1
  4188a0:	mov	w1, #0x1                   	// #1
  4188a4:	bl	417c98 <ferror@plt+0x15538>
  4188a8:	str	w0, [sp, #148]
  4188ac:	ldr	w0, [sp, #148]
  4188b0:	cmp	w0, #0x0
  4188b4:	b.ge	4188c0 <ferror@plt+0x16160>  // b.tcont
  4188b8:	ldr	w0, [sp, #148]
  4188bc:	b	418b44 <ferror@plt+0x163e4>
  4188c0:	ldr	x0, [sp, #88]
  4188c4:	bl	417440 <ferror@plt+0x14ce0>
  4188c8:	ldr	x0, [sp, #64]
  4188cc:	cmp	x0, #0x0
  4188d0:	b.ne	4188dc <ferror@plt+0x1617c>  // b.any
  4188d4:	mov	w0, #0x10000               	// #65536
  4188d8:	b	418b44 <ferror@plt+0x163e4>
  4188dc:	ldr	x0, [sp, #64]
  4188e0:	str	x0, [sp, #88]
  4188e4:	ldr	x0, [sp, #32]
  4188e8:	str	x0, [sp, #72]
  4188ec:	ldr	x0, [sp, #24]
  4188f0:	str	x0, [sp, #80]
  4188f4:	ldr	x0, [sp, #88]
  4188f8:	str	x0, [sp, #152]
  4188fc:	b	418b1c <ferror@plt+0x163bc>
  418900:	ldr	x0, [sp, #152]
  418904:	ldr	x0, [x0, #16]
  418908:	str	x0, [sp, #136]
  41890c:	ldr	x0, [sp, #136]
  418910:	bl	418b4c <ferror@plt+0x163ec>
  418914:	str	x0, [sp, #128]
  418918:	ldr	x0, [sp, #136]
  41891c:	bl	418dd4 <ferror@plt+0x16674>
  418920:	str	x0, [sp, #120]
  418924:	ldr	w0, [sp, #52]
  418928:	and	w0, w0, #0x8
  41892c:	cmp	w0, #0x0
  418930:	b.ne	418970 <ferror@plt+0x16210>  // b.any
  418934:	ldr	x0, [sp, #136]
  418938:	bl	416514 <ferror@plt+0x13db4>
  41893c:	and	w0, w0, #0xff
  418940:	cmp	w0, #0x0
  418944:	b.eq	418970 <ferror@plt+0x16210>  // b.none
  418948:	ldr	x0, [sp, #56]
  41894c:	ldr	x0, [x0]
  418950:	str	x0, [sp, #104]
  418954:	adrp	x0, 424000 <ferror@plt+0x218a0>
  418958:	add	x0, x0, #0xc78
  41895c:	str	x0, [sp, #96]
  418960:	nop
  418964:	mov	w0, #0xffffffef            	// #-17
  418968:	str	w0, [sp, #148]
  41896c:	b	418a88 <ferror@plt+0x16328>
  418970:	ldr	x1, [sp, #136]
  418974:	ldr	x0, [sp, #56]
  418978:	cmp	x1, x0
  41897c:	b.ne	418988 <ferror@plt+0x16228>  // b.any
  418980:	ldr	x0, [sp, #40]
  418984:	b	41898c <ferror@plt+0x1622c>
  418988:	mov	x0, #0x0                   	// #0
  41898c:	mov	x1, x0
  418990:	ldr	x0, [sp, #128]
  418994:	bl	41812c <ferror@plt+0x159cc>
  418998:	str	x0, [sp, #112]
  41899c:	ldr	x0, [sp, #120]
  4189a0:	cmp	x0, #0x0
  4189a4:	b.eq	418a28 <ferror@plt+0x162c8>  // b.none
  4189a8:	ldr	x0, [sp, #136]
  4189ac:	ldrb	w0, [x0, #96]
  4189b0:	ubfx	x0, x0, #1, #1
  4189b4:	and	w0, w0, #0xff
  4189b8:	eor	w0, w0, #0x1
  4189bc:	and	w0, w0, #0xff
  4189c0:	cmp	w0, #0x0
  4189c4:	b.eq	418a28 <ferror@plt+0x162c8>  // b.none
  4189c8:	ldr	x0, [sp, #16]
  4189cc:	cmp	x0, #0x0
  4189d0:	b.eq	4189fc <ferror@plt+0x1629c>  // b.none
  4189d4:	ldr	x0, [sp, #112]
  4189d8:	cmp	x0, #0x0
  4189dc:	b.ne	4189e8 <ferror@plt+0x16288>  // b.any
  4189e0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4189e4:	add	x0, x0, #0xaf8
  4189e8:	ldr	x3, [sp, #16]
  4189ec:	mov	x2, x0
  4189f0:	mov	w1, #0x1                   	// #1
  4189f4:	ldr	x0, [sp, #136]
  4189f8:	blr	x3
  4189fc:	ldr	w0, [sp, #52]
  418a00:	and	w0, w0, #0x10
  418a04:	cmp	w0, #0x0
  418a08:	b.ne	418a80 <ferror@plt+0x16320>  // b.any
  418a0c:	add	x0, sp, #0x48
  418a10:	mov	x2, x0
  418a14:	ldr	x1, [sp, #112]
  418a18:	ldr	x0, [sp, #136]
  418a1c:	bl	417ef0 <ferror@plt+0x15790>
  418a20:	str	w0, [sp, #148]
  418a24:	b	418a80 <ferror@plt+0x16320>
  418a28:	ldr	x0, [sp, #16]
  418a2c:	cmp	x0, #0x0
  418a30:	b.eq	418a5c <ferror@plt+0x162fc>  // b.none
  418a34:	ldr	x0, [sp, #112]
  418a38:	cmp	x0, #0x0
  418a3c:	b.ne	418a48 <ferror@plt+0x162e8>  // b.any
  418a40:	adrp	x0, 424000 <ferror@plt+0x218a0>
  418a44:	add	x0, x0, #0xaf8
  418a48:	ldr	x3, [sp, #16]
  418a4c:	mov	x2, x0
  418a50:	mov	w1, #0x0                   	// #0
  418a54:	ldr	x0, [sp, #136]
  418a58:	blr	x3
  418a5c:	ldr	w0, [sp, #52]
  418a60:	and	w0, w0, #0x10
  418a64:	cmp	w0, #0x0
  418a68:	b.ne	418a80 <ferror@plt+0x16320>  // b.any
  418a6c:	ldr	x2, [sp, #112]
  418a70:	ldr	w1, [sp, #52]
  418a74:	ldr	x0, [sp, #136]
  418a78:	bl	41783c <ferror@plt+0x150dc>
  418a7c:	str	w0, [sp, #148]
  418a80:	ldr	x0, [sp, #112]
  418a84:	bl	402510 <free@plt>
  418a88:	ldr	w0, [sp, #148]
  418a8c:	cmn	w0, #0x11
  418a90:	b.ne	418ab4 <ferror@plt+0x16354>  // b.any
  418a94:	ldr	x1, [sp, #136]
  418a98:	ldr	x0, [sp, #56]
  418a9c:	cmp	x1, x0
  418aa0:	b.ne	418ab4 <ferror@plt+0x16354>  // b.any
  418aa4:	ldr	w0, [sp, #52]
  418aa8:	and	w0, w0, #0x20
  418aac:	cmp	w0, #0x0
  418ab0:	b.ne	418b2c <ferror@plt+0x163cc>  // b.any
  418ab4:	ldr	w0, [sp, #148]
  418ab8:	cmn	w0, #0x11
  418abc:	b.eq	418ae0 <ferror@plt+0x16380>  // b.none
  418ac0:	ldr	x0, [sp, #136]
  418ac4:	ldrb	w0, [x0, #96]
  418ac8:	ubfx	x0, x0, #2, #1
  418acc:	and	w0, w0, #0xff
  418ad0:	eor	w0, w0, #0x1
  418ad4:	and	w0, w0, #0xff
  418ad8:	cmp	w0, #0x0
  418adc:	b.eq	418ae8 <ferror@plt+0x16388>  // b.none
  418ae0:	str	wzr, [sp, #148]
  418ae4:	b	418af4 <ferror@plt+0x16394>
  418ae8:	ldr	w0, [sp, #148]
  418aec:	cmp	w0, #0x0
  418af0:	b.lt	418b34 <ferror@plt+0x163d4>  // b.tstop
  418af4:	ldr	x0, [sp, #152]
  418af8:	ldr	x0, [x0]
  418afc:	ldr	x1, [sp, #88]
  418b00:	cmp	x0, x1
  418b04:	b.eq	418b14 <ferror@plt+0x163b4>  // b.none
  418b08:	ldr	x0, [sp, #152]
  418b0c:	ldr	x0, [x0]
  418b10:	b	418b18 <ferror@plt+0x163b8>
  418b14:	mov	x0, #0x0                   	// #0
  418b18:	str	x0, [sp, #152]
  418b1c:	ldr	x0, [sp, #152]
  418b20:	cmp	x0, #0x0
  418b24:	b.ne	418900 <ferror@plt+0x161a0>  // b.any
  418b28:	b	418b38 <ferror@plt+0x163d8>
  418b2c:	nop
  418b30:	b	418b38 <ferror@plt+0x163d8>
  418b34:	nop
  418b38:	ldr	x0, [sp, #88]
  418b3c:	bl	417440 <ferror@plt+0x14ce0>
  418b40:	ldr	w0, [sp, #148]
  418b44:	ldp	x29, x30, [sp], #160
  418b48:	ret
  418b4c:	stp	x29, x30, [sp, #-144]!
  418b50:	mov	x29, sp
  418b54:	str	x0, [sp, #24]
  418b58:	ldr	x0, [sp, #24]
  418b5c:	cmp	x0, #0x0
  418b60:	b.ne	418b6c <ferror@plt+0x1640c>  // b.any
  418b64:	mov	x0, #0x0                   	// #0
  418b68:	b	418dcc <ferror@plt+0x1666c>
  418b6c:	ldr	x0, [sp, #24]
  418b70:	ldrb	w0, [x0, #88]
  418b74:	ubfx	x0, x0, #1, #1
  418b78:	and	w0, w0, #0xff
  418b7c:	eor	w0, w0, #0x1
  418b80:	and	w0, w0, #0xff
  418b84:	cmp	w0, #0x0
  418b88:	b.eq	418d8c <ferror@plt+0x1662c>  // b.none
  418b8c:	ldr	x0, [sp, #24]
  418b90:	str	x0, [sp, #112]
  418b94:	str	xzr, [sp, #128]
  418b98:	str	xzr, [sp, #120]
  418b9c:	ldr	x0, [sp, #24]
  418ba0:	ldr	x0, [x0]
  418ba4:	bl	41184c <ferror@plt+0xf0ec>
  418ba8:	str	x0, [sp, #104]
  418bac:	ldr	x0, [sp, #104]
  418bb0:	ldr	x0, [x0, #24]
  418bb4:	str	x0, [sp, #136]
  418bb8:	b	418d64 <ferror@plt+0x16604>
  418bbc:	ldr	x0, [sp, #136]
  418bc0:	bl	411ebc <ferror@plt+0xf75c>
  418bc4:	str	x0, [sp, #96]
  418bc8:	ldr	x0, [sp, #24]
  418bcc:	ldr	x0, [x0]
  418bd0:	str	x0, [sp, #64]
  418bd4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  418bd8:	add	x0, x0, #0xca0
  418bdc:	str	x0, [sp, #56]
  418be0:	nop
  418be4:	ldr	x0, [sp, #24]
  418be8:	ldr	x0, [x0, #16]
  418bec:	mov	x1, x0
  418bf0:	ldr	x0, [sp, #96]
  418bf4:	bl	4024a0 <strcmp@plt>
  418bf8:	cmp	w0, #0x0
  418bfc:	b.eq	418c2c <ferror@plt+0x164cc>  // b.none
  418c00:	ldr	x0, [sp, #24]
  418c04:	ldr	x0, [x0, #64]
  418c08:	cmp	x0, #0x0
  418c0c:	b.eq	418d2c <ferror@plt+0x165cc>  // b.none
  418c10:	ldr	x0, [sp, #24]
  418c14:	ldr	x0, [x0, #64]
  418c18:	mov	x1, x0
  418c1c:	ldr	x0, [sp, #96]
  418c20:	bl	4024a0 <strcmp@plt>
  418c24:	cmp	w0, #0x0
  418c28:	b.ne	418d2c <ferror@plt+0x165cc>  // b.any
  418c2c:	ldr	x0, [sp, #24]
  418c30:	ldr	x0, [x0]
  418c34:	str	x0, [sp, #48]
  418c38:	adrp	x0, 424000 <ferror@plt+0x218a0>
  418c3c:	add	x0, x0, #0xcc8
  418c40:	str	x0, [sp, #40]
  418c44:	nop
  418c48:	ldr	x0, [sp, #136]
  418c4c:	bl	411e98 <ferror@plt+0xf738>
  418c50:	str	x0, [sp, #88]
  418c54:	ldr	x0, [sp, #88]
  418c58:	bl	402110 <strlen@plt>
  418c5c:	str	x0, [sp, #80]
  418c60:	ldr	x0, [sp, #80]
  418c64:	cmp	x0, #0x0
  418c68:	b.eq	418d34 <ferror@plt+0x165d4>  // b.none
  418c6c:	ldr	x1, [sp, #120]
  418c70:	ldr	x0, [sp, #80]
  418c74:	add	x0, x1, x0
  418c78:	add	x0, x0, #0x2
  418c7c:	mov	x1, x0
  418c80:	ldr	x0, [sp, #128]
  418c84:	bl	402350 <realloc@plt>
  418c88:	str	x0, [sp, #72]
  418c8c:	ldr	x0, [sp, #72]
  418c90:	cmp	x0, #0x0
  418c94:	b.ne	418cbc <ferror@plt+0x1655c>  // b.any
  418c98:	ldr	x0, [sp, #128]
  418c9c:	bl	402510 <free@plt>
  418ca0:	nop
  418ca4:	ldr	x0, [sp, #24]
  418ca8:	ldr	x0, [x0]
  418cac:	bl	41067c <ferror@plt+0xdf1c>
  418cb0:	cmp	w0, #0x2
  418cb4:	b.le	418dc8 <ferror@plt+0x16668>
  418cb8:	b	418d98 <ferror@plt+0x16638>
  418cbc:	ldr	x0, [sp, #72]
  418cc0:	str	x0, [sp, #128]
  418cc4:	ldr	x0, [sp, #120]
  418cc8:	cmp	x0, #0x0
  418ccc:	b.eq	418cf0 <ferror@plt+0x16590>  // b.none
  418cd0:	ldr	x1, [sp, #128]
  418cd4:	ldr	x0, [sp, #120]
  418cd8:	add	x0, x1, x0
  418cdc:	mov	w1, #0x20                  	// #32
  418ce0:	strb	w1, [x0]
  418ce4:	ldr	x0, [sp, #120]
  418ce8:	add	x0, x0, #0x1
  418cec:	str	x0, [sp, #120]
  418cf0:	ldr	x1, [sp, #128]
  418cf4:	ldr	x0, [sp, #120]
  418cf8:	add	x0, x1, x0
  418cfc:	ldr	x2, [sp, #80]
  418d00:	ldr	x1, [sp, #88]
  418d04:	bl	4020d0 <memcpy@plt>
  418d08:	ldr	x1, [sp, #120]
  418d0c:	ldr	x0, [sp, #80]
  418d10:	add	x0, x1, x0
  418d14:	str	x0, [sp, #120]
  418d18:	ldr	x1, [sp, #128]
  418d1c:	ldr	x0, [sp, #120]
  418d20:	add	x0, x1, x0
  418d24:	strb	wzr, [x0]
  418d28:	b	418d38 <ferror@plt+0x165d8>
  418d2c:	nop
  418d30:	b	418d38 <ferror@plt+0x165d8>
  418d34:	nop
  418d38:	ldr	x0, [sp, #136]
  418d3c:	ldr	x0, [x0]
  418d40:	ldr	x1, [sp, #104]
  418d44:	ldr	x1, [x1, #24]
  418d48:	cmp	x0, x1
  418d4c:	b.eq	418d5c <ferror@plt+0x165fc>  // b.none
  418d50:	ldr	x0, [sp, #136]
  418d54:	ldr	x0, [x0]
  418d58:	b	418d60 <ferror@plt+0x16600>
  418d5c:	mov	x0, #0x0                   	// #0
  418d60:	str	x0, [sp, #136]
  418d64:	ldr	x0, [sp, #136]
  418d68:	cmp	x0, #0x0
  418d6c:	b.ne	418bbc <ferror@plt+0x1645c>  // b.any
  418d70:	ldr	x0, [sp, #112]
  418d74:	ldrb	w1, [x0, #88]
  418d78:	orr	w1, w1, #0x2
  418d7c:	strb	w1, [x0, #88]
  418d80:	ldr	x0, [sp, #112]
  418d84:	ldr	x1, [sp, #128]
  418d88:	str	x1, [x0, #40]
  418d8c:	ldr	x0, [sp, #24]
  418d90:	ldr	x0, [x0, #40]
  418d94:	b	418dcc <ferror@plt+0x1666c>
  418d98:	ldr	x0, [sp, #24]
  418d9c:	ldr	x6, [x0]
  418da0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  418da4:	add	x5, x0, #0xab0
  418da8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  418dac:	add	x4, x0, #0x188
  418db0:	mov	w3, #0x595                 	// #1429
  418db4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  418db8:	add	x2, x0, #0x7f8
  418dbc:	mov	w1, #0x3                   	// #3
  418dc0:	mov	x0, x6
  418dc4:	bl	40ffe0 <ferror@plt+0xd880>
  418dc8:	mov	x0, #0x0                   	// #0
  418dcc:	ldp	x29, x30, [sp], #144
  418dd0:	ret
  418dd4:	stp	x29, x30, [sp, #-64]!
  418dd8:	mov	x29, sp
  418ddc:	str	x0, [sp, #24]
  418de0:	ldr	x0, [sp, #24]
  418de4:	cmp	x0, #0x0
  418de8:	b.ne	418df4 <ferror@plt+0x16694>  // b.any
  418dec:	mov	x0, #0x0                   	// #0
  418df0:	b	418ed4 <ferror@plt+0x16774>
  418df4:	ldr	x0, [sp, #24]
  418df8:	ldrb	w0, [x0, #88]
  418dfc:	ubfx	x0, x0, #2, #1
  418e00:	and	w0, w0, #0xff
  418e04:	eor	w0, w0, #0x1
  418e08:	and	w0, w0, #0xff
  418e0c:	cmp	w0, #0x0
  418e10:	b.eq	418ecc <ferror@plt+0x1676c>  // b.none
  418e14:	ldr	x0, [sp, #24]
  418e18:	str	x0, [sp, #48]
  418e1c:	ldr	x0, [sp, #24]
  418e20:	ldr	x0, [x0]
  418e24:	bl	41184c <ferror@plt+0xf0ec>
  418e28:	str	x0, [sp, #40]
  418e2c:	ldr	x0, [sp, #40]
  418e30:	ldr	x0, [x0, #40]
  418e34:	str	x0, [sp, #56]
  418e38:	b	418eb0 <ferror@plt+0x16750>
  418e3c:	ldr	x0, [sp, #56]
  418e40:	bl	411f04 <ferror@plt+0xf7a4>
  418e44:	str	x0, [sp, #32]
  418e48:	ldr	x0, [sp, #24]
  418e4c:	ldr	x0, [x0, #16]
  418e50:	mov	w2, #0x0                   	// #0
  418e54:	mov	x1, x0
  418e58:	ldr	x0, [sp, #32]
  418e5c:	bl	402580 <fnmatch@plt>
  418e60:	cmp	w0, #0x0
  418e64:	b.eq	418e84 <ferror@plt+0x16724>  // b.none
  418e68:	ldr	x0, [sp, #56]
  418e6c:	ldr	x0, [x0]
  418e70:	ldr	x1, [sp, #40]
  418e74:	ldr	x1, [x1, #40]
  418e78:	cmp	x0, x1
  418e7c:	b.ne	418e9c <ferror@plt+0x1673c>  // b.any
  418e80:	b	418ea8 <ferror@plt+0x16748>
  418e84:	ldr	x0, [sp, #56]
  418e88:	bl	411ee0 <ferror@plt+0xf780>
  418e8c:	mov	x1, x0
  418e90:	ldr	x0, [sp, #48]
  418e94:	str	x1, [x0, #48]
  418e98:	b	418ebc <ferror@plt+0x1675c>
  418e9c:	ldr	x0, [sp, #56]
  418ea0:	ldr	x0, [x0]
  418ea4:	b	418eac <ferror@plt+0x1674c>
  418ea8:	mov	x0, #0x0                   	// #0
  418eac:	str	x0, [sp, #56]
  418eb0:	ldr	x0, [sp, #56]
  418eb4:	cmp	x0, #0x0
  418eb8:	b.ne	418e3c <ferror@plt+0x166dc>  // b.any
  418ebc:	ldr	x0, [sp, #48]
  418ec0:	ldrb	w1, [x0, #88]
  418ec4:	orr	w1, w1, #0x4
  418ec8:	strb	w1, [x0, #88]
  418ecc:	ldr	x0, [sp, #24]
  418ed0:	ldr	x0, [x0, #48]
  418ed4:	ldp	x29, x30, [sp], #64
  418ed8:	ret
  418edc:	sub	sp, sp, #0x10
  418ee0:	str	x0, [sp, #8]
  418ee4:	str	x1, [sp]
  418ee8:	ldr	x0, [sp, #8]
  418eec:	ldrb	w1, [x0, #88]
  418ef0:	orr	w1, w1, #0x4
  418ef4:	strb	w1, [x0, #88]
  418ef8:	ldr	x0, [sp, #8]
  418efc:	ldr	x1, [sp]
  418f00:	str	x1, [x0, #48]
  418f04:	nop
  418f08:	add	sp, sp, #0x10
  418f0c:	ret
  418f10:	stp	x29, x30, [sp, #-96]!
  418f14:	mov	x29, sp
  418f18:	str	x0, [sp, #40]
  418f1c:	str	x1, [sp, #32]
  418f20:	str	w2, [sp, #28]
  418f24:	str	xzr, [sp, #88]
  418f28:	str	wzr, [sp, #84]
  418f2c:	b	418fe4 <ferror@plt+0x16884>
  418f30:	ldr	w0, [sp, #84]
  418f34:	lsl	x0, x0, #3
  418f38:	ldr	x1, [sp, #32]
  418f3c:	add	x0, x1, x0
  418f40:	ldr	x0, [x0]
  418f44:	str	x0, [sp, #72]
  418f48:	str	xzr, [sp, #56]
  418f4c:	add	x0, sp, #0x38
  418f50:	mov	x2, x0
  418f54:	ldr	x1, [sp, #72]
  418f58:	ldr	x0, [sp, #40]
  418f5c:	bl	4170f4 <ferror@plt+0x14994>
  418f60:	str	w0, [sp, #68]
  418f64:	ldr	w0, [sp, #68]
  418f68:	cmp	w0, #0x0
  418f6c:	b.ge	418fb0 <ferror@plt+0x16850>  // b.tcont
  418f70:	ldr	x0, [sp, #40]
  418f74:	bl	41067c <ferror@plt+0xdf1c>
  418f78:	cmp	w0, #0x2
  418f7c:	b.le	418fd4 <ferror@plt+0x16874>
  418f80:	ldr	x6, [sp, #72]
  418f84:	adrp	x0, 424000 <ferror@plt+0x218a0>
  418f88:	add	x5, x0, #0xcf8
  418f8c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  418f90:	add	x4, x0, #0x1a0
  418f94:	mov	w3, #0x5db                 	// #1499
  418f98:	adrp	x0, 424000 <ferror@plt+0x218a0>
  418f9c:	add	x2, x0, #0x7f8
  418fa0:	mov	w1, #0x3                   	// #3
  418fa4:	ldr	x0, [sp, #40]
  418fa8:	bl	40ffe0 <ferror@plt+0xd880>
  418fac:	b	418fd8 <ferror@plt+0x16878>
  418fb0:	ldr	x0, [sp, #56]
  418fb4:	cmp	x0, #0x0
  418fb8:	b.eq	418fd8 <ferror@plt+0x16878>  // b.none
  418fbc:	ldr	x0, [sp, #56]
  418fc0:	mov	x1, x0
  418fc4:	ldr	x0, [sp, #88]
  418fc8:	bl	411b34 <ferror@plt+0xf3d4>
  418fcc:	str	x0, [sp, #88]
  418fd0:	b	418fd8 <ferror@plt+0x16878>
  418fd4:	nop
  418fd8:	ldr	w0, [sp, #84]
  418fdc:	add	w0, w0, #0x1
  418fe0:	str	w0, [sp, #84]
  418fe4:	ldr	w1, [sp, #84]
  418fe8:	ldr	w0, [sp, #28]
  418fec:	cmp	w1, w0
  418ff0:	b.cc	418f30 <ferror@plt+0x167d0>  // b.lo, b.ul, b.last
  418ff4:	ldr	x0, [sp, #88]
  418ff8:	ldp	x29, x30, [sp], #96
  418ffc:	ret
  419000:	stp	x29, x30, [sp, #-96]!
  419004:	mov	x29, sp
  419008:	str	x0, [sp, #40]
  41900c:	str	x1, [sp, #32]
  419010:	str	x2, [sp, #24]
  419014:	ldr	x0, [sp, #40]
  419018:	cmp	x0, #0x0
  41901c:	b.eq	419038 <ferror@plt+0x168d8>  // b.none
  419020:	ldr	x0, [sp, #32]
  419024:	cmp	x0, #0x0
  419028:	b.eq	419038 <ferror@plt+0x168d8>  // b.none
  41902c:	ldr	x0, [sp, #24]
  419030:	cmp	x0, #0x0
  419034:	b.ne	419040 <ferror@plt+0x168e0>  // b.any
  419038:	mov	w0, #0xfffffffe            	// #-2
  41903c:	b	4191a0 <ferror@plt+0x16a40>
  419040:	ldr	x0, [sp, #32]
  419044:	ldr	x0, [x0]
  419048:	cmp	x0, #0x0
  41904c:	b.eq	419070 <ferror@plt+0x16910>  // b.none
  419050:	adrp	x0, 425000 <ferror@plt+0x228a0>
  419054:	add	x3, x0, #0x1b0
  419058:	mov	w2, #0x5fe                 	// #1534
  41905c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419060:	add	x1, x0, #0x7f8
  419064:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419068:	add	x0, x0, #0xd38
  41906c:	bl	4026a0 <__assert_fail@plt>
  419070:	ldr	x0, [sp, #24]
  419074:	ldr	x0, [x0]
  419078:	cmp	x0, #0x0
  41907c:	b.eq	4190a0 <ferror@plt+0x16940>  // b.none
  419080:	adrp	x0, 425000 <ferror@plt+0x228a0>
  419084:	add	x3, x0, #0x1b0
  419088:	mov	w2, #0x5ff                 	// #1535
  41908c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419090:	add	x1, x0, #0x7f8
  419094:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419098:	add	x0, x0, #0xd48
  41909c:	bl	4026a0 <__assert_fail@plt>
  4190a0:	ldr	x0, [sp, #40]
  4190a4:	ldr	x0, [x0]
  4190a8:	bl	41184c <ferror@plt+0xf0ec>
  4190ac:	str	x0, [sp, #80]
  4190b0:	ldr	x0, [sp, #80]
  4190b4:	ldr	x0, [x0, #48]
  4190b8:	str	x0, [sp, #88]
  4190bc:	b	419190 <ferror@plt+0x16a30>
  4190c0:	ldr	x0, [sp, #88]
  4190c4:	bl	411f28 <ferror@plt+0xf7c8>
  4190c8:	str	x0, [sp, #72]
  4190cc:	ldr	x0, [sp, #40]
  4190d0:	ldr	x0, [x0, #16]
  4190d4:	mov	w2, #0x0                   	// #0
  4190d8:	mov	x1, x0
  4190dc:	ldr	x0, [sp, #72]
  4190e0:	bl	402580 <fnmatch@plt>
  4190e4:	cmp	w0, #0x0
  4190e8:	b.eq	419108 <ferror@plt+0x169a8>  // b.none
  4190ec:	ldr	x0, [sp, #88]
  4190f0:	ldr	x0, [x0]
  4190f4:	ldr	x1, [sp, #80]
  4190f8:	ldr	x1, [x1, #48]
  4190fc:	cmp	x0, x1
  419100:	b.ne	41917c <ferror@plt+0x16a1c>  // b.any
  419104:	b	419188 <ferror@plt+0x16a28>
  419108:	add	x0, sp, #0x3c
  41910c:	mov	x1, x0
  419110:	ldr	x0, [sp, #88]
  419114:	bl	411f4c <ferror@plt+0xf7ec>
  419118:	str	x0, [sp, #64]
  41911c:	ldr	x0, [sp, #40]
  419120:	ldr	x0, [x0]
  419124:	ldr	w1, [sp, #60]
  419128:	mov	w2, w1
  41912c:	ldr	x1, [sp, #64]
  419130:	bl	418f10 <ferror@plt+0x167b0>
  419134:	mov	x1, x0
  419138:	ldr	x0, [sp, #32]
  41913c:	str	x1, [x0]
  419140:	add	x0, sp, #0x3c
  419144:	mov	x1, x0
  419148:	ldr	x0, [sp, #88]
  41914c:	bl	411f84 <ferror@plt+0xf824>
  419150:	str	x0, [sp, #64]
  419154:	ldr	x0, [sp, #40]
  419158:	ldr	x0, [x0]
  41915c:	ldr	w1, [sp, #60]
  419160:	mov	w2, w1
  419164:	ldr	x1, [sp, #64]
  419168:	bl	418f10 <ferror@plt+0x167b0>
  41916c:	mov	x1, x0
  419170:	ldr	x0, [sp, #24]
  419174:	str	x1, [x0]
  419178:	b	41919c <ferror@plt+0x16a3c>
  41917c:	ldr	x0, [sp, #88]
  419180:	ldr	x0, [x0]
  419184:	b	41918c <ferror@plt+0x16a2c>
  419188:	mov	x0, #0x0                   	// #0
  41918c:	str	x0, [sp, #88]
  419190:	ldr	x0, [sp, #88]
  419194:	cmp	x0, #0x0
  419198:	b.ne	4190c0 <ferror@plt+0x16960>  // b.any
  41919c:	mov	w0, #0x0                   	// #0
  4191a0:	ldp	x29, x30, [sp], #96
  4191a4:	ret
  4191a8:	stp	x29, x30, [sp, #-64]!
  4191ac:	mov	x29, sp
  4191b0:	str	x0, [sp, #24]
  4191b4:	ldr	x0, [sp, #24]
  4191b8:	cmp	x0, #0x0
  4191bc:	b.ne	4191c8 <ferror@plt+0x16a68>  // b.any
  4191c0:	mov	x0, #0x0                   	// #0
  4191c4:	b	4192a8 <ferror@plt+0x16b48>
  4191c8:	ldr	x0, [sp, #24]
  4191cc:	ldrb	w0, [x0, #88]
  4191d0:	ubfx	x0, x0, #3, #1
  4191d4:	and	w0, w0, #0xff
  4191d8:	eor	w0, w0, #0x1
  4191dc:	and	w0, w0, #0xff
  4191e0:	cmp	w0, #0x0
  4191e4:	b.eq	4192a0 <ferror@plt+0x16b40>  // b.none
  4191e8:	ldr	x0, [sp, #24]
  4191ec:	str	x0, [sp, #48]
  4191f0:	ldr	x0, [sp, #24]
  4191f4:	ldr	x0, [x0]
  4191f8:	bl	41184c <ferror@plt+0xf0ec>
  4191fc:	str	x0, [sp, #40]
  419200:	ldr	x0, [sp, #40]
  419204:	ldr	x0, [x0, #32]
  419208:	str	x0, [sp, #56]
  41920c:	b	419284 <ferror@plt+0x16b24>
  419210:	ldr	x0, [sp, #56]
  419214:	bl	411f04 <ferror@plt+0xf7a4>
  419218:	str	x0, [sp, #32]
  41921c:	ldr	x0, [sp, #24]
  419220:	ldr	x0, [x0, #16]
  419224:	mov	w2, #0x0                   	// #0
  419228:	mov	x1, x0
  41922c:	ldr	x0, [sp, #32]
  419230:	bl	402580 <fnmatch@plt>
  419234:	cmp	w0, #0x0
  419238:	b.eq	419258 <ferror@plt+0x16af8>  // b.none
  41923c:	ldr	x0, [sp, #56]
  419240:	ldr	x0, [x0]
  419244:	ldr	x1, [sp, #40]
  419248:	ldr	x1, [x1, #32]
  41924c:	cmp	x0, x1
  419250:	b.ne	419270 <ferror@plt+0x16b10>  // b.any
  419254:	b	41927c <ferror@plt+0x16b1c>
  419258:	ldr	x0, [sp, #56]
  41925c:	bl	411ee0 <ferror@plt+0xf780>
  419260:	mov	x1, x0
  419264:	ldr	x0, [sp, #48]
  419268:	str	x1, [x0, #56]
  41926c:	b	419290 <ferror@plt+0x16b30>
  419270:	ldr	x0, [sp, #56]
  419274:	ldr	x0, [x0]
  419278:	b	419280 <ferror@plt+0x16b20>
  41927c:	mov	x0, #0x0                   	// #0
  419280:	str	x0, [sp, #56]
  419284:	ldr	x0, [sp, #56]
  419288:	cmp	x0, #0x0
  41928c:	b.ne	419210 <ferror@plt+0x16ab0>  // b.any
  419290:	ldr	x0, [sp, #48]
  419294:	ldrb	w1, [x0, #88]
  419298:	orr	w1, w1, #0x8
  41929c:	strb	w1, [x0, #88]
  4192a0:	ldr	x0, [sp, #24]
  4192a4:	ldr	x0, [x0, #56]
  4192a8:	ldp	x29, x30, [sp], #64
  4192ac:	ret
  4192b0:	sub	sp, sp, #0x10
  4192b4:	str	x0, [sp, #8]
  4192b8:	str	x1, [sp]
  4192bc:	ldr	x0, [sp, #8]
  4192c0:	ldrb	w1, [x0, #88]
  4192c4:	orr	w1, w1, #0x8
  4192c8:	strb	w1, [x0, #88]
  4192cc:	ldr	x0, [sp, #8]
  4192d0:	ldr	x1, [sp]
  4192d4:	str	x1, [x0, #56]
  4192d8:	nop
  4192dc:	add	sp, sp, #0x10
  4192e0:	ret
  4192e4:	mov	x12, #0x1070                	// #4208
  4192e8:	sub	sp, sp, x12
  4192ec:	stp	x29, x30, [sp]
  4192f0:	mov	x29, sp
  4192f4:	str	x0, [sp, #24]
  4192f8:	str	x1, [sp, #16]
  4192fc:	str	xzr, [sp, #4200]
  419300:	ldr	x0, [sp, #24]
  419304:	cmp	x0, #0x0
  419308:	b.eq	419318 <ferror@plt+0x16bb8>  // b.none
  41930c:	ldr	x0, [sp, #16]
  419310:	cmp	x0, #0x0
  419314:	b.ne	419320 <ferror@plt+0x16bc0>  // b.any
  419318:	mov	w0, #0xfffffffe            	// #-2
  41931c:	b	419528 <ferror@plt+0x16dc8>
  419320:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419324:	add	x1, x0, #0xd58
  419328:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41932c:	add	x0, x0, #0xd60
  419330:	bl	4022a0 <fopen@plt>
  419334:	str	x0, [sp, #4184]
  419338:	ldr	x0, [sp, #4184]
  41933c:	cmp	x0, #0x0
  419340:	b.ne	4194f8 <ferror@plt+0x16d98>  // b.any
  419344:	bl	4026b0 <__errno_location@plt>
  419348:	ldr	w0, [x0]
  41934c:	neg	w0, w0
  419350:	str	w0, [sp, #4156]
  419354:	ldr	x0, [sp, #24]
  419358:	bl	41067c <ferror@plt+0xdf1c>
  41935c:	cmp	w0, #0x2
  419360:	b.le	41939c <ferror@plt+0x16c3c>
  419364:	bl	4026b0 <__errno_location@plt>
  419368:	ldr	w0, [x0]
  41936c:	bl	4023a0 <strerror@plt>
  419370:	mov	x6, x0
  419374:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419378:	add	x5, x0, #0xd70
  41937c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  419380:	add	x4, x0, #0x1d0
  419384:	mov	w3, #0x679                 	// #1657
  419388:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41938c:	add	x2, x0, #0x7f8
  419390:	mov	w1, #0x3                   	// #3
  419394:	ldr	x0, [sp, #24]
  419398:	bl	40ffe0 <ferror@plt+0xd880>
  41939c:	ldr	w0, [sp, #4156]
  4193a0:	b	419528 <ferror@plt+0x16dc8>
  4193a4:	add	x0, sp, #0x38
  4193a8:	bl	402110 <strlen@plt>
  4193ac:	str	x0, [sp, #4192]
  4193b0:	add	x0, sp, #0x28
  4193b4:	add	x3, sp, #0x38
  4193b8:	mov	x2, x0
  4193bc:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4193c0:	add	x1, x0, #0x830
  4193c4:	mov	x0, x3
  4193c8:	bl	402290 <strtok_r@plt>
  4193cc:	str	x0, [sp, #4176]
  4193d0:	add	x0, sp, #0x30
  4193d4:	mov	x2, x0
  4193d8:	ldr	x1, [sp, #4176]
  4193dc:	ldr	x0, [sp, #24]
  4193e0:	bl	416bb0 <ferror@plt+0x14450>
  4193e4:	str	w0, [sp, #4172]
  4193e8:	ldr	w0, [sp, #4172]
  4193ec:	cmp	w0, #0x0
  4193f0:	b.ge	419444 <ferror@plt+0x16ce4>  // b.tcont
  4193f4:	ldr	x0, [sp, #24]
  4193f8:	bl	41067c <ferror@plt+0xdf1c>
  4193fc:	cmp	w0, #0x2
  419400:	b.le	4194b4 <ferror@plt+0x16d54>
  419404:	ldr	w0, [sp, #4172]
  419408:	neg	w0, w0
  41940c:	bl	4023a0 <strerror@plt>
  419410:	mov	x7, x0
  419414:	ldr	x6, [sp, #4176]
  419418:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41941c:	add	x5, x0, #0xd98
  419420:	adrp	x0, 425000 <ferror@plt+0x228a0>
  419424:	add	x4, x0, #0x1d0
  419428:	mov	w3, #0x686                 	// #1670
  41942c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419430:	add	x2, x0, #0x7f8
  419434:	mov	w1, #0x3                   	// #3
  419438:	ldr	x0, [sp, #24]
  41943c:	bl	40ffe0 <ferror@plt+0xd880>
  419440:	b	4194b4 <ferror@plt+0x16d54>
  419444:	ldr	x0, [sp, #48]
  419448:	mov	x1, x0
  41944c:	ldr	x0, [sp, #4200]
  419450:	bl	411a48 <ferror@plt+0xf2e8>
  419454:	str	x0, [sp, #4160]
  419458:	ldr	x0, [sp, #4160]
  41945c:	cmp	x0, #0x0
  419460:	b.eq	419470 <ferror@plt+0x16d10>  // b.none
  419464:	ldr	x0, [sp, #4160]
  419468:	str	x0, [sp, #4200]
  41946c:	b	4194c8 <ferror@plt+0x16d68>
  419470:	ldr	x0, [sp, #24]
  419474:	bl	41067c <ferror@plt+0xdf1c>
  419478:	cmp	w0, #0x2
  41947c:	b.le	4194a8 <ferror@plt+0x16d48>
  419480:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419484:	add	x5, x0, #0xab0
  419488:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41948c:	add	x4, x0, #0x1d0
  419490:	mov	w3, #0x68f                 	// #1679
  419494:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419498:	add	x2, x0, #0x7f8
  41949c:	mov	w1, #0x3                   	// #3
  4194a0:	ldr	x0, [sp, #24]
  4194a4:	bl	40ffe0 <ferror@plt+0xd880>
  4194a8:	ldr	x0, [sp, #48]
  4194ac:	bl	416fd0 <ferror@plt+0x14870>
  4194b0:	b	4194c8 <ferror@plt+0x16d68>
  4194b4:	nop
  4194b8:	b	4194c8 <ferror@plt+0x16d68>
  4194bc:	add	x0, sp, #0x38
  4194c0:	bl	402110 <strlen@plt>
  4194c4:	str	x0, [sp, #4192]
  4194c8:	ldr	x0, [sp, #4192]
  4194cc:	sub	x0, x0, #0x1
  4194d0:	add	x1, sp, #0x38
  4194d4:	ldrb	w0, [x1, x0]
  4194d8:	cmp	w0, #0xa
  4194dc:	b.eq	4194f8 <ferror@plt+0x16d98>  // b.none
  4194e0:	add	x0, sp, #0x38
  4194e4:	ldr	x2, [sp, #4184]
  4194e8:	mov	w1, #0x1000                	// #4096
  4194ec:	bl	402730 <fgets@plt>
  4194f0:	cmp	x0, #0x0
  4194f4:	b.ne	4194bc <ferror@plt+0x16d5c>  // b.any
  4194f8:	add	x0, sp, #0x38
  4194fc:	ldr	x2, [sp, #4184]
  419500:	mov	w1, #0x1000                	// #4096
  419504:	bl	402730 <fgets@plt>
  419508:	cmp	x0, #0x0
  41950c:	b.ne	4193a4 <ferror@plt+0x16c44>  // b.any
  419510:	ldr	x0, [sp, #4184]
  419514:	bl	402270 <fclose@plt>
  419518:	ldr	x0, [sp, #16]
  41951c:	ldr	x1, [sp, #4200]
  419520:	str	x1, [x0]
  419524:	mov	w0, #0x0                   	// #0
  419528:	ldp	x29, x30, [sp]
  41952c:	mov	x12, #0x1070                	// #4208
  419530:	add	sp, sp, x12
  419534:	ret
  419538:	mov	x12, #0x1100                	// #4352
  41953c:	sub	sp, sp, x12
  419540:	stp	x29, x30, [sp]
  419544:	mov	x29, sp
  419548:	str	x19, [sp, #16]
  41954c:	str	x0, [sp, #40]
  419550:	ldr	x0, [sp, #40]
  419554:	cmp	x0, #0x0
  419558:	b.ne	419564 <ferror@plt+0x16e04>  // b.any
  41955c:	mov	w0, #0xfffffffe            	// #-2
  419560:	b	4197cc <ferror@plt+0x1706c>
  419564:	ldr	x0, [sp, #40]
  419568:	bl	41695c <ferror@plt+0x141fc>
  41956c:	and	w0, w0, #0xff
  419570:	cmp	w0, #0x0
  419574:	b.eq	419580 <ferror@plt+0x16e20>  // b.none
  419578:	mov	w0, #0x0                   	// #0
  41957c:	b	4197cc <ferror@plt+0x1706c>
  419580:	ldr	x0, [sp, #40]
  419584:	ldr	x0, [x0, #16]
  419588:	add	x4, sp, #0xd0
  41958c:	mov	x3, x0
  419590:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419594:	add	x2, x0, #0xde8
  419598:	mov	x1, #0x1000                	// #4096
  41959c:	mov	x0, x4
  4195a0:	bl	402260 <snprintf@plt>
  4195a4:	str	w0, [sp, #4348]
  4195a8:	add	x0, sp, #0xd0
  4195ac:	mov	w1, #0x80000               	// #524288
  4195b0:	bl	4022c0 <open@plt>
  4195b4:	str	w0, [sp, #4344]
  4195b8:	ldr	w0, [sp, #4344]
  4195bc:	cmp	w0, #0x0
  4195c0:	b.ge	419674 <ferror@plt+0x16f14>  // b.tcont
  4195c4:	bl	4026b0 <__errno_location@plt>
  4195c8:	ldr	w0, [x0]
  4195cc:	neg	w0, w0
  4195d0:	str	w0, [sp, #4340]
  4195d4:	ldr	x0, [sp, #40]
  4195d8:	ldr	x19, [x0]
  4195dc:	ldr	w0, [sp, #4340]
  4195e0:	neg	w0, w0
  4195e4:	bl	4023a0 <strerror@plt>
  4195e8:	str	x19, [sp, #4328]
  4195ec:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4195f0:	add	x0, x0, #0xe08
  4195f4:	str	x0, [sp, #4320]
  4195f8:	nop
  4195fc:	ldr	w0, [sp, #4348]
  419600:	cmp	w0, #0xa
  419604:	b.le	419644 <ferror@plt+0x16ee4>
  419608:	ldrsw	x0, [sp, #4348]
  41960c:	sub	x0, x0, #0xa
  419610:	add	x1, sp, #0xd0
  419614:	strb	wzr, [x1, x0]
  419618:	add	x1, sp, #0x30
  41961c:	add	x0, sp, #0xd0
  419620:	bl	41f4c0 <ferror@plt+0x1cd60>
  419624:	cmp	w0, #0x0
  419628:	b.ne	419644 <ferror@plt+0x16ee4>  // b.any
  41962c:	ldr	w0, [sp, #64]
  419630:	and	w0, w0, #0xf000
  419634:	cmp	w0, #0x4, lsl #12
  419638:	b.ne	419644 <ferror@plt+0x16ee4>  // b.any
  41963c:	mov	w0, #0x2                   	// #2
  419640:	b	4197cc <ferror@plt+0x1706c>
  419644:	ldr	x0, [sp, #40]
  419648:	ldr	x19, [x0]
  41964c:	ldr	w0, [sp, #4340]
  419650:	neg	w0, w0
  419654:	bl	4023a0 <strerror@plt>
  419658:	str	x19, [sp, #4312]
  41965c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419660:	add	x0, x0, #0xe08
  419664:	str	x0, [sp, #4304]
  419668:	nop
  41966c:	ldr	w0, [sp, #4340]
  419670:	b	4197cc <ferror@plt+0x1706c>
  419674:	add	x0, sp, #0xb0
  419678:	mov	x2, #0x20                  	// #32
  41967c:	mov	x1, x0
  419680:	ldr	w0, [sp, #4344]
  419684:	bl	40f72c <ferror@plt+0xcfcc>
  419688:	str	w0, [sp, #4340]
  41968c:	ldr	w0, [sp, #4344]
  419690:	bl	4023b0 <close@plt>
  419694:	ldr	w0, [sp, #4340]
  419698:	cmp	w0, #0x0
  41969c:	b.ge	419708 <ferror@plt+0x16fa8>  // b.tcont
  4196a0:	ldr	x0, [sp, #40]
  4196a4:	ldr	x0, [x0]
  4196a8:	bl	41067c <ferror@plt+0xdf1c>
  4196ac:	cmp	w0, #0x2
  4196b0:	b.le	419700 <ferror@plt+0x16fa0>
  4196b4:	ldr	x0, [sp, #40]
  4196b8:	ldr	x19, [x0]
  4196bc:	ldr	w0, [sp, #4340]
  4196c0:	neg	w0, w0
  4196c4:	bl	4023a0 <strerror@plt>
  4196c8:	mov	x1, x0
  4196cc:	add	x0, sp, #0xd0
  4196d0:	mov	x7, x1
  4196d4:	mov	x6, x0
  4196d8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4196dc:	add	x5, x0, #0xe28
  4196e0:	adrp	x0, 425000 <ferror@plt+0x228a0>
  4196e4:	add	x4, x0, #0x1f0
  4196e8:	mov	w3, #0x6e7                 	// #1767
  4196ec:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4196f0:	add	x2, x0, #0x7f8
  4196f4:	mov	w1, #0x3                   	// #3
  4196f8:	mov	x0, x19
  4196fc:	bl	40ffe0 <ferror@plt+0xd880>
  419700:	ldr	w0, [sp, #4340]
  419704:	b	4197cc <ferror@plt+0x1706c>
  419708:	add	x2, sp, #0xb0
  41970c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419710:	add	x1, x0, #0xe48
  419714:	mov	x0, x2
  419718:	bl	4024a0 <strcmp@plt>
  41971c:	cmp	w0, #0x0
  419720:	b.ne	41972c <ferror@plt+0x16fcc>  // b.any
  419724:	mov	w0, #0x1                   	// #1
  419728:	b	4197cc <ferror@plt+0x1706c>
  41972c:	add	x2, sp, #0xb0
  419730:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419734:	add	x1, x0, #0xe50
  419738:	mov	x0, x2
  41973c:	bl	4024a0 <strcmp@plt>
  419740:	cmp	w0, #0x0
  419744:	b.ne	419750 <ferror@plt+0x16ff0>  // b.any
  419748:	mov	w0, #0x2                   	// #2
  41974c:	b	4197cc <ferror@plt+0x1706c>
  419750:	add	x2, sp, #0xb0
  419754:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419758:	add	x1, x0, #0xe58
  41975c:	mov	x0, x2
  419760:	bl	4024a0 <strcmp@plt>
  419764:	cmp	w0, #0x0
  419768:	b.ne	419774 <ferror@plt+0x17014>  // b.any
  41976c:	mov	w0, #0x3                   	// #3
  419770:	b	4197cc <ferror@plt+0x1706c>
  419774:	ldr	x0, [sp, #40]
  419778:	ldr	x0, [x0]
  41977c:	bl	41067c <ferror@plt+0xdf1c>
  419780:	cmp	w0, #0x2
  419784:	b.le	4197c8 <ferror@plt+0x17068>
  419788:	ldr	x0, [sp, #40]
  41978c:	ldr	x8, [x0]
  419790:	add	x1, sp, #0xb0
  419794:	add	x0, sp, #0xd0
  419798:	mov	x7, x1
  41979c:	mov	x6, x0
  4197a0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4197a4:	add	x5, x0, #0xe60
  4197a8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  4197ac:	add	x4, x0, #0x1f0
  4197b0:	mov	w3, #0x6f3                 	// #1779
  4197b4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4197b8:	add	x2, x0, #0x7f8
  4197bc:	mov	w1, #0x3                   	// #3
  4197c0:	mov	x0, x8
  4197c4:	bl	40ffe0 <ferror@plt+0xd880>
  4197c8:	mov	w0, #0xffffffea            	// #-22
  4197cc:	ldr	x19, [sp, #16]
  4197d0:	ldp	x29, x30, [sp]
  4197d4:	mov	x12, #0x1100                	// #4352
  4197d8:	add	sp, sp, x12
  4197dc:	ret
  4197e0:	mov	x12, #0x1080                	// #4224
  4197e4:	sub	sp, sp, x12
  4197e8:	stp	x29, x30, [sp]
  4197ec:	mov	x29, sp
  4197f0:	str	x19, [sp, #16]
  4197f4:	str	x0, [sp, #40]
  4197f8:	str	wzr, [sp, #4220]
  4197fc:	mov	x0, #0xfffffffffffffffe    	// #-2
  419800:	str	x0, [sp, #64]
  419804:	ldr	x0, [sp, #40]
  419808:	cmp	x0, #0x0
  41980c:	b.ne	419818 <ferror@plt+0x170b8>  // b.any
  419810:	mov	x0, #0xfffffffffffffffe    	// #-2
  419814:	b	419b80 <ferror@plt+0x17420>
  419818:	ldr	x0, [sp, #40]
  41981c:	ldr	x0, [x0, #16]
  419820:	add	x4, sp, #0x48
  419824:	mov	x3, x0
  419828:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41982c:	add	x2, x0, #0xe78
  419830:	mov	x1, #0x1000                	// #4096
  419834:	mov	x0, x4
  419838:	bl	402260 <snprintf@plt>
  41983c:	add	x0, sp, #0x48
  419840:	mov	w1, #0x80000               	// #524288
  419844:	bl	4022c0 <open@plt>
  419848:	str	w0, [sp, #4204]
  41984c:	ldr	w0, [sp, #4204]
  419850:	cmp	w0, #0x0
  419854:	b.ge	41986c <ferror@plt+0x1710c>  // b.tcont
  419858:	bl	4026b0 <__errno_location@plt>
  41985c:	ldr	w0, [x0]
  419860:	neg	w0, w0
  419864:	sxtw	x0, w0
  419868:	b	419b80 <ferror@plt+0x17420>
  41986c:	mov	w2, #0x80000               	// #524288
  419870:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419874:	add	x1, x0, #0xe88
  419878:	ldr	w0, [sp, #4204]
  41987c:	bl	402680 <openat@plt>
  419880:	str	w0, [sp, #4200]
  419884:	ldr	w0, [sp, #4200]
  419888:	cmp	w0, #0x0
  41988c:	b.lt	419904 <ferror@plt+0x171a4>  // b.tstop
  419890:	add	x0, sp, #0x40
  419894:	mov	w2, #0xa                   	// #10
  419898:	mov	x1, x0
  41989c:	ldr	w0, [sp, #4200]
  4198a0:	bl	40f8e8 <ferror@plt+0xd188>
  4198a4:	cmp	w0, #0x0
  4198a8:	b.ge	4198f8 <ferror@plt+0x17198>  // b.tcont
  4198ac:	ldr	x0, [sp, #40]
  4198b0:	ldr	x0, [x0]
  4198b4:	bl	41067c <ferror@plt+0xdf1c>
  4198b8:	cmp	w0, #0x2
  4198bc:	b.le	4198f8 <ferror@plt+0x17198>
  4198c0:	ldr	x0, [sp, #40]
  4198c4:	ldr	x7, [x0]
  4198c8:	add	x0, sp, #0x48
  4198cc:	mov	x6, x0
  4198d0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4198d4:	add	x5, x0, #0xe98
  4198d8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  4198dc:	add	x4, x0, #0x210
  4198e0:	mov	w3, #0x71a                 	// #1818
  4198e4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4198e8:	add	x2, x0, #0x7f8
  4198ec:	mov	w1, #0x3                   	// #3
  4198f0:	mov	x0, x7
  4198f4:	bl	40ffe0 <ferror@plt+0xd880>
  4198f8:	ldr	w0, [sp, #4200]
  4198fc:	bl	4023b0 <close@plt>
  419900:	b	419b74 <ferror@plt+0x17414>
  419904:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419908:	add	x1, x0, #0xd58
  41990c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419910:	add	x0, x0, #0xd60
  419914:	bl	4022a0 <fopen@plt>
  419918:	str	x0, [sp, #4192]
  41991c:	ldr	x0, [sp, #4192]
  419920:	cmp	x0, #0x0
  419924:	b.ne	419b44 <ferror@plt+0x173e4>  // b.any
  419928:	bl	4026b0 <__errno_location@plt>
  41992c:	ldr	w0, [x0]
  419930:	neg	w0, w0
  419934:	str	w0, [sp, #4172]
  419938:	ldr	x0, [sp, #40]
  41993c:	ldr	x0, [x0]
  419940:	bl	41067c <ferror@plt+0xdf1c>
  419944:	cmp	w0, #0x2
  419948:	b.le	41998c <ferror@plt+0x1722c>
  41994c:	ldr	x0, [sp, #40]
  419950:	ldr	x19, [x0]
  419954:	bl	4026b0 <__errno_location@plt>
  419958:	ldr	w0, [x0]
  41995c:	bl	4023a0 <strerror@plt>
  419960:	mov	x6, x0
  419964:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419968:	add	x5, x0, #0xd70
  41996c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  419970:	add	x4, x0, #0x210
  419974:	mov	w3, #0x723                 	// #1827
  419978:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41997c:	add	x2, x0, #0x7f8
  419980:	mov	w1, #0x3                   	// #3
  419984:	mov	x0, x19
  419988:	bl	40ffe0 <ferror@plt+0xd880>
  41998c:	ldr	w0, [sp, #4204]
  419990:	bl	4023b0 <close@plt>
  419994:	ldrsw	x0, [sp, #4172]
  419998:	b	419b80 <ferror@plt+0x17420>
  41999c:	add	x0, sp, #0x48
  4199a0:	bl	402110 <strlen@plt>
  4199a4:	str	x0, [sp, #4208]
  4199a8:	add	x0, sp, #0x38
  4199ac:	add	x3, sp, #0x48
  4199b0:	mov	x2, x0
  4199b4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  4199b8:	add	x1, x0, #0x830
  4199bc:	mov	x0, x3
  4199c0:	bl	402290 <strtok_r@plt>
  4199c4:	str	x0, [sp, #4184]
  4199c8:	ldr	w0, [sp, #4220]
  4199cc:	add	w0, w0, #0x1
  4199d0:	str	w0, [sp, #4220]
  4199d4:	ldr	x0, [sp, #4184]
  4199d8:	cmp	x0, #0x0
  4199dc:	b.eq	419b00 <ferror@plt+0x173a0>  // b.none
  4199e0:	ldr	x0, [sp, #40]
  4199e4:	ldr	x0, [x0, #16]
  4199e8:	mov	x1, x0
  4199ec:	ldr	x0, [sp, #4184]
  4199f0:	bl	4024a0 <strcmp@plt>
  4199f4:	cmp	w0, #0x0
  4199f8:	b.ne	419b00 <ferror@plt+0x173a0>  // b.any
  4199fc:	add	x0, sp, #0x38
  419a00:	mov	x2, x0
  419a04:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419a08:	add	x1, x0, #0x830
  419a0c:	mov	x0, #0x0                   	// #0
  419a10:	bl	402290 <strtok_r@plt>
  419a14:	str	x0, [sp, #4184]
  419a18:	ldr	x0, [sp, #4184]
  419a1c:	cmp	x0, #0x0
  419a20:	b.ne	419a70 <ferror@plt+0x17310>  // b.any
  419a24:	ldr	x0, [sp, #40]
  419a28:	ldr	x0, [x0]
  419a2c:	bl	41067c <ferror@plt+0xdf1c>
  419a30:	cmp	w0, #0x2
  419a34:	b.le	419b60 <ferror@plt+0x17400>
  419a38:	ldr	x0, [sp, #40]
  419a3c:	ldr	x7, [x0]
  419a40:	ldr	w6, [sp, #4220]
  419a44:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419a48:	add	x5, x0, #0xec0
  419a4c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  419a50:	add	x4, x0, #0x210
  419a54:	mov	w3, #0x734                 	// #1844
  419a58:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419a5c:	add	x2, x0, #0x7f8
  419a60:	mov	w1, #0x3                   	// #3
  419a64:	mov	x0, x7
  419a68:	bl	40ffe0 <ferror@plt+0xd880>
  419a6c:	b	419b60 <ferror@plt+0x17400>
  419a70:	add	x0, sp, #0x30
  419a74:	mov	w2, #0xa                   	// #10
  419a78:	mov	x1, x0
  419a7c:	ldr	x0, [sp, #4184]
  419a80:	bl	4024e0 <strtol@plt>
  419a84:	str	x0, [sp, #4176]
  419a88:	ldr	x0, [sp, #48]
  419a8c:	ldr	x1, [sp, #4184]
  419a90:	cmp	x1, x0
  419a94:	b.eq	419aa8 <ferror@plt+0x17348>  // b.none
  419a98:	ldr	x0, [sp, #48]
  419a9c:	ldrb	w0, [x0]
  419aa0:	cmp	w0, #0x0
  419aa4:	b.eq	419af4 <ferror@plt+0x17394>  // b.none
  419aa8:	ldr	x0, [sp, #40]
  419aac:	ldr	x0, [x0]
  419ab0:	bl	41067c <ferror@plt+0xdf1c>
  419ab4:	cmp	w0, #0x2
  419ab8:	b.le	419b68 <ferror@plt+0x17408>
  419abc:	ldr	x0, [sp, #40]
  419ac0:	ldr	x7, [x0]
  419ac4:	ldr	w6, [sp, #4220]
  419ac8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419acc:	add	x5, x0, #0xec0
  419ad0:	adrp	x0, 425000 <ferror@plt+0x228a0>
  419ad4:	add	x4, x0, #0x210
  419ad8:	mov	w3, #0x73b                 	// #1851
  419adc:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419ae0:	add	x2, x0, #0x7f8
  419ae4:	mov	w1, #0x3                   	// #3
  419ae8:	mov	x0, x7
  419aec:	bl	40ffe0 <ferror@plt+0xd880>
  419af0:	b	419b68 <ferror@plt+0x17408>
  419af4:	ldr	x0, [sp, #4176]
  419af8:	str	x0, [sp, #64]
  419afc:	b	419b6c <ferror@plt+0x1740c>
  419b00:	nop
  419b04:	b	419b14 <ferror@plt+0x173b4>
  419b08:	add	x0, sp, #0x48
  419b0c:	bl	402110 <strlen@plt>
  419b10:	str	x0, [sp, #4208]
  419b14:	ldr	x0, [sp, #4208]
  419b18:	sub	x0, x0, #0x1
  419b1c:	add	x1, sp, #0x48
  419b20:	ldrb	w0, [x1, x0]
  419b24:	cmp	w0, #0xa
  419b28:	b.eq	419b44 <ferror@plt+0x173e4>  // b.none
  419b2c:	add	x0, sp, #0x48
  419b30:	ldr	x2, [sp, #4192]
  419b34:	mov	w1, #0x1000                	// #4096
  419b38:	bl	402730 <fgets@plt>
  419b3c:	cmp	x0, #0x0
  419b40:	b.ne	419b08 <ferror@plt+0x173a8>  // b.any
  419b44:	add	x0, sp, #0x48
  419b48:	ldr	x2, [sp, #4192]
  419b4c:	mov	w1, #0x1000                	// #4096
  419b50:	bl	402730 <fgets@plt>
  419b54:	cmp	x0, #0x0
  419b58:	b.ne	41999c <ferror@plt+0x1723c>  // b.any
  419b5c:	b	419b6c <ferror@plt+0x1740c>
  419b60:	nop
  419b64:	b	419b6c <ferror@plt+0x1740c>
  419b68:	nop
  419b6c:	ldr	x0, [sp, #4192]
  419b70:	bl	402270 <fclose@plt>
  419b74:	ldr	w0, [sp, #4204]
  419b78:	bl	4023b0 <close@plt>
  419b7c:	ldr	x0, [sp, #64]
  419b80:	ldr	x19, [sp, #16]
  419b84:	ldp	x29, x30, [sp]
  419b88:	mov	x12, #0x1080                	// #4224
  419b8c:	add	sp, sp, x12
  419b90:	ret
  419b94:	mov	x12, #0x1050                	// #4176
  419b98:	sub	sp, sp, x12
  419b9c:	stp	x29, x30, [sp]
  419ba0:	mov	x29, sp
  419ba4:	str	x19, [sp, #16]
  419ba8:	str	x0, [sp, #40]
  419bac:	ldr	x0, [sp, #40]
  419bb0:	cmp	x0, #0x0
  419bb4:	b.ne	419bc0 <ferror@plt+0x17460>  // b.any
  419bb8:	mov	w0, #0xfffffffe            	// #-2
  419bbc:	b	419cd8 <ferror@plt+0x17578>
  419bc0:	ldr	x0, [sp, #40]
  419bc4:	ldr	x0, [x0, #16]
  419bc8:	add	x4, sp, #0x38
  419bcc:	mov	x3, x0
  419bd0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419bd4:	add	x2, x0, #0xef0
  419bd8:	mov	x1, #0x1000                	// #4096
  419bdc:	mov	x0, x4
  419be0:	bl	402260 <snprintf@plt>
  419be4:	add	x0, sp, #0x38
  419be8:	mov	w1, #0x80000               	// #524288
  419bec:	bl	4022c0 <open@plt>
  419bf0:	str	w0, [sp, #4172]
  419bf4:	ldr	w0, [sp, #4172]
  419bf8:	cmp	w0, #0x0
  419bfc:	b.ge	419c40 <ferror@plt+0x174e0>  // b.tcont
  419c00:	bl	4026b0 <__errno_location@plt>
  419c04:	ldr	w0, [x0]
  419c08:	neg	w0, w0
  419c0c:	str	w0, [sp, #4168]
  419c10:	ldr	x0, [sp, #40]
  419c14:	ldr	x19, [x0]
  419c18:	bl	4026b0 <__errno_location@plt>
  419c1c:	ldr	w0, [x0]
  419c20:	bl	4023a0 <strerror@plt>
  419c24:	str	x19, [sp, #4160]
  419c28:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419c2c:	add	x0, x0, #0xe08
  419c30:	str	x0, [sp, #4152]
  419c34:	nop
  419c38:	ldr	w0, [sp, #4168]
  419c3c:	b	419cd8 <ferror@plt+0x17578>
  419c40:	add	x0, sp, #0x30
  419c44:	mov	w2, #0xa                   	// #10
  419c48:	mov	x1, x0
  419c4c:	ldr	w0, [sp, #4172]
  419c50:	bl	40f8e8 <ferror@plt+0xd188>
  419c54:	str	w0, [sp, #4168]
  419c58:	ldr	w0, [sp, #4172]
  419c5c:	bl	4023b0 <close@plt>
  419c60:	ldr	w0, [sp, #4168]
  419c64:	cmp	w0, #0x0
  419c68:	b.ge	419cd4 <ferror@plt+0x17574>  // b.tcont
  419c6c:	ldr	x0, [sp, #40]
  419c70:	ldr	x0, [x0]
  419c74:	bl	41067c <ferror@plt+0xdf1c>
  419c78:	cmp	w0, #0x2
  419c7c:	b.le	419ccc <ferror@plt+0x1756c>
  419c80:	ldr	x0, [sp, #40]
  419c84:	ldr	x19, [x0]
  419c88:	ldr	w0, [sp, #4168]
  419c8c:	neg	w0, w0
  419c90:	bl	4023a0 <strerror@plt>
  419c94:	mov	x1, x0
  419c98:	add	x0, sp, #0x38
  419c9c:	mov	x7, x1
  419ca0:	mov	x6, x0
  419ca4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419ca8:	add	x5, x0, #0xf08
  419cac:	adrp	x0, 425000 <ferror@plt+0x228a0>
  419cb0:	add	x4, x0, #0x228
  419cb4:	mov	w3, #0x76b                 	// #1899
  419cb8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419cbc:	add	x2, x0, #0x7f8
  419cc0:	mov	w1, #0x3                   	// #3
  419cc4:	mov	x0, x19
  419cc8:	bl	40ffe0 <ferror@plt+0xd880>
  419ccc:	ldr	w0, [sp, #4168]
  419cd0:	b	419cd8 <ferror@plt+0x17578>
  419cd4:	ldr	x0, [sp, #48]
  419cd8:	ldr	x19, [sp, #16]
  419cdc:	ldp	x29, x30, [sp]
  419ce0:	mov	x12, #0x1050                	// #4176
  419ce4:	add	sp, sp, x12
  419ce8:	ret
  419cec:	mov	x12, #0x1060                	// #4192
  419cf0:	sub	sp, sp, x12
  419cf4:	stp	x29, x30, [sp]
  419cf8:	mov	x29, sp
  419cfc:	stp	x19, x20, [sp, #16]
  419d00:	str	x0, [sp, #40]
  419d04:	str	xzr, [sp, #4184]
  419d08:	ldr	x0, [sp, #40]
  419d0c:	cmp	x0, #0x0
  419d10:	b.eq	419d24 <ferror@plt+0x175c4>  // b.none
  419d14:	ldr	x0, [sp, #40]
  419d18:	ldr	x0, [x0]
  419d1c:	cmp	x0, #0x0
  419d20:	b.ne	419d2c <ferror@plt+0x175cc>  // b.any
  419d24:	mov	x0, #0x0                   	// #0
  419d28:	b	419f78 <ferror@plt+0x17818>
  419d2c:	ldr	x0, [sp, #40]
  419d30:	ldr	x0, [x0, #16]
  419d34:	add	x4, sp, #0x38
  419d38:	mov	x3, x0
  419d3c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419d40:	add	x2, x0, #0xf30
  419d44:	mov	x1, #0x1000                	// #4096
  419d48:	mov	x0, x4
  419d4c:	bl	402260 <snprintf@plt>
  419d50:	add	x0, sp, #0x38
  419d54:	bl	4021e0 <opendir@plt>
  419d58:	str	x0, [sp, #4168]
  419d5c:	ldr	x0, [sp, #4168]
  419d60:	cmp	x0, #0x0
  419d64:	b.ne	419dd0 <ferror@plt+0x17670>  // b.any
  419d68:	ldr	x0, [sp, #40]
  419d6c:	ldr	x0, [x0]
  419d70:	bl	41067c <ferror@plt+0xdf1c>
  419d74:	cmp	w0, #0x2
  419d78:	b.le	419dc8 <ferror@plt+0x17668>
  419d7c:	ldr	x0, [sp, #40]
  419d80:	ldr	x19, [x0]
  419d84:	bl	4026b0 <__errno_location@plt>
  419d88:	ldr	w0, [x0]
  419d8c:	bl	4023a0 <strerror@plt>
  419d90:	mov	x1, x0
  419d94:	add	x0, sp, #0x38
  419d98:	mov	x7, x1
  419d9c:	mov	x6, x0
  419da0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419da4:	add	x5, x0, #0xe08
  419da8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  419dac:	add	x4, x0, #0x240
  419db0:	mov	w3, #0x78a                 	// #1930
  419db4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419db8:	add	x2, x0, #0x7f8
  419dbc:	mov	w1, #0x3                   	// #3
  419dc0:	mov	x0, x19
  419dc4:	bl	40ffe0 <ferror@plt+0xd880>
  419dc8:	mov	x0, #0x0                   	// #0
  419dcc:	b	419f78 <ferror@plt+0x17818>
  419dd0:	ldr	x0, [sp, #4168]
  419dd4:	bl	402340 <readdir@plt>
  419dd8:	str	x0, [sp, #4176]
  419ddc:	b	419f44 <ferror@plt+0x177e4>
  419de0:	ldr	x0, [sp, #4176]
  419de4:	ldrb	w0, [x0, #19]
  419de8:	cmp	w0, #0x2e
  419dec:	b.ne	419e20 <ferror@plt+0x176c0>  // b.any
  419df0:	ldr	x0, [sp, #4176]
  419df4:	ldrb	w0, [x0, #20]
  419df8:	cmp	w0, #0x0
  419dfc:	b.eq	419f34 <ferror@plt+0x177d4>  // b.none
  419e00:	ldr	x0, [sp, #4176]
  419e04:	ldrb	w0, [x0, #20]
  419e08:	cmp	w0, #0x2e
  419e0c:	b.ne	419e20 <ferror@plt+0x176c0>  // b.any
  419e10:	ldr	x0, [sp, #4176]
  419e14:	ldrb	w0, [x0, #21]
  419e18:	cmp	w0, #0x0
  419e1c:	b.eq	419f34 <ferror@plt+0x177d4>  // b.none
  419e20:	ldr	x0, [sp, #40]
  419e24:	ldr	x3, [x0]
  419e28:	ldr	x0, [sp, #4176]
  419e2c:	add	x0, x0, #0x13
  419e30:	add	x1, sp, #0x30
  419e34:	mov	x2, x1
  419e38:	mov	x1, x0
  419e3c:	mov	x0, x3
  419e40:	bl	416bb0 <ferror@plt+0x14450>
  419e44:	str	w0, [sp, #4164]
  419e48:	ldr	w0, [sp, #4164]
  419e4c:	cmp	w0, #0x0
  419e50:	b.ge	419eb8 <ferror@plt+0x17758>  // b.tcont
  419e54:	ldr	x0, [sp, #40]
  419e58:	ldr	x0, [x0]
  419e5c:	bl	41067c <ferror@plt+0xdf1c>
  419e60:	cmp	w0, #0x2
  419e64:	b.le	419f60 <ferror@plt+0x17800>
  419e68:	ldr	x0, [sp, #40]
  419e6c:	ldr	x19, [x0]
  419e70:	ldr	x0, [sp, #4176]
  419e74:	add	x20, x0, #0x13
  419e78:	ldr	w0, [sp, #4164]
  419e7c:	neg	w0, w0
  419e80:	bl	4023a0 <strerror@plt>
  419e84:	mov	x7, x0
  419e88:	mov	x6, x20
  419e8c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419e90:	add	x5, x0, #0xf48
  419e94:	adrp	x0, 425000 <ferror@plt+0x228a0>
  419e98:	add	x4, x0, #0x240
  419e9c:	mov	w3, #0x79d                 	// #1949
  419ea0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419ea4:	add	x2, x0, #0x7f8
  419ea8:	mov	w1, #0x3                   	// #3
  419eac:	mov	x0, x19
  419eb0:	bl	40ffe0 <ferror@plt+0xd880>
  419eb4:	b	419f60 <ferror@plt+0x17800>
  419eb8:	ldr	x0, [sp, #48]
  419ebc:	mov	x1, x0
  419ec0:	ldr	x0, [sp, #4184]
  419ec4:	bl	411a48 <ferror@plt+0xf2e8>
  419ec8:	str	x0, [sp, #4152]
  419ecc:	ldr	x0, [sp, #4152]
  419ed0:	cmp	x0, #0x0
  419ed4:	b.eq	419ee4 <ferror@plt+0x17784>  // b.none
  419ed8:	ldr	x0, [sp, #4152]
  419edc:	str	x0, [sp, #4184]
  419ee0:	b	419f38 <ferror@plt+0x177d8>
  419ee4:	ldr	x0, [sp, #40]
  419ee8:	ldr	x0, [x0]
  419eec:	bl	41067c <ferror@plt+0xdf1c>
  419ef0:	cmp	w0, #0x2
  419ef4:	b.le	419f28 <ferror@plt+0x177c8>
  419ef8:	ldr	x0, [sp, #40]
  419efc:	ldr	x6, [x0]
  419f00:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419f04:	add	x5, x0, #0xab0
  419f08:	adrp	x0, 425000 <ferror@plt+0x228a0>
  419f0c:	add	x4, x0, #0x240
  419f10:	mov	w3, #0x7a6                 	// #1958
  419f14:	adrp	x0, 424000 <ferror@plt+0x218a0>
  419f18:	add	x2, x0, #0x7f8
  419f1c:	mov	w1, #0x3                   	// #3
  419f20:	mov	x0, x6
  419f24:	bl	40ffe0 <ferror@plt+0xd880>
  419f28:	ldr	x0, [sp, #48]
  419f2c:	bl	416fd0 <ferror@plt+0x14870>
  419f30:	b	419f64 <ferror@plt+0x17804>
  419f34:	nop
  419f38:	ldr	x0, [sp, #4168]
  419f3c:	bl	402340 <readdir@plt>
  419f40:	str	x0, [sp, #4176]
  419f44:	ldr	x0, [sp, #4176]
  419f48:	cmp	x0, #0x0
  419f4c:	b.ne	419de0 <ferror@plt+0x17680>  // b.any
  419f50:	ldr	x0, [sp, #4168]
  419f54:	bl	402380 <closedir@plt>
  419f58:	ldr	x0, [sp, #4184]
  419f5c:	b	419f78 <ferror@plt+0x17818>
  419f60:	nop
  419f64:	ldr	x0, [sp, #4168]
  419f68:	bl	402380 <closedir@plt>
  419f6c:	ldr	x0, [sp, #4184]
  419f70:	bl	417440 <ferror@plt+0x14ce0>
  419f74:	mov	x0, #0x0                   	// #0
  419f78:	ldp	x19, x20, [sp, #16]
  419f7c:	ldp	x29, x30, [sp]
  419f80:	mov	x12, #0x1060                	// #4192
  419f84:	add	sp, sp, x12
  419f88:	ret
  419f8c:	stp	x29, x30, [sp, #-48]!
  419f90:	mov	x29, sp
  419f94:	str	x0, [sp, #24]
  419f98:	ldr	x0, [sp, #24]
  419f9c:	ldr	x0, [x0, #72]
  419fa0:	cmp	x0, #0x0
  419fa4:	b.ne	41a00c <ferror@plt+0x178ac>  // b.any
  419fa8:	ldr	x0, [sp, #24]
  419fac:	bl	4176a4 <ferror@plt+0x14f44>
  419fb0:	str	x0, [sp, #40]
  419fb4:	ldr	x0, [sp, #40]
  419fb8:	cmp	x0, #0x0
  419fbc:	b.ne	419fd8 <ferror@plt+0x17878>  // b.any
  419fc0:	bl	4026b0 <__errno_location@plt>
  419fc4:	mov	x1, x0
  419fc8:	mov	w0, #0x2                   	// #2
  419fcc:	str	w0, [x1]
  419fd0:	mov	x0, #0x0                   	// #0
  419fd4:	b	41a018 <ferror@plt+0x178b8>
  419fd8:	ldr	x0, [sp, #24]
  419fdc:	ldr	x0, [x0]
  419fe0:	ldr	x1, [sp, #40]
  419fe4:	bl	41bbdc <ferror@plt+0x1947c>
  419fe8:	mov	x1, x0
  419fec:	ldr	x0, [sp, #24]
  419ff0:	str	x1, [x0, #72]
  419ff4:	ldr	x0, [sp, #24]
  419ff8:	ldr	x0, [x0, #72]
  419ffc:	cmp	x0, #0x0
  41a000:	b.ne	41a00c <ferror@plt+0x178ac>  // b.any
  41a004:	mov	x0, #0x0                   	// #0
  41a008:	b	41a018 <ferror@plt+0x178b8>
  41a00c:	ldr	x0, [sp, #24]
  41a010:	ldr	x0, [x0, #72]
  41a014:	bl	41bb7c <ferror@plt+0x1941c>
  41a018:	ldp	x29, x30, [sp], #48
  41a01c:	ret
  41a020:	stp	x29, x30, [sp, #-64]!
  41a024:	mov	x29, sp
  41a028:	str	x0, [sp, #40]
  41a02c:	str	x1, [sp, #32]
  41a030:	str	x2, [sp, #24]
  41a034:	str	x3, [sp, #16]
  41a038:	ldr	x1, [sp, #32]
  41a03c:	ldr	x0, [sp, #16]
  41a040:	add	x0, x1, x0
  41a044:	add	x0, x0, #0xa
  41a048:	bl	4022b0 <malloc@plt>
  41a04c:	str	x0, [sp, #56]
  41a050:	ldr	x0, [sp, #56]
  41a054:	cmp	x0, #0x0
  41a058:	b.ne	41a064 <ferror@plt+0x17904>  // b.any
  41a05c:	mov	x0, #0x0                   	// #0
  41a060:	b	41a0cc <ferror@plt+0x1796c>
  41a064:	ldr	x0, [sp, #16]
  41a068:	add	x0, x0, #0x9
  41a06c:	ldr	x1, [sp, #56]
  41a070:	add	x1, x1, x0
  41a074:	ldr	x0, [sp, #56]
  41a078:	str	x1, [x0]
  41a07c:	ldr	x0, [sp, #56]
  41a080:	ldr	x0, [x0]
  41a084:	ldr	x2, [sp, #32]
  41a088:	ldr	x1, [sp, #40]
  41a08c:	bl	4020d0 <memcpy@plt>
  41a090:	ldr	x0, [sp, #56]
  41a094:	ldr	x1, [x0]
  41a098:	ldr	x0, [sp, #32]
  41a09c:	add	x0, x1, x0
  41a0a0:	strb	wzr, [x0]
  41a0a4:	ldr	x0, [sp, #56]
  41a0a8:	add	x0, x0, #0x8
  41a0ac:	ldr	x2, [sp, #16]
  41a0b0:	ldr	x1, [sp, #24]
  41a0b4:	bl	4020d0 <memcpy@plt>
  41a0b8:	ldr	x1, [sp, #56]
  41a0bc:	ldr	x0, [sp, #16]
  41a0c0:	add	x0, x1, x0
  41a0c4:	strb	wzr, [x0, #8]
  41a0c8:	ldr	x0, [sp, #56]
  41a0cc:	ldp	x29, x30, [sp], #64
  41a0d0:	ret
  41a0d4:	stp	x29, x30, [sp, #-32]!
  41a0d8:	mov	x29, sp
  41a0dc:	str	x0, [sp, #24]
  41a0e0:	ldr	x0, [sp, #24]
  41a0e4:	bl	402510 <free@plt>
  41a0e8:	nop
  41a0ec:	ldp	x29, x30, [sp], #32
  41a0f0:	ret
  41a0f4:	stp	x29, x30, [sp, #-80]!
  41a0f8:	mov	x29, sp
  41a0fc:	str	x0, [sp, #56]
  41a100:	str	x1, [sp, #48]
  41a104:	str	x2, [sp, #40]
  41a108:	str	x3, [sp, #32]
  41a10c:	str	x4, [sp, #24]
  41a110:	ldr	x3, [sp, #24]
  41a114:	ldr	x2, [sp, #32]
  41a118:	ldr	x1, [sp, #40]
  41a11c:	ldr	x0, [sp, #48]
  41a120:	bl	41a020 <ferror@plt+0x178c0>
  41a124:	str	x0, [sp, #72]
  41a128:	ldr	x0, [sp, #72]
  41a12c:	cmp	x0, #0x0
  41a130:	b.ne	41a13c <ferror@plt+0x179dc>  // b.any
  41a134:	mov	x0, #0x0                   	// #0
  41a138:	b	41a178 <ferror@plt+0x17a18>
  41a13c:	ldr	x0, [sp, #56]
  41a140:	ldr	x0, [x0]
  41a144:	ldr	x1, [sp, #72]
  41a148:	bl	411a48 <ferror@plt+0xf2e8>
  41a14c:	str	x0, [sp, #64]
  41a150:	ldr	x0, [sp, #64]
  41a154:	cmp	x0, #0x0
  41a158:	b.eq	41a16c <ferror@plt+0x17a0c>  // b.none
  41a15c:	ldr	x0, [sp, #56]
  41a160:	ldr	x1, [sp, #64]
  41a164:	str	x1, [x0]
  41a168:	b	41a174 <ferror@plt+0x17a14>
  41a16c:	ldr	x0, [sp, #72]
  41a170:	bl	41a0d4 <ferror@plt+0x17974>
  41a174:	ldr	x0, [sp, #64]
  41a178:	ldp	x29, x30, [sp], #80
  41a17c:	ret
  41a180:	stp	x29, x30, [sp, #-64]!
  41a184:	mov	x29, sp
  41a188:	str	x0, [sp, #24]
  41a18c:	str	x1, [sp, #16]
  41a190:	mov	x0, #0x14                  	// #20
  41a194:	str	x0, [sp, #48]
  41a198:	ldr	x1, [sp, #16]
  41a19c:	mov	x0, x1
  41a1a0:	lsl	x0, x0, #1
  41a1a4:	add	x0, x0, x1
  41a1a8:	str	x0, [sp, #40]
  41a1ac:	ldr	x1, [sp, #40]
  41a1b0:	ldr	x0, [sp, #48]
  41a1b4:	add	x0, x1, x0
  41a1b8:	sub	x1, x0, #0x1
  41a1bc:	ldr	x0, [sp, #48]
  41a1c0:	udiv	x1, x1, x0
  41a1c4:	mov	x0, x1
  41a1c8:	lsl	x0, x0, #1
  41a1cc:	add	x1, x0, x1
  41a1d0:	ldr	x0, [sp, #40]
  41a1d4:	add	x0, x1, x0
  41a1d8:	sub	x0, x0, #0x3
  41a1dc:	str	x0, [sp, #40]
  41a1e0:	ldr	x0, [sp, #40]
  41a1e4:	bl	4022b0 <malloc@plt>
  41a1e8:	str	x0, [sp, #32]
  41a1ec:	ldr	x0, [sp, #32]
  41a1f0:	cmp	x0, #0x0
  41a1f4:	b.ne	41a200 <ferror@plt+0x17aa0>  // b.any
  41a1f8:	mov	x0, #0x0                   	// #0
  41a1fc:	b	41a2f8 <ferror@plt+0x17b98>
  41a200:	str	wzr, [sp, #60]
  41a204:	str	wzr, [sp, #56]
  41a208:	b	41a2e0 <ferror@plt+0x17b80>
  41a20c:	ldrsw	x0, [sp, #56]
  41a210:	ldr	x1, [sp, #32]
  41a214:	add	x3, x1, x0
  41a218:	ldrsw	x0, [sp, #60]
  41a21c:	ldr	x1, [sp, #24]
  41a220:	add	x0, x1, x0
  41a224:	ldrb	w0, [x0]
  41a228:	mov	w2, w0
  41a22c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41a230:	add	x1, x0, #0xfd0
  41a234:	mov	x0, x3
  41a238:	bl	4021c0 <sprintf@plt>
  41a23c:	mov	w1, w0
  41a240:	ldr	w0, [sp, #56]
  41a244:	add	w0, w0, w1
  41a248:	str	w0, [sp, #56]
  41a24c:	ldr	x0, [sp, #16]
  41a250:	sub	w0, w0, #0x1
  41a254:	ldr	w1, [sp, #60]
  41a258:	cmp	w1, w0
  41a25c:	b.ge	41a2d4 <ferror@plt+0x17b74>  // b.tcont
  41a260:	ldr	w0, [sp, #56]
  41a264:	add	w1, w0, #0x1
  41a268:	str	w1, [sp, #56]
  41a26c:	sxtw	x0, w0
  41a270:	ldr	x1, [sp, #32]
  41a274:	add	x0, x1, x0
  41a278:	mov	w1, #0x3a                  	// #58
  41a27c:	strb	w1, [x0]
  41a280:	ldr	w0, [sp, #60]
  41a284:	add	w0, w0, #0x1
  41a288:	sxtw	x0, w0
  41a28c:	ldr	x1, [sp, #48]
  41a290:	udiv	x2, x0, x1
  41a294:	ldr	x1, [sp, #48]
  41a298:	mul	x1, x2, x1
  41a29c:	sub	x0, x0, x1
  41a2a0:	cmp	x0, #0x0
  41a2a4:	b.ne	41a2d4 <ferror@plt+0x17b74>  // b.any
  41a2a8:	ldrsw	x0, [sp, #56]
  41a2ac:	ldr	x1, [sp, #32]
  41a2b0:	add	x2, x1, x0
  41a2b4:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41a2b8:	add	x1, x0, #0xfd8
  41a2bc:	mov	x0, x2
  41a2c0:	bl	4021c0 <sprintf@plt>
  41a2c4:	mov	w1, w0
  41a2c8:	ldr	w0, [sp, #56]
  41a2cc:	add	w0, w0, w1
  41a2d0:	str	w0, [sp, #56]
  41a2d4:	ldr	w0, [sp, #60]
  41a2d8:	add	w0, w0, #0x1
  41a2dc:	str	w0, [sp, #60]
  41a2e0:	ldr	x0, [sp, #16]
  41a2e4:	mov	w1, w0
  41a2e8:	ldr	w0, [sp, #60]
  41a2ec:	cmp	w0, w1
  41a2f0:	b.lt	41a20c <ferror@plt+0x17aac>  // b.tstop
  41a2f4:	ldr	x0, [sp, #32]
  41a2f8:	ldp	x29, x30, [sp], #64
  41a2fc:	ret
  41a300:	stp	x29, x30, [sp, #-80]!
  41a304:	mov	x29, sp
  41a308:	str	x0, [sp, #56]
  41a30c:	str	x1, [sp, #48]
  41a310:	str	x2, [sp, #40]
  41a314:	str	x3, [sp, #32]
  41a318:	str	x4, [sp, #24]
  41a31c:	ldr	x0, [sp, #24]
  41a320:	cmp	x0, #0x0
  41a324:	b.eq	41a380 <ferror@plt+0x17c20>  // b.none
  41a328:	ldr	x1, [sp, #24]
  41a32c:	ldr	x0, [sp, #32]
  41a330:	bl	41a180 <ferror@plt+0x17a20>
  41a334:	str	x0, [sp, #64]
  41a338:	ldr	x0, [sp, #64]
  41a33c:	cmp	x0, #0x0
  41a340:	b.eq	41a3b0 <ferror@plt+0x17c50>  // b.none
  41a344:	ldr	x0, [sp, #64]
  41a348:	bl	402110 <strlen@plt>
  41a34c:	mov	x4, x0
  41a350:	ldr	x3, [sp, #64]
  41a354:	ldr	x2, [sp, #40]
  41a358:	ldr	x1, [sp, #48]
  41a35c:	ldr	x0, [sp, #56]
  41a360:	bl	41a0f4 <ferror@plt+0x17994>
  41a364:	str	x0, [sp, #72]
  41a368:	ldr	x0, [sp, #64]
  41a36c:	bl	402510 <free@plt>
  41a370:	ldr	x0, [sp, #72]
  41a374:	cmp	x0, #0x0
  41a378:	b.ne	41a3a8 <ferror@plt+0x17c48>  // b.any
  41a37c:	b	41a3bc <ferror@plt+0x17c5c>
  41a380:	mov	x4, #0x0                   	// #0
  41a384:	mov	x3, #0x0                   	// #0
  41a388:	ldr	x2, [sp, #40]
  41a38c:	ldr	x1, [sp, #48]
  41a390:	ldr	x0, [sp, #56]
  41a394:	bl	41a0f4 <ferror@plt+0x17994>
  41a398:	str	x0, [sp, #72]
  41a39c:	ldr	x0, [sp, #72]
  41a3a0:	cmp	x0, #0x0
  41a3a4:	b.eq	41a3b8 <ferror@plt+0x17c58>  // b.none
  41a3a8:	ldr	x0, [sp, #72]
  41a3ac:	b	41a3c0 <ferror@plt+0x17c60>
  41a3b0:	nop
  41a3b4:	b	41a3bc <ferror@plt+0x17c5c>
  41a3b8:	nop
  41a3bc:	mov	x0, #0x0                   	// #0
  41a3c0:	ldp	x29, x30, [sp], #80
  41a3c4:	ret
  41a3c8:	stp	x29, x30, [sp, #-224]!
  41a3cc:	mov	x29, sp
  41a3d0:	str	x19, [sp, #16]
  41a3d4:	str	x0, [sp, #40]
  41a3d8:	str	x1, [sp, #32]
  41a3dc:	mov	w0, #0xfffffff4            	// #-12
  41a3e0:	str	w0, [sp, #212]
  41a3e4:	stp	xzr, xzr, [sp, #56]
  41a3e8:	stp	xzr, xzr, [sp, #72]
  41a3ec:	stp	xzr, xzr, [sp, #88]
  41a3f0:	stp	xzr, xzr, [sp, #104]
  41a3f4:	stp	xzr, xzr, [sp, #120]
  41a3f8:	str	xzr, [sp, #136]
  41a3fc:	ldr	x0, [sp, #40]
  41a400:	cmp	x0, #0x0
  41a404:	b.eq	41a414 <ferror@plt+0x17cb4>  // b.none
  41a408:	ldr	x0, [sp, #32]
  41a40c:	cmp	x0, #0x0
  41a410:	b.ne	41a41c <ferror@plt+0x17cbc>  // b.any
  41a414:	mov	w0, #0xfffffffe            	// #-2
  41a418:	b	41a738 <ferror@plt+0x17fd8>
  41a41c:	ldr	x0, [sp, #32]
  41a420:	ldr	x0, [x0]
  41a424:	cmp	x0, #0x0
  41a428:	b.eq	41a44c <ferror@plt+0x17cec>  // b.none
  41a42c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41a430:	add	x3, x0, #0x258
  41a434:	mov	w2, #0x8e9                 	// #2281
  41a438:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41a43c:	add	x1, x0, #0x7f8
  41a440:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41a444:	add	x0, x0, #0xfe0
  41a448:	bl	4026a0 <__assert_fail@plt>
  41a44c:	ldr	x0, [sp, #40]
  41a450:	bl	419f8c <ferror@plt+0x1782c>
  41a454:	str	x0, [sp, #176]
  41a458:	ldr	x0, [sp, #176]
  41a45c:	cmp	x0, #0x0
  41a460:	b.ne	41a474 <ferror@plt+0x17d14>  // b.any
  41a464:	bl	4026b0 <__errno_location@plt>
  41a468:	ldr	w0, [x0]
  41a46c:	neg	w0, w0
  41a470:	b	41a738 <ferror@plt+0x17fd8>
  41a474:	add	x0, sp, #0x90
  41a478:	mov	x2, x0
  41a47c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41a480:	add	x1, x0, #0xff0
  41a484:	ldr	x0, [sp, #176]
  41a488:	bl	41ccc0 <ferror@plt+0x1a560>
  41a48c:	str	w0, [sp, #216]
  41a490:	ldr	w0, [sp, #216]
  41a494:	cmp	w0, #0x0
  41a498:	b.ge	41a4a4 <ferror@plt+0x17d44>  // b.tcont
  41a49c:	ldr	w0, [sp, #216]
  41a4a0:	b	41a738 <ferror@plt+0x17fd8>
  41a4a4:	str	wzr, [sp, #220]
  41a4a8:	b	41a558 <ferror@plt+0x17df8>
  41a4ac:	ldr	x1, [sp, #144]
  41a4b0:	ldrsw	x0, [sp, #220]
  41a4b4:	lsl	x0, x0, #3
  41a4b8:	add	x0, x1, x0
  41a4bc:	ldr	x0, [x0]
  41a4c0:	str	x0, [sp, #160]
  41a4c4:	mov	w1, #0x3d                  	// #61
  41a4c8:	ldr	x0, [sp, #160]
  41a4cc:	bl	402540 <strchr@plt>
  41a4d0:	str	x0, [sp, #200]
  41a4d4:	ldr	x0, [sp, #200]
  41a4d8:	cmp	x0, #0x0
  41a4dc:	b.ne	41a4fc <ferror@plt+0x17d9c>  // b.any
  41a4e0:	ldr	x0, [sp, #160]
  41a4e4:	bl	402110 <strlen@plt>
  41a4e8:	str	x0, [sp, #192]
  41a4ec:	str	xzr, [sp, #184]
  41a4f0:	ldr	x0, [sp, #160]
  41a4f4:	str	x0, [sp, #200]
  41a4f8:	b	41a524 <ferror@plt+0x17dc4>
  41a4fc:	ldr	x1, [sp, #200]
  41a500:	ldr	x0, [sp, #160]
  41a504:	sub	x0, x1, x0
  41a508:	str	x0, [sp, #192]
  41a50c:	ldr	x0, [sp, #200]
  41a510:	add	x0, x0, #0x1
  41a514:	str	x0, [sp, #200]
  41a518:	ldr	x0, [sp, #200]
  41a51c:	bl	402110 <strlen@plt>
  41a520:	str	x0, [sp, #184]
  41a524:	ldr	x4, [sp, #184]
  41a528:	ldr	x3, [sp, #200]
  41a52c:	ldr	x2, [sp, #192]
  41a530:	ldr	x1, [sp, #160]
  41a534:	ldr	x0, [sp, #32]
  41a538:	bl	41a0f4 <ferror@plt+0x17994>
  41a53c:	str	x0, [sp, #152]
  41a540:	ldr	x0, [sp, #152]
  41a544:	cmp	x0, #0x0
  41a548:	b.eq	41a6d8 <ferror@plt+0x17f78>  // b.none
  41a54c:	ldr	w0, [sp, #220]
  41a550:	add	w0, w0, #0x1
  41a554:	str	w0, [sp, #220]
  41a558:	ldr	w1, [sp, #220]
  41a55c:	ldr	w0, [sp, #216]
  41a560:	cmp	w1, w0
  41a564:	b.lt	41a4ac <ferror@plt+0x17d4c>  // b.tstop
  41a568:	ldr	x0, [sp, #40]
  41a56c:	ldr	x0, [x0, #72]
  41a570:	add	x1, sp, #0x38
  41a574:	bl	41ee0c <ferror@plt+0x1c6ac>
  41a578:	and	w0, w0, #0xff
  41a57c:	cmp	w0, #0x0
  41a580:	b.eq	41a6cc <ferror@plt+0x17f6c>  // b.none
  41a584:	ldr	x19, [sp, #104]
  41a588:	ldr	x0, [sp, #104]
  41a58c:	bl	402110 <strlen@plt>
  41a590:	mov	x4, x0
  41a594:	mov	x3, x19
  41a598:	mov	x2, #0x6                   	// #6
  41a59c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41a5a0:	add	x1, x0, #0x0
  41a5a4:	ldr	x0, [sp, #32]
  41a5a8:	bl	41a0f4 <ferror@plt+0x17994>
  41a5ac:	str	x0, [sp, #168]
  41a5b0:	ldr	x0, [sp, #168]
  41a5b4:	cmp	x0, #0x0
  41a5b8:	b.eq	41a6e0 <ferror@plt+0x17f80>  // b.none
  41a5bc:	ldr	w0, [sp, #216]
  41a5c0:	add	w0, w0, #0x1
  41a5c4:	str	w0, [sp, #216]
  41a5c8:	ldr	x0, [sp, #56]
  41a5cc:	ldr	x1, [sp, #64]
  41a5d0:	mov	x4, x1
  41a5d4:	mov	x3, x0
  41a5d8:	mov	x2, #0x6                   	// #6
  41a5dc:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41a5e0:	add	x1, x0, #0x8
  41a5e4:	ldr	x0, [sp, #32]
  41a5e8:	bl	41a0f4 <ferror@plt+0x17994>
  41a5ec:	str	x0, [sp, #168]
  41a5f0:	ldr	x0, [sp, #168]
  41a5f4:	cmp	x0, #0x0
  41a5f8:	b.eq	41a6e8 <ferror@plt+0x17f88>  // b.none
  41a5fc:	ldr	w0, [sp, #216]
  41a600:	add	w0, w0, #0x1
  41a604:	str	w0, [sp, #216]
  41a608:	ldr	x0, [sp, #72]
  41a60c:	ldr	x1, [sp, #80]
  41a610:	mov	x4, x1
  41a614:	mov	x3, x0
  41a618:	mov	x2, #0x7                   	// #7
  41a61c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41a620:	add	x1, x0, #0x10
  41a624:	ldr	x0, [sp, #32]
  41a628:	bl	41a300 <ferror@plt+0x17ba0>
  41a62c:	str	x0, [sp, #168]
  41a630:	ldr	x0, [sp, #168]
  41a634:	cmp	x0, #0x0
  41a638:	b.eq	41a6f0 <ferror@plt+0x17f90>  // b.none
  41a63c:	ldr	w0, [sp, #216]
  41a640:	add	w0, w0, #0x1
  41a644:	str	w0, [sp, #216]
  41a648:	ldr	x19, [sp, #96]
  41a64c:	ldr	x0, [sp, #96]
  41a650:	bl	402110 <strlen@plt>
  41a654:	mov	x4, x0
  41a658:	mov	x3, x19
  41a65c:	mov	x2, #0xc                   	// #12
  41a660:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41a664:	add	x1, x0, #0x18
  41a668:	ldr	x0, [sp, #32]
  41a66c:	bl	41a0f4 <ferror@plt+0x17994>
  41a670:	str	x0, [sp, #168]
  41a674:	ldr	x0, [sp, #168]
  41a678:	cmp	x0, #0x0
  41a67c:	b.eq	41a6f8 <ferror@plt+0x17f98>  // b.none
  41a680:	ldr	w0, [sp, #216]
  41a684:	add	w0, w0, #0x1
  41a688:	str	w0, [sp, #216]
  41a68c:	ldr	x0, [sp, #112]
  41a690:	ldr	x1, [sp, #120]
  41a694:	mov	x4, x1
  41a698:	mov	x3, x0
  41a69c:	mov	x2, #0x9                   	// #9
  41a6a0:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41a6a4:	add	x1, x0, #0x28
  41a6a8:	ldr	x0, [sp, #32]
  41a6ac:	bl	41a300 <ferror@plt+0x17ba0>
  41a6b0:	str	x0, [sp, #168]
  41a6b4:	ldr	x0, [sp, #168]
  41a6b8:	cmp	x0, #0x0
  41a6bc:	b.eq	41a700 <ferror@plt+0x17fa0>  // b.none
  41a6c0:	ldr	w0, [sp, #216]
  41a6c4:	add	w0, w0, #0x1
  41a6c8:	str	w0, [sp, #216]
  41a6cc:	ldr	w0, [sp, #216]
  41a6d0:	str	w0, [sp, #212]
  41a6d4:	b	41a704 <ferror@plt+0x17fa4>
  41a6d8:	nop
  41a6dc:	b	41a704 <ferror@plt+0x17fa4>
  41a6e0:	nop
  41a6e4:	b	41a704 <ferror@plt+0x17fa4>
  41a6e8:	nop
  41a6ec:	b	41a704 <ferror@plt+0x17fa4>
  41a6f0:	nop
  41a6f4:	b	41a704 <ferror@plt+0x17fa4>
  41a6f8:	nop
  41a6fc:	b	41a704 <ferror@plt+0x17fa4>
  41a700:	nop
  41a704:	add	x0, sp, #0x38
  41a708:	bl	41efa8 <ferror@plt+0x1c848>
  41a70c:	ldr	w0, [sp, #212]
  41a710:	cmp	w0, #0x0
  41a714:	b.ge	41a72c <ferror@plt+0x17fcc>  // b.tcont
  41a718:	ldr	x0, [sp, #32]
  41a71c:	ldr	x0, [x0]
  41a720:	bl	41a7b4 <ferror@plt+0x18054>
  41a724:	ldr	x0, [sp, #32]
  41a728:	str	xzr, [x0]
  41a72c:	ldr	x0, [sp, #144]
  41a730:	bl	402510 <free@plt>
  41a734:	ldr	w0, [sp, #212]
  41a738:	ldr	x19, [sp, #16]
  41a73c:	ldp	x29, x30, [sp], #224
  41a740:	ret
  41a744:	sub	sp, sp, #0x20
  41a748:	str	x0, [sp, #8]
  41a74c:	ldr	x0, [sp, #8]
  41a750:	cmp	x0, #0x0
  41a754:	b.ne	41a760 <ferror@plt+0x18000>  // b.any
  41a758:	mov	x0, #0x0                   	// #0
  41a75c:	b	41a774 <ferror@plt+0x18014>
  41a760:	ldr	x0, [sp, #8]
  41a764:	ldr	x0, [x0, #16]
  41a768:	str	x0, [sp, #24]
  41a76c:	ldr	x0, [sp, #24]
  41a770:	ldr	x0, [x0]
  41a774:	add	sp, sp, #0x20
  41a778:	ret
  41a77c:	sub	sp, sp, #0x20
  41a780:	str	x0, [sp, #8]
  41a784:	ldr	x0, [sp, #8]
  41a788:	cmp	x0, #0x0
  41a78c:	b.ne	41a798 <ferror@plt+0x18038>  // b.any
  41a790:	mov	x0, #0x0                   	// #0
  41a794:	b	41a7ac <ferror@plt+0x1804c>
  41a798:	ldr	x0, [sp, #8]
  41a79c:	ldr	x0, [x0, #16]
  41a7a0:	str	x0, [sp, #24]
  41a7a4:	ldr	x0, [sp, #24]
  41a7a8:	add	x0, x0, #0x8
  41a7ac:	add	sp, sp, #0x20
  41a7b0:	ret
  41a7b4:	stp	x29, x30, [sp, #-32]!
  41a7b8:	mov	x29, sp
  41a7bc:	str	x0, [sp, #24]
  41a7c0:	b	41a7dc <ferror@plt+0x1807c>
  41a7c4:	ldr	x0, [sp, #24]
  41a7c8:	ldr	x0, [x0, #16]
  41a7cc:	bl	41a0d4 <ferror@plt+0x17974>
  41a7d0:	ldr	x0, [sp, #24]
  41a7d4:	bl	411bec <ferror@plt+0xf48c>
  41a7d8:	str	x0, [sp, #24]
  41a7dc:	ldr	x0, [sp, #24]
  41a7e0:	cmp	x0, #0x0
  41a7e4:	b.ne	41a7c4 <ferror@plt+0x18064>  // b.any
  41a7e8:	nop
  41a7ec:	nop
  41a7f0:	ldp	x29, x30, [sp], #32
  41a7f4:	ret
  41a7f8:	stp	x29, x30, [sp, #-48]!
  41a7fc:	mov	x29, sp
  41a800:	str	x0, [sp, #24]
  41a804:	str	x1, [sp, #16]
  41a808:	ldr	x0, [sp, #16]
  41a80c:	bl	402110 <strlen@plt>
  41a810:	add	x0, x0, #0x1
  41a814:	str	x0, [sp, #40]
  41a818:	ldr	x0, [sp, #40]
  41a81c:	add	x0, x0, #0x8
  41a820:	bl	4022b0 <malloc@plt>
  41a824:	str	x0, [sp, #32]
  41a828:	ldr	x0, [sp, #32]
  41a82c:	cmp	x0, #0x0
  41a830:	b.ne	41a83c <ferror@plt+0x180dc>  // b.any
  41a834:	mov	x0, #0x0                   	// #0
  41a838:	b	41a860 <ferror@plt+0x18100>
  41a83c:	ldr	x0, [sp, #32]
  41a840:	ldr	x1, [sp, #24]
  41a844:	str	x1, [x0]
  41a848:	ldr	x0, [sp, #32]
  41a84c:	add	x0, x0, #0x8
  41a850:	ldr	x2, [sp, #40]
  41a854:	ldr	x1, [sp, #16]
  41a858:	bl	4020d0 <memcpy@plt>
  41a85c:	ldr	x0, [sp, #32]
  41a860:	ldp	x29, x30, [sp], #48
  41a864:	ret
  41a868:	stp	x29, x30, [sp, #-32]!
  41a86c:	mov	x29, sp
  41a870:	str	x0, [sp, #24]
  41a874:	ldr	x0, [sp, #24]
  41a878:	bl	402510 <free@plt>
  41a87c:	nop
  41a880:	ldp	x29, x30, [sp], #32
  41a884:	ret
  41a888:	stp	x29, x30, [sp, #-80]!
  41a88c:	mov	x29, sp
  41a890:	str	x0, [sp, #24]
  41a894:	str	x1, [sp, #16]
  41a898:	str	wzr, [sp, #72]
  41a89c:	ldr	x0, [sp, #24]
  41a8a0:	cmp	x0, #0x0
  41a8a4:	b.eq	41a8b4 <ferror@plt+0x18154>  // b.none
  41a8a8:	ldr	x0, [sp, #16]
  41a8ac:	cmp	x0, #0x0
  41a8b0:	b.ne	41a8bc <ferror@plt+0x1815c>  // b.any
  41a8b4:	mov	w0, #0xfffffffe            	// #-2
  41a8b8:	b	41aa50 <ferror@plt+0x182f0>
  41a8bc:	ldr	x0, [sp, #16]
  41a8c0:	ldr	x0, [x0]
  41a8c4:	cmp	x0, #0x0
  41a8c8:	b.eq	41a8ec <ferror@plt+0x1818c>  // b.none
  41a8cc:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41a8d0:	add	x3, x0, #0x270
  41a8d4:	mov	w2, #0x9a8                 	// #2472
  41a8d8:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41a8dc:	add	x1, x0, #0x7f8
  41a8e0:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41a8e4:	add	x0, x0, #0xfe0
  41a8e8:	bl	4026a0 <__assert_fail@plt>
  41a8ec:	ldr	x0, [sp, #24]
  41a8f0:	bl	419f8c <ferror@plt+0x1782c>
  41a8f4:	str	x0, [sp, #64]
  41a8f8:	ldr	x0, [sp, #64]
  41a8fc:	cmp	x0, #0x0
  41a900:	b.ne	41a914 <ferror@plt+0x181b4>  // b.any
  41a904:	bl	4026b0 <__errno_location@plt>
  41a908:	ldr	w0, [x0]
  41a90c:	neg	w0, w0
  41a910:	b	41aa50 <ferror@plt+0x182f0>
  41a914:	add	x0, sp, #0x20
  41a918:	mov	x1, x0
  41a91c:	ldr	x0, [sp, #64]
  41a920:	bl	41cf98 <ferror@plt+0x1a838>
  41a924:	str	w0, [sp, #60]
  41a928:	ldr	w0, [sp, #60]
  41a92c:	cmp	w0, #0x0
  41a930:	b.ge	41a93c <ferror@plt+0x181dc>  // b.tcont
  41a934:	ldr	w0, [sp, #60]
  41a938:	b	41aa50 <ferror@plt+0x182f0>
  41a93c:	str	wzr, [sp, #76]
  41a940:	b	41aa2c <ferror@plt+0x182cc>
  41a944:	ldr	x2, [sp, #32]
  41a948:	ldrsw	x1, [sp, #76]
  41a94c:	mov	x0, x1
  41a950:	lsl	x0, x0, #1
  41a954:	add	x0, x0, x1
  41a958:	lsl	x0, x0, #3
  41a95c:	add	x0, x2, x0
  41a960:	ldr	x3, [x0]
  41a964:	ldr	x2, [sp, #32]
  41a968:	ldrsw	x1, [sp, #76]
  41a96c:	mov	x0, x1
  41a970:	lsl	x0, x0, #1
  41a974:	add	x0, x0, x1
  41a978:	lsl	x0, x0, #3
  41a97c:	add	x0, x2, x0
  41a980:	ldr	x0, [x0, #16]
  41a984:	mov	x1, x0
  41a988:	mov	x0, x3
  41a98c:	bl	41a7f8 <ferror@plt+0x18098>
  41a990:	str	x0, [sp, #48]
  41a994:	ldr	x0, [sp, #48]
  41a998:	cmp	x0, #0x0
  41a99c:	b.ne	41a9c8 <ferror@plt+0x18268>  // b.any
  41a9a0:	bl	4026b0 <__errno_location@plt>
  41a9a4:	ldr	w0, [x0]
  41a9a8:	neg	w0, w0
  41a9ac:	str	w0, [sp, #72]
  41a9b0:	ldr	x0, [sp, #16]
  41a9b4:	ldr	x0, [x0]
  41a9b8:	bl	41aae8 <ferror@plt+0x18388>
  41a9bc:	ldr	x0, [sp, #16]
  41a9c0:	str	xzr, [x0]
  41a9c4:	b	41aa44 <ferror@plt+0x182e4>
  41a9c8:	ldr	x0, [sp, #16]
  41a9cc:	ldr	x0, [x0]
  41a9d0:	ldr	x1, [sp, #48]
  41a9d4:	bl	411a48 <ferror@plt+0xf2e8>
  41a9d8:	str	x0, [sp, #40]
  41a9dc:	ldr	x0, [sp, #40]
  41a9e0:	cmp	x0, #0x0
  41a9e4:	b.eq	41a9f8 <ferror@plt+0x18298>  // b.none
  41a9e8:	ldr	x0, [sp, #16]
  41a9ec:	ldr	x1, [sp, #40]
  41a9f0:	str	x1, [x0]
  41a9f4:	b	41aa20 <ferror@plt+0x182c0>
  41a9f8:	ldr	x0, [sp, #48]
  41a9fc:	bl	41a868 <ferror@plt+0x18108>
  41aa00:	ldr	x0, [sp, #16]
  41aa04:	ldr	x0, [x0]
  41aa08:	bl	41aae8 <ferror@plt+0x18388>
  41aa0c:	ldr	x0, [sp, #16]
  41aa10:	str	xzr, [x0]
  41aa14:	mov	w0, #0xfffffff4            	// #-12
  41aa18:	str	w0, [sp, #72]
  41aa1c:	b	41aa44 <ferror@plt+0x182e4>
  41aa20:	ldr	w0, [sp, #76]
  41aa24:	add	w0, w0, #0x1
  41aa28:	str	w0, [sp, #76]
  41aa2c:	ldr	w1, [sp, #76]
  41aa30:	ldr	w0, [sp, #60]
  41aa34:	cmp	w1, w0
  41aa38:	b.lt	41a944 <ferror@plt+0x181e4>  // b.tstop
  41aa3c:	ldr	w0, [sp, #60]
  41aa40:	str	w0, [sp, #72]
  41aa44:	ldr	x0, [sp, #32]
  41aa48:	bl	402510 <free@plt>
  41aa4c:	ldr	w0, [sp, #72]
  41aa50:	ldp	x29, x30, [sp], #80
  41aa54:	ret
  41aa58:	sub	sp, sp, #0x20
  41aa5c:	str	x0, [sp, #8]
  41aa60:	ldr	x0, [sp, #8]
  41aa64:	cmp	x0, #0x0
  41aa68:	b.eq	41aa7c <ferror@plt+0x1831c>  // b.none
  41aa6c:	ldr	x0, [sp, #8]
  41aa70:	ldr	x0, [x0, #16]
  41aa74:	cmp	x0, #0x0
  41aa78:	b.ne	41aa84 <ferror@plt+0x18324>  // b.any
  41aa7c:	mov	x0, #0x0                   	// #0
  41aa80:	b	41aa98 <ferror@plt+0x18338>
  41aa84:	ldr	x0, [sp, #8]
  41aa88:	ldr	x0, [x0, #16]
  41aa8c:	str	x0, [sp, #24]
  41aa90:	ldr	x0, [sp, #24]
  41aa94:	add	x0, x0, #0x8
  41aa98:	add	sp, sp, #0x20
  41aa9c:	ret
  41aaa0:	sub	sp, sp, #0x20
  41aaa4:	str	x0, [sp, #8]
  41aaa8:	ldr	x0, [sp, #8]
  41aaac:	cmp	x0, #0x0
  41aab0:	b.eq	41aac4 <ferror@plt+0x18364>  // b.none
  41aab4:	ldr	x0, [sp, #8]
  41aab8:	ldr	x0, [x0, #16]
  41aabc:	cmp	x0, #0x0
  41aac0:	b.ne	41aacc <ferror@plt+0x1836c>  // b.any
  41aac4:	mov	x0, #0x0                   	// #0
  41aac8:	b	41aae0 <ferror@plt+0x18380>
  41aacc:	ldr	x0, [sp, #8]
  41aad0:	ldr	x0, [x0, #16]
  41aad4:	str	x0, [sp, #24]
  41aad8:	ldr	x0, [sp, #24]
  41aadc:	ldr	x0, [x0]
  41aae0:	add	sp, sp, #0x20
  41aae4:	ret
  41aae8:	stp	x29, x30, [sp, #-32]!
  41aaec:	mov	x29, sp
  41aaf0:	str	x0, [sp, #24]
  41aaf4:	b	41ab10 <ferror@plt+0x183b0>
  41aaf8:	ldr	x0, [sp, #24]
  41aafc:	ldr	x0, [x0, #16]
  41ab00:	bl	41a868 <ferror@plt+0x18108>
  41ab04:	ldr	x0, [sp, #24]
  41ab08:	bl	411bec <ferror@plt+0xf48c>
  41ab0c:	str	x0, [sp, #24]
  41ab10:	ldr	x0, [sp, #24]
  41ab14:	cmp	x0, #0x0
  41ab18:	b.ne	41aaf8 <ferror@plt+0x18398>  // b.any
  41ab1c:	nop
  41ab20:	nop
  41ab24:	ldp	x29, x30, [sp], #32
  41ab28:	ret
  41ab2c:	stp	x29, x30, [sp, #-48]!
  41ab30:	mov	x29, sp
  41ab34:	str	x0, [sp, #24]
  41ab38:	str	x1, [sp, #16]
  41ab3c:	ldr	x0, [sp, #16]
  41ab40:	bl	402110 <strlen@plt>
  41ab44:	add	x0, x0, #0x1
  41ab48:	str	x0, [sp, #40]
  41ab4c:	ldr	x0, [sp, #40]
  41ab50:	add	x0, x0, #0x8
  41ab54:	bl	4022b0 <malloc@plt>
  41ab58:	str	x0, [sp, #32]
  41ab5c:	ldr	x0, [sp, #32]
  41ab60:	cmp	x0, #0x0
  41ab64:	b.ne	41ab70 <ferror@plt+0x18410>  // b.any
  41ab68:	mov	x0, #0x0                   	// #0
  41ab6c:	b	41ab94 <ferror@plt+0x18434>
  41ab70:	ldr	x0, [sp, #32]
  41ab74:	ldr	x1, [sp, #24]
  41ab78:	str	x1, [x0]
  41ab7c:	ldr	x0, [sp, #32]
  41ab80:	add	x0, x0, #0x8
  41ab84:	ldr	x2, [sp, #40]
  41ab88:	ldr	x1, [sp, #16]
  41ab8c:	bl	4020d0 <memcpy@plt>
  41ab90:	ldr	x0, [sp, #32]
  41ab94:	ldp	x29, x30, [sp], #48
  41ab98:	ret
  41ab9c:	stp	x29, x30, [sp, #-32]!
  41aba0:	mov	x29, sp
  41aba4:	str	x0, [sp, #24]
  41aba8:	ldr	x0, [sp, #24]
  41abac:	bl	402510 <free@plt>
  41abb0:	nop
  41abb4:	ldp	x29, x30, [sp], #32
  41abb8:	ret
  41abbc:	stp	x29, x30, [sp, #-80]!
  41abc0:	mov	x29, sp
  41abc4:	str	x0, [sp, #24]
  41abc8:	str	x1, [sp, #16]
  41abcc:	str	wzr, [sp, #72]
  41abd0:	ldr	x0, [sp, #24]
  41abd4:	cmp	x0, #0x0
  41abd8:	b.eq	41abe8 <ferror@plt+0x18488>  // b.none
  41abdc:	ldr	x0, [sp, #16]
  41abe0:	cmp	x0, #0x0
  41abe4:	b.ne	41abf0 <ferror@plt+0x18490>  // b.any
  41abe8:	mov	w0, #0xfffffffe            	// #-2
  41abec:	b	41ad84 <ferror@plt+0x18624>
  41abf0:	ldr	x0, [sp, #16]
  41abf4:	ldr	x0, [x0]
  41abf8:	cmp	x0, #0x0
  41abfc:	b.eq	41ac20 <ferror@plt+0x184c0>  // b.none
  41ac00:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41ac04:	add	x3, x0, #0x290
  41ac08:	mov	w2, #0xa34                 	// #2612
  41ac0c:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41ac10:	add	x1, x0, #0x7f8
  41ac14:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41ac18:	add	x0, x0, #0xfe0
  41ac1c:	bl	4026a0 <__assert_fail@plt>
  41ac20:	ldr	x0, [sp, #24]
  41ac24:	bl	419f8c <ferror@plt+0x1782c>
  41ac28:	str	x0, [sp, #64]
  41ac2c:	ldr	x0, [sp, #64]
  41ac30:	cmp	x0, #0x0
  41ac34:	b.ne	41ac48 <ferror@plt+0x184e8>  // b.any
  41ac38:	bl	4026b0 <__errno_location@plt>
  41ac3c:	ldr	w0, [x0]
  41ac40:	neg	w0, w0
  41ac44:	b	41ad84 <ferror@plt+0x18624>
  41ac48:	add	x0, sp, #0x20
  41ac4c:	mov	x1, x0
  41ac50:	ldr	x0, [sp, #64]
  41ac54:	bl	41daf8 <ferror@plt+0x1b398>
  41ac58:	str	w0, [sp, #60]
  41ac5c:	ldr	w0, [sp, #60]
  41ac60:	cmp	w0, #0x0
  41ac64:	b.ge	41ac70 <ferror@plt+0x18510>  // b.tcont
  41ac68:	ldr	w0, [sp, #60]
  41ac6c:	b	41ad84 <ferror@plt+0x18624>
  41ac70:	str	wzr, [sp, #76]
  41ac74:	b	41ad60 <ferror@plt+0x18600>
  41ac78:	ldr	x2, [sp, #32]
  41ac7c:	ldrsw	x1, [sp, #76]
  41ac80:	mov	x0, x1
  41ac84:	lsl	x0, x0, #1
  41ac88:	add	x0, x0, x1
  41ac8c:	lsl	x0, x0, #3
  41ac90:	add	x0, x2, x0
  41ac94:	ldr	x3, [x0]
  41ac98:	ldr	x2, [sp, #32]
  41ac9c:	ldrsw	x1, [sp, #76]
  41aca0:	mov	x0, x1
  41aca4:	lsl	x0, x0, #1
  41aca8:	add	x0, x0, x1
  41acac:	lsl	x0, x0, #3
  41acb0:	add	x0, x2, x0
  41acb4:	ldr	x0, [x0, #16]
  41acb8:	mov	x1, x0
  41acbc:	mov	x0, x3
  41acc0:	bl	41ab2c <ferror@plt+0x183cc>
  41acc4:	str	x0, [sp, #48]
  41acc8:	ldr	x0, [sp, #48]
  41accc:	cmp	x0, #0x0
  41acd0:	b.ne	41acfc <ferror@plt+0x1859c>  // b.any
  41acd4:	bl	4026b0 <__errno_location@plt>
  41acd8:	ldr	w0, [x0]
  41acdc:	neg	w0, w0
  41ace0:	str	w0, [sp, #72]
  41ace4:	ldr	x0, [sp, #16]
  41ace8:	ldr	x0, [x0]
  41acec:	bl	41ae1c <ferror@plt+0x186bc>
  41acf0:	ldr	x0, [sp, #16]
  41acf4:	str	xzr, [x0]
  41acf8:	b	41ad78 <ferror@plt+0x18618>
  41acfc:	ldr	x0, [sp, #16]
  41ad00:	ldr	x0, [x0]
  41ad04:	ldr	x1, [sp, #48]
  41ad08:	bl	411a48 <ferror@plt+0xf2e8>
  41ad0c:	str	x0, [sp, #40]
  41ad10:	ldr	x0, [sp, #40]
  41ad14:	cmp	x0, #0x0
  41ad18:	b.eq	41ad2c <ferror@plt+0x185cc>  // b.none
  41ad1c:	ldr	x0, [sp, #16]
  41ad20:	ldr	x1, [sp, #40]
  41ad24:	str	x1, [x0]
  41ad28:	b	41ad54 <ferror@plt+0x185f4>
  41ad2c:	ldr	x0, [sp, #48]
  41ad30:	bl	41ab9c <ferror@plt+0x1843c>
  41ad34:	ldr	x0, [sp, #16]
  41ad38:	ldr	x0, [x0]
  41ad3c:	bl	41ae1c <ferror@plt+0x186bc>
  41ad40:	ldr	x0, [sp, #16]
  41ad44:	str	xzr, [x0]
  41ad48:	mov	w0, #0xfffffff4            	// #-12
  41ad4c:	str	w0, [sp, #72]
  41ad50:	b	41ad78 <ferror@plt+0x18618>
  41ad54:	ldr	w0, [sp, #76]
  41ad58:	add	w0, w0, #0x1
  41ad5c:	str	w0, [sp, #76]
  41ad60:	ldr	w1, [sp, #76]
  41ad64:	ldr	w0, [sp, #60]
  41ad68:	cmp	w1, w0
  41ad6c:	b.lt	41ac78 <ferror@plt+0x18518>  // b.tstop
  41ad70:	ldr	w0, [sp, #60]
  41ad74:	str	w0, [sp, #72]
  41ad78:	ldr	x0, [sp, #32]
  41ad7c:	bl	402510 <free@plt>
  41ad80:	ldr	w0, [sp, #72]
  41ad84:	ldp	x29, x30, [sp], #80
  41ad88:	ret
  41ad8c:	sub	sp, sp, #0x20
  41ad90:	str	x0, [sp, #8]
  41ad94:	ldr	x0, [sp, #8]
  41ad98:	cmp	x0, #0x0
  41ad9c:	b.eq	41adb0 <ferror@plt+0x18650>  // b.none
  41ada0:	ldr	x0, [sp, #8]
  41ada4:	ldr	x0, [x0, #16]
  41ada8:	cmp	x0, #0x0
  41adac:	b.ne	41adb8 <ferror@plt+0x18658>  // b.any
  41adb0:	mov	x0, #0x0                   	// #0
  41adb4:	b	41adcc <ferror@plt+0x1866c>
  41adb8:	ldr	x0, [sp, #8]
  41adbc:	ldr	x0, [x0, #16]
  41adc0:	str	x0, [sp, #24]
  41adc4:	ldr	x0, [sp, #24]
  41adc8:	add	x0, x0, #0x8
  41adcc:	add	sp, sp, #0x20
  41add0:	ret
  41add4:	sub	sp, sp, #0x20
  41add8:	str	x0, [sp, #8]
  41addc:	ldr	x0, [sp, #8]
  41ade0:	cmp	x0, #0x0
  41ade4:	b.eq	41adf8 <ferror@plt+0x18698>  // b.none
  41ade8:	ldr	x0, [sp, #8]
  41adec:	ldr	x0, [x0, #16]
  41adf0:	cmp	x0, #0x0
  41adf4:	b.ne	41ae00 <ferror@plt+0x186a0>  // b.any
  41adf8:	mov	x0, #0x0                   	// #0
  41adfc:	b	41ae14 <ferror@plt+0x186b4>
  41ae00:	ldr	x0, [sp, #8]
  41ae04:	ldr	x0, [x0, #16]
  41ae08:	str	x0, [sp, #24]
  41ae0c:	ldr	x0, [sp, #24]
  41ae10:	ldr	x0, [x0]
  41ae14:	add	sp, sp, #0x20
  41ae18:	ret
  41ae1c:	stp	x29, x30, [sp, #-32]!
  41ae20:	mov	x29, sp
  41ae24:	str	x0, [sp, #24]
  41ae28:	b	41ae44 <ferror@plt+0x186e4>
  41ae2c:	ldr	x0, [sp, #24]
  41ae30:	ldr	x0, [x0, #16]
  41ae34:	bl	41ab9c <ferror@plt+0x1843c>
  41ae38:	ldr	x0, [sp, #24]
  41ae3c:	bl	411bec <ferror@plt+0xf48c>
  41ae40:	str	x0, [sp, #24]
  41ae44:	ldr	x0, [sp, #24]
  41ae48:	cmp	x0, #0x0
  41ae4c:	b.ne	41ae2c <ferror@plt+0x186cc>  // b.any
  41ae50:	nop
  41ae54:	nop
  41ae58:	ldp	x29, x30, [sp], #32
  41ae5c:	ret
  41ae60:	stp	x29, x30, [sp, #-64]!
  41ae64:	mov	x29, sp
  41ae68:	str	x0, [sp, #40]
  41ae6c:	strb	w1, [sp, #39]
  41ae70:	str	x2, [sp, #24]
  41ae74:	ldr	x0, [sp, #24]
  41ae78:	bl	402110 <strlen@plt>
  41ae7c:	add	x0, x0, #0x1
  41ae80:	str	x0, [sp, #56]
  41ae84:	ldr	x0, [sp, #56]
  41ae88:	add	x0, x0, #0x10
  41ae8c:	bl	4022b0 <malloc@plt>
  41ae90:	str	x0, [sp, #48]
  41ae94:	ldr	x0, [sp, #48]
  41ae98:	cmp	x0, #0x0
  41ae9c:	b.ne	41aea8 <ferror@plt+0x18748>  // b.any
  41aea0:	mov	x0, #0x0                   	// #0
  41aea4:	b	41aed8 <ferror@plt+0x18778>
  41aea8:	ldr	x0, [sp, #48]
  41aeac:	ldr	x1, [sp, #40]
  41aeb0:	str	x1, [x0]
  41aeb4:	ldr	x0, [sp, #48]
  41aeb8:	ldrb	w1, [sp, #39]
  41aebc:	strb	w1, [x0, #8]
  41aec0:	ldr	x0, [sp, #48]
  41aec4:	add	x0, x0, #0x9
  41aec8:	ldr	x2, [sp, #56]
  41aecc:	ldr	x1, [sp, #24]
  41aed0:	bl	4020d0 <memcpy@plt>
  41aed4:	ldr	x0, [sp, #48]
  41aed8:	ldp	x29, x30, [sp], #64
  41aedc:	ret
  41aee0:	stp	x29, x30, [sp, #-32]!
  41aee4:	mov	x29, sp
  41aee8:	str	x0, [sp, #24]
  41aeec:	ldr	x0, [sp, #24]
  41aef0:	bl	402510 <free@plt>
  41aef4:	nop
  41aef8:	ldp	x29, x30, [sp], #32
  41aefc:	ret
  41af00:	stp	x29, x30, [sp, #-80]!
  41af04:	mov	x29, sp
  41af08:	str	x0, [sp, #24]
  41af0c:	str	x1, [sp, #16]
  41af10:	str	wzr, [sp, #72]
  41af14:	ldr	x0, [sp, #24]
  41af18:	cmp	x0, #0x0
  41af1c:	b.eq	41af2c <ferror@plt+0x187cc>  // b.none
  41af20:	ldr	x0, [sp, #16]
  41af24:	cmp	x0, #0x0
  41af28:	b.ne	41af34 <ferror@plt+0x187d4>  // b.any
  41af2c:	mov	w0, #0xfffffffe            	// #-2
  41af30:	b	41b0f0 <ferror@plt+0x18990>
  41af34:	ldr	x0, [sp, #16]
  41af38:	ldr	x0, [x0]
  41af3c:	cmp	x0, #0x0
  41af40:	b.eq	41af64 <ferror@plt+0x18804>  // b.none
  41af44:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41af48:	add	x3, x0, #0x2a8
  41af4c:	mov	w2, #0xac3                 	// #2755
  41af50:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41af54:	add	x1, x0, #0x7f8
  41af58:	adrp	x0, 424000 <ferror@plt+0x218a0>
  41af5c:	add	x0, x0, #0xfe0
  41af60:	bl	4026a0 <__assert_fail@plt>
  41af64:	ldr	x0, [sp, #24]
  41af68:	bl	419f8c <ferror@plt+0x1782c>
  41af6c:	str	x0, [sp, #64]
  41af70:	ldr	x0, [sp, #64]
  41af74:	cmp	x0, #0x0
  41af78:	b.ne	41af8c <ferror@plt+0x1882c>  // b.any
  41af7c:	bl	4026b0 <__errno_location@plt>
  41af80:	ldr	w0, [x0]
  41af84:	neg	w0, w0
  41af88:	b	41b0f0 <ferror@plt+0x18990>
  41af8c:	add	x0, sp, #0x20
  41af90:	mov	x1, x0
  41af94:	ldr	x0, [sp, #64]
  41af98:	bl	41e1bc <ferror@plt+0x1ba5c>
  41af9c:	str	w0, [sp, #60]
  41afa0:	ldr	w0, [sp, #60]
  41afa4:	cmp	w0, #0x0
  41afa8:	b.ge	41afb4 <ferror@plt+0x18854>  // b.tcont
  41afac:	ldr	w0, [sp, #60]
  41afb0:	b	41b0f0 <ferror@plt+0x18990>
  41afb4:	str	wzr, [sp, #76]
  41afb8:	b	41b0cc <ferror@plt+0x1896c>
  41afbc:	ldr	x2, [sp, #32]
  41afc0:	ldrsw	x1, [sp, #76]
  41afc4:	mov	x0, x1
  41afc8:	lsl	x0, x0, #1
  41afcc:	add	x0, x0, x1
  41afd0:	lsl	x0, x0, #3
  41afd4:	add	x0, x2, x0
  41afd8:	ldr	x3, [x0]
  41afdc:	ldr	x2, [sp, #32]
  41afe0:	ldrsw	x1, [sp, #76]
  41afe4:	mov	x0, x1
  41afe8:	lsl	x0, x0, #1
  41afec:	add	x0, x0, x1
  41aff0:	lsl	x0, x0, #3
  41aff4:	add	x0, x2, x0
  41aff8:	ldr	w0, [x0, #8]
  41affc:	and	w4, w0, #0xff
  41b000:	ldr	x2, [sp, #32]
  41b004:	ldrsw	x1, [sp, #76]
  41b008:	mov	x0, x1
  41b00c:	lsl	x0, x0, #1
  41b010:	add	x0, x0, x1
  41b014:	lsl	x0, x0, #3
  41b018:	add	x0, x2, x0
  41b01c:	ldr	x0, [x0, #16]
  41b020:	mov	x2, x0
  41b024:	mov	w1, w4
  41b028:	mov	x0, x3
  41b02c:	bl	41ae60 <ferror@plt+0x18700>
  41b030:	str	x0, [sp, #48]
  41b034:	ldr	x0, [sp, #48]
  41b038:	cmp	x0, #0x0
  41b03c:	b.ne	41b068 <ferror@plt+0x18908>  // b.any
  41b040:	bl	4026b0 <__errno_location@plt>
  41b044:	ldr	w0, [x0]
  41b048:	neg	w0, w0
  41b04c:	str	w0, [sp, #72]
  41b050:	ldr	x0, [sp, #16]
  41b054:	ldr	x0, [x0]
  41b058:	bl	41b1d0 <ferror@plt+0x18a70>
  41b05c:	ldr	x0, [sp, #16]
  41b060:	str	xzr, [x0]
  41b064:	b	41b0e4 <ferror@plt+0x18984>
  41b068:	ldr	x0, [sp, #16]
  41b06c:	ldr	x0, [x0]
  41b070:	ldr	x1, [sp, #48]
  41b074:	bl	411a48 <ferror@plt+0xf2e8>
  41b078:	str	x0, [sp, #40]
  41b07c:	ldr	x0, [sp, #40]
  41b080:	cmp	x0, #0x0
  41b084:	b.eq	41b098 <ferror@plt+0x18938>  // b.none
  41b088:	ldr	x0, [sp, #16]
  41b08c:	ldr	x1, [sp, #40]
  41b090:	str	x1, [x0]
  41b094:	b	41b0c0 <ferror@plt+0x18960>
  41b098:	ldr	x0, [sp, #48]
  41b09c:	bl	41aee0 <ferror@plt+0x18780>
  41b0a0:	ldr	x0, [sp, #16]
  41b0a4:	ldr	x0, [x0]
  41b0a8:	bl	41b1d0 <ferror@plt+0x18a70>
  41b0ac:	ldr	x0, [sp, #16]
  41b0b0:	str	xzr, [x0]
  41b0b4:	mov	w0, #0xfffffff4            	// #-12
  41b0b8:	str	w0, [sp, #72]
  41b0bc:	b	41b0e4 <ferror@plt+0x18984>
  41b0c0:	ldr	w0, [sp, #76]
  41b0c4:	add	w0, w0, #0x1
  41b0c8:	str	w0, [sp, #76]
  41b0cc:	ldr	w1, [sp, #76]
  41b0d0:	ldr	w0, [sp, #60]
  41b0d4:	cmp	w1, w0
  41b0d8:	b.lt	41afbc <ferror@plt+0x1885c>  // b.tstop
  41b0dc:	ldr	w0, [sp, #60]
  41b0e0:	str	w0, [sp, #72]
  41b0e4:	ldr	x0, [sp, #32]
  41b0e8:	bl	402510 <free@plt>
  41b0ec:	ldr	w0, [sp, #72]
  41b0f0:	ldp	x29, x30, [sp], #80
  41b0f4:	ret
  41b0f8:	sub	sp, sp, #0x20
  41b0fc:	str	x0, [sp, #8]
  41b100:	ldr	x0, [sp, #8]
  41b104:	cmp	x0, #0x0
  41b108:	b.eq	41b11c <ferror@plt+0x189bc>  // b.none
  41b10c:	ldr	x0, [sp, #8]
  41b110:	ldr	x0, [x0, #16]
  41b114:	cmp	x0, #0x0
  41b118:	b.ne	41b124 <ferror@plt+0x189c4>  // b.any
  41b11c:	mov	x0, #0x0                   	// #0
  41b120:	b	41b138 <ferror@plt+0x189d8>
  41b124:	ldr	x0, [sp, #8]
  41b128:	ldr	x0, [x0, #16]
  41b12c:	str	x0, [sp, #24]
  41b130:	ldr	x0, [sp, #24]
  41b134:	add	x0, x0, #0x9
  41b138:	add	sp, sp, #0x20
  41b13c:	ret
  41b140:	sub	sp, sp, #0x20
  41b144:	str	x0, [sp, #8]
  41b148:	ldr	x0, [sp, #8]
  41b14c:	cmp	x0, #0x0
  41b150:	b.eq	41b164 <ferror@plt+0x18a04>  // b.none
  41b154:	ldr	x0, [sp, #8]
  41b158:	ldr	x0, [x0, #16]
  41b15c:	cmp	x0, #0x0
  41b160:	b.ne	41b16c <ferror@plt+0x18a0c>  // b.any
  41b164:	mov	x0, #0x0                   	// #0
  41b168:	b	41b180 <ferror@plt+0x18a20>
  41b16c:	ldr	x0, [sp, #8]
  41b170:	ldr	x0, [x0, #16]
  41b174:	str	x0, [sp, #24]
  41b178:	ldr	x0, [sp, #24]
  41b17c:	ldr	x0, [x0]
  41b180:	add	sp, sp, #0x20
  41b184:	ret
  41b188:	sub	sp, sp, #0x20
  41b18c:	str	x0, [sp, #8]
  41b190:	ldr	x0, [sp, #8]
  41b194:	cmp	x0, #0x0
  41b198:	b.eq	41b1ac <ferror@plt+0x18a4c>  // b.none
  41b19c:	ldr	x0, [sp, #8]
  41b1a0:	ldr	x0, [x0, #16]
  41b1a4:	cmp	x0, #0x0
  41b1a8:	b.ne	41b1b4 <ferror@plt+0x18a54>  // b.any
  41b1ac:	mov	w0, #0x0                   	// #0
  41b1b0:	b	41b1c8 <ferror@plt+0x18a68>
  41b1b4:	ldr	x0, [sp, #8]
  41b1b8:	ldr	x0, [x0, #16]
  41b1bc:	str	x0, [sp, #24]
  41b1c0:	ldr	x0, [sp, #24]
  41b1c4:	ldrb	w0, [x0, #8]
  41b1c8:	add	sp, sp, #0x20
  41b1cc:	ret
  41b1d0:	stp	x29, x30, [sp, #-32]!
  41b1d4:	mov	x29, sp
  41b1d8:	str	x0, [sp, #24]
  41b1dc:	b	41b1f8 <ferror@plt+0x18a98>
  41b1e0:	ldr	x0, [sp, #24]
  41b1e4:	ldr	x0, [x0, #16]
  41b1e8:	bl	41aee0 <ferror@plt+0x18780>
  41b1ec:	ldr	x0, [sp, #24]
  41b1f0:	bl	411bec <ferror@plt+0xf48c>
  41b1f4:	str	x0, [sp, #24]
  41b1f8:	ldr	x0, [sp, #24]
  41b1fc:	cmp	x0, #0x0
  41b200:	b.ne	41b1e0 <ferror@plt+0x18a80>  // b.any
  41b204:	nop
  41b208:	nop
  41b20c:	ldp	x29, x30, [sp], #32
  41b210:	ret
  41b214:	stp	x29, x30, [sp, #-32]!
  41b218:	mov	x29, sp
  41b21c:	str	x0, [sp, #24]
  41b220:	ldr	x0, [sp, #24]
  41b224:	ldr	x0, [x0]
  41b228:	bl	402510 <free@plt>
  41b22c:	nop
  41b230:	ldp	x29, x30, [sp], #32
  41b234:	ret
  41b238:	stp	x29, x30, [sp, #-48]!
  41b23c:	mov	x29, sp
  41b240:	str	x19, [sp, #16]
  41b244:	str	x0, [sp, #40]
  41b248:	str	w1, [sp, #36]
  41b24c:	ldr	w0, [sp, #36]
  41b250:	cmp	w0, #0xa
  41b254:	b.eq	41b3dc <ferror@plt+0x18c7c>  // b.none
  41b258:	ldr	w0, [sp, #36]
  41b25c:	cmp	w0, #0xa
  41b260:	b.hi	41b424 <ferror@plt+0x18cc4>  // b.pmore
  41b264:	ldr	w0, [sp, #36]
  41b268:	cmp	w0, #0x9
  41b26c:	b.eq	41b394 <ferror@plt+0x18c34>  // b.none
  41b270:	ldr	w0, [sp, #36]
  41b274:	cmp	w0, #0x9
  41b278:	b.hi	41b424 <ferror@plt+0x18cc4>  // b.pmore
  41b27c:	ldr	w0, [sp, #36]
  41b280:	cmp	w0, #0x8
  41b284:	b.eq	41b34c <ferror@plt+0x18bec>  // b.none
  41b288:	ldr	w0, [sp, #36]
  41b28c:	cmp	w0, #0x8
  41b290:	b.hi	41b424 <ferror@plt+0x18cc4>  // b.pmore
  41b294:	ldr	w0, [sp, #36]
  41b298:	cmp	w0, #0x5
  41b29c:	b.eq	41b2b0 <ferror@plt+0x18b50>  // b.none
  41b2a0:	ldr	w0, [sp, #36]
  41b2a4:	cmp	w0, #0x7
  41b2a8:	b.eq	41b304 <ferror@plt+0x18ba4>  // b.none
  41b2ac:	b	41b424 <ferror@plt+0x18cc4>
  41b2b0:	ldr	x0, [sp, #40]
  41b2b4:	ldr	x0, [x0, #48]
  41b2b8:	bl	41067c <ferror@plt+0xdf1c>
  41b2bc:	cmp	w0, #0x2
  41b2c0:	b.le	41b46c <ferror@plt+0x18d0c>
  41b2c4:	ldr	x0, [sp, #40]
  41b2c8:	ldr	x19, [x0, #48]
  41b2cc:	mov	w0, #0xc                   	// #12
  41b2d0:	bl	4023a0 <strerror@plt>
  41b2d4:	mov	x6, x0
  41b2d8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b2dc:	add	x5, x0, #0x2d0
  41b2e0:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b2e4:	add	x4, x0, #0x3b8
  41b2e8:	mov	w3, #0x44                  	// #68
  41b2ec:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b2f0:	add	x2, x0, #0x2d8
  41b2f4:	mov	w1, #0x3                   	// #3
  41b2f8:	mov	x0, x19
  41b2fc:	bl	40ffe0 <ferror@plt+0xd880>
  41b300:	b	41b46c <ferror@plt+0x18d0c>
  41b304:	ldr	x0, [sp, #40]
  41b308:	ldr	x0, [x0, #48]
  41b30c:	bl	41067c <ferror@plt+0xdf1c>
  41b310:	cmp	w0, #0x2
  41b314:	b.le	41b474 <ferror@plt+0x18d14>
  41b318:	ldr	x0, [sp, #40]
  41b31c:	ldr	x6, [x0, #48]
  41b320:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b324:	add	x5, x0, #0x2f0
  41b328:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b32c:	add	x4, x0, #0x3b8
  41b330:	mov	w3, #0x47                  	// #71
  41b334:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b338:	add	x2, x0, #0x2d8
  41b33c:	mov	w1, #0x3                   	// #3
  41b340:	mov	x0, x6
  41b344:	bl	40ffe0 <ferror@plt+0xd880>
  41b348:	b	41b474 <ferror@plt+0x18d14>
  41b34c:	ldr	x0, [sp, #40]
  41b350:	ldr	x0, [x0, #48]
  41b354:	bl	41067c <ferror@plt+0xdf1c>
  41b358:	cmp	w0, #0x2
  41b35c:	b.le	41b47c <ferror@plt+0x18d1c>
  41b360:	ldr	x0, [sp, #40]
  41b364:	ldr	x6, [x0, #48]
  41b368:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b36c:	add	x5, x0, #0x310
  41b370:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b374:	add	x4, x0, #0x3b8
  41b378:	mov	w3, #0x4a                  	// #74
  41b37c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b380:	add	x2, x0, #0x2d8
  41b384:	mov	w1, #0x3                   	// #3
  41b388:	mov	x0, x6
  41b38c:	bl	40ffe0 <ferror@plt+0xd880>
  41b390:	b	41b47c <ferror@plt+0x18d1c>
  41b394:	ldr	x0, [sp, #40]
  41b398:	ldr	x0, [x0, #48]
  41b39c:	bl	41067c <ferror@plt+0xdf1c>
  41b3a0:	cmp	w0, #0x2
  41b3a4:	b.le	41b484 <ferror@plt+0x18d24>
  41b3a8:	ldr	x0, [sp, #40]
  41b3ac:	ldr	x6, [x0, #48]
  41b3b0:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b3b4:	add	x5, x0, #0x338
  41b3b8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b3bc:	add	x4, x0, #0x3b8
  41b3c0:	mov	w3, #0x4d                  	// #77
  41b3c4:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b3c8:	add	x2, x0, #0x2d8
  41b3cc:	mov	w1, #0x3                   	// #3
  41b3d0:	mov	x0, x6
  41b3d4:	bl	40ffe0 <ferror@plt+0xd880>
  41b3d8:	b	41b484 <ferror@plt+0x18d24>
  41b3dc:	ldr	x0, [sp, #40]
  41b3e0:	ldr	x0, [x0, #48]
  41b3e4:	bl	41067c <ferror@plt+0xdf1c>
  41b3e8:	cmp	w0, #0x2
  41b3ec:	b.le	41b48c <ferror@plt+0x18d2c>
  41b3f0:	ldr	x0, [sp, #40]
  41b3f4:	ldr	x6, [x0, #48]
  41b3f8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b3fc:	add	x5, x0, #0x350
  41b400:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b404:	add	x4, x0, #0x3b8
  41b408:	mov	w3, #0x50                  	// #80
  41b40c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b410:	add	x2, x0, #0x2d8
  41b414:	mov	w1, #0x3                   	// #3
  41b418:	mov	x0, x6
  41b41c:	bl	40ffe0 <ferror@plt+0xd880>
  41b420:	b	41b48c <ferror@plt+0x18d2c>
  41b424:	ldr	x0, [sp, #40]
  41b428:	ldr	x0, [x0, #48]
  41b42c:	bl	41067c <ferror@plt+0xdf1c>
  41b430:	cmp	w0, #0x2
  41b434:	b.le	41b494 <ferror@plt+0x18d34>
  41b438:	ldr	x0, [sp, #40]
  41b43c:	ldr	x6, [x0, #48]
  41b440:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b444:	add	x5, x0, #0x370
  41b448:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b44c:	add	x4, x0, #0x3b8
  41b450:	mov	w3, #0x53                  	// #83
  41b454:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b458:	add	x2, x0, #0x2d8
  41b45c:	mov	w1, #0x3                   	// #3
  41b460:	mov	x0, x6
  41b464:	bl	40ffe0 <ferror@plt+0xd880>
  41b468:	b	41b494 <ferror@plt+0x18d34>
  41b46c:	nop
  41b470:	b	41b498 <ferror@plt+0x18d38>
  41b474:	nop
  41b478:	b	41b498 <ferror@plt+0x18d38>
  41b47c:	nop
  41b480:	b	41b498 <ferror@plt+0x18d38>
  41b484:	nop
  41b488:	b	41b498 <ferror@plt+0x18d38>
  41b48c:	nop
  41b490:	b	41b498 <ferror@plt+0x18d38>
  41b494:	nop
  41b498:	nop
  41b49c:	ldr	x19, [sp, #16]
  41b4a0:	ldp	x29, x30, [sp], #48
  41b4a4:	ret
  41b4a8:	mov	x12, #0x4050                	// #16464
  41b4ac:	sub	sp, sp, x12
  41b4b0:	stp	x29, x30, [sp]
  41b4b4:	mov	x29, sp
  41b4b8:	str	x0, [sp, #24]
  41b4bc:	str	x1, [sp, #16]
  41b4c0:	add	x0, sp, #0x4, lsl #12
  41b4c4:	str	wzr, [x0, #76]
  41b4c8:	str	xzr, [sp, #16448]
  41b4cc:	str	xzr, [sp, #16440]
  41b4d0:	ldr	x0, [sp, #24]
  41b4d4:	str	xzr, [x0, #8]
  41b4d8:	ldr	x0, [sp, #24]
  41b4dc:	add	x1, sp, #0x20
  41b4e0:	str	x1, [x0, #24]
  41b4e4:	ldr	x0, [sp, #24]
  41b4e8:	mov	x1, #0x2000                	// #8192
  41b4ec:	str	x1, [x0, #32]
  41b4f0:	ldr	x0, [sp, #24]
  41b4f4:	ldr	x0, [x0, #8]
  41b4f8:	cmp	x0, #0x0
  41b4fc:	b.ne	41b574 <ferror@plt+0x18e14>  // b.any
  41b500:	ldr	x0, [sp, #16]
  41b504:	ldr	w0, [x0, #16]
  41b508:	add	x1, sp, #0x2, lsl #12
  41b50c:	add	x1, x1, #0x20
  41b510:	mov	x2, #0x2000                	// #8192
  41b514:	bl	4025f0 <read@plt>
  41b518:	str	x0, [sp, #16432]
  41b51c:	ldr	x0, [sp, #16432]
  41b520:	cmp	x0, #0x0
  41b524:	b.ge	41b540 <ferror@plt+0x18de0>  // b.tcont
  41b528:	bl	4026b0 <__errno_location@plt>
  41b52c:	ldr	w0, [x0]
  41b530:	neg	w0, w0
  41b534:	add	x1, sp, #0x4, lsl #12
  41b538:	str	w0, [x1, #72]
  41b53c:	b	41b6b8 <ferror@plt+0x18f58>
  41b540:	ldr	x0, [sp, #24]
  41b544:	add	x1, sp, #0x2, lsl #12
  41b548:	add	x1, x1, #0x20
  41b54c:	str	x1, [x0]
  41b550:	ldr	x1, [sp, #16432]
  41b554:	ldr	x0, [sp, #24]
  41b558:	str	x1, [x0, #8]
  41b55c:	ldr	x0, [sp, #16432]
  41b560:	cmp	x0, #0x0
  41b564:	b.ne	41b574 <ferror@plt+0x18e14>  // b.any
  41b568:	mov	w0, #0x3                   	// #3
  41b56c:	add	x1, sp, #0x4, lsl #12
  41b570:	str	w0, [x1, #76]
  41b574:	add	x0, sp, #0x4, lsl #12
  41b578:	ldr	w1, [x0, #76]
  41b57c:	ldr	x0, [sp, #24]
  41b580:	bl	402160 <lzma_code@plt>
  41b584:	add	x1, sp, #0x4, lsl #12
  41b588:	str	w0, [x1, #72]
  41b58c:	ldr	x0, [sp, #24]
  41b590:	ldr	x0, [x0, #32]
  41b594:	cmp	x0, #0x0
  41b598:	b.eq	41b5ac <ferror@plt+0x18e4c>  // b.none
  41b59c:	add	x0, sp, #0x4, lsl #12
  41b5a0:	ldr	w0, [x0, #72]
  41b5a4:	cmp	w0, #0x0
  41b5a8:	b.eq	41b648 <ferror@plt+0x18ee8>  // b.none
  41b5ac:	ldr	x0, [sp, #24]
  41b5b0:	ldr	x0, [x0, #32]
  41b5b4:	mov	x1, #0x2000                	// #8192
  41b5b8:	sub	x0, x1, x0
  41b5bc:	str	x0, [sp, #16424]
  41b5c0:	ldr	x1, [sp, #16440]
  41b5c4:	ldr	x0, [sp, #16424]
  41b5c8:	add	x0, x1, x0
  41b5cc:	mov	x1, x0
  41b5d0:	ldr	x0, [sp, #16448]
  41b5d4:	bl	402350 <realloc@plt>
  41b5d8:	str	x0, [sp, #16416]
  41b5dc:	ldr	x0, [sp, #16416]
  41b5e0:	cmp	x0, #0x0
  41b5e4:	b.ne	41b600 <ferror@plt+0x18ea0>  // b.any
  41b5e8:	bl	4026b0 <__errno_location@plt>
  41b5ec:	ldr	w0, [x0]
  41b5f0:	neg	w0, w0
  41b5f4:	add	x1, sp, #0x4, lsl #12
  41b5f8:	str	w0, [x1, #72]
  41b5fc:	b	41b6b8 <ferror@plt+0x18f58>
  41b600:	ldr	x1, [sp, #16416]
  41b604:	ldr	x0, [sp, #16440]
  41b608:	add	x0, x1, x0
  41b60c:	add	x1, sp, #0x20
  41b610:	ldr	x2, [sp, #16424]
  41b614:	bl	4020d0 <memcpy@plt>
  41b618:	ldr	x1, [sp, #16440]
  41b61c:	ldr	x0, [sp, #16424]
  41b620:	add	x0, x1, x0
  41b624:	str	x0, [sp, #16440]
  41b628:	ldr	x0, [sp, #16416]
  41b62c:	str	x0, [sp, #16448]
  41b630:	ldr	x0, [sp, #24]
  41b634:	add	x1, sp, #0x20
  41b638:	str	x1, [x0, #24]
  41b63c:	ldr	x0, [sp, #24]
  41b640:	mov	x1, #0x2000                	// #8192
  41b644:	str	x1, [x0, #32]
  41b648:	add	x0, sp, #0x4, lsl #12
  41b64c:	ldr	w0, [x0, #72]
  41b650:	cmp	w0, #0x1
  41b654:	b.eq	41b688 <ferror@plt+0x18f28>  // b.none
  41b658:	add	x0, sp, #0x4, lsl #12
  41b65c:	ldr	w0, [x0, #72]
  41b660:	cmp	w0, #0x0
  41b664:	b.eq	41b4f0 <ferror@plt+0x18d90>  // b.none
  41b668:	add	x0, sp, #0x4, lsl #12
  41b66c:	ldr	w1, [x0, #72]
  41b670:	ldr	x0, [sp, #16]
  41b674:	bl	41b238 <ferror@plt+0x18ad8>
  41b678:	mov	w0, #0xffffffea            	// #-22
  41b67c:	add	x1, sp, #0x4, lsl #12
  41b680:	str	w0, [x1, #72]
  41b684:	b	41b6b8 <ferror@plt+0x18f58>
  41b688:	nop
  41b68c:	ldr	x0, [sp, #16]
  41b690:	mov	w1, #0x1                   	// #1
  41b694:	strb	w1, [x0]
  41b698:	ldr	x0, [sp, #16]
  41b69c:	ldr	x1, [sp, #16448]
  41b6a0:	str	x1, [x0, #32]
  41b6a4:	ldr	x1, [sp, #16440]
  41b6a8:	ldr	x0, [sp, #16]
  41b6ac:	str	x1, [x0, #24]
  41b6b0:	mov	w0, #0x0                   	// #0
  41b6b4:	b	41b6c8 <ferror@plt+0x18f68>
  41b6b8:	ldr	x0, [sp, #16448]
  41b6bc:	bl	402510 <free@plt>
  41b6c0:	add	x0, sp, #0x4, lsl #12
  41b6c4:	ldr	w0, [x0, #72]
  41b6c8:	ldp	x29, x30, [sp]
  41b6cc:	mov	x12, #0x4050                	// #16464
  41b6d0:	add	sp, sp, x12
  41b6d4:	ret
  41b6d8:	stp	x29, x30, [sp, #-192]!
  41b6dc:	mov	x29, sp
  41b6e0:	str	x19, [sp, #16]
  41b6e4:	str	x0, [sp, #40]
  41b6e8:	stp	xzr, xzr, [sp, #48]
  41b6ec:	stp	xzr, xzr, [sp, #64]
  41b6f0:	stp	xzr, xzr, [sp, #80]
  41b6f4:	stp	xzr, xzr, [sp, #96]
  41b6f8:	stp	xzr, xzr, [sp, #112]
  41b6fc:	stp	xzr, xzr, [sp, #128]
  41b700:	stp	xzr, xzr, [sp, #144]
  41b704:	stp	xzr, xzr, [sp, #160]
  41b708:	str	xzr, [sp, #176]
  41b70c:	add	x0, sp, #0x30
  41b710:	mov	w2, #0x8                   	// #8
  41b714:	mov	x1, #0xffffffffffffffff    	// #-1
  41b718:	bl	402450 <lzma_stream_decoder@plt>
  41b71c:	str	w0, [sp, #188]
  41b720:	ldr	w0, [sp, #188]
  41b724:	cmp	w0, #0x5
  41b728:	b.ne	41b784 <ferror@plt+0x19024>  // b.any
  41b72c:	ldr	x0, [sp, #40]
  41b730:	ldr	x0, [x0, #48]
  41b734:	bl	41067c <ferror@plt+0xdf1c>
  41b738:	cmp	w0, #0x2
  41b73c:	b.le	41b77c <ferror@plt+0x1901c>
  41b740:	ldr	x0, [sp, #40]
  41b744:	ldr	x19, [x0, #48]
  41b748:	mov	w0, #0xc                   	// #12
  41b74c:	bl	4023a0 <strerror@plt>
  41b750:	mov	x6, x0
  41b754:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b758:	add	x5, x0, #0x2d0
  41b75c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b760:	add	x4, x0, #0x3d0
  41b764:	mov	w3, #0x97                  	// #151
  41b768:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b76c:	add	x2, x0, #0x2d8
  41b770:	mov	w1, #0x3                   	// #3
  41b774:	mov	x0, x19
  41b778:	bl	40ffe0 <ferror@plt+0xd880>
  41b77c:	mov	w0, #0xfffffff4            	// #-12
  41b780:	b	41b7f8 <ferror@plt+0x19098>
  41b784:	ldr	w0, [sp, #188]
  41b788:	cmp	w0, #0x0
  41b78c:	b.eq	41b7dc <ferror@plt+0x1907c>  // b.none
  41b790:	ldr	x0, [sp, #40]
  41b794:	ldr	x0, [x0, #48]
  41b798:	bl	41067c <ferror@plt+0xdf1c>
  41b79c:	cmp	w0, #0x2
  41b7a0:	b.le	41b7d4 <ferror@plt+0x19074>
  41b7a4:	ldr	x0, [sp, #40]
  41b7a8:	ldr	x6, [x0, #48]
  41b7ac:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b7b0:	add	x5, x0, #0x370
  41b7b4:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b7b8:	add	x4, x0, #0x3d0
  41b7bc:	mov	w3, #0x9a                  	// #154
  41b7c0:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b7c4:	add	x2, x0, #0x2d8
  41b7c8:	mov	w1, #0x3                   	// #3
  41b7cc:	mov	x0, x6
  41b7d0:	bl	40ffe0 <ferror@plt+0xd880>
  41b7d4:	mov	w0, #0xffffffea            	// #-22
  41b7d8:	b	41b7f8 <ferror@plt+0x19098>
  41b7dc:	add	x0, sp, #0x30
  41b7e0:	ldr	x1, [sp, #40]
  41b7e4:	bl	41b4a8 <ferror@plt+0x18d48>
  41b7e8:	str	w0, [sp, #184]
  41b7ec:	add	x0, sp, #0x30
  41b7f0:	bl	402490 <lzma_end@plt>
  41b7f4:	ldr	w0, [sp, #184]
  41b7f8:	ldr	x19, [sp, #16]
  41b7fc:	ldp	x29, x30, [sp], #192
  41b800:	ret
  41b804:	stp	x29, x30, [sp, #-32]!
  41b808:	mov	x29, sp
  41b80c:	str	x0, [sp, #24]
  41b810:	ldr	x0, [sp, #24]
  41b814:	ldrb	w0, [x0]
  41b818:	eor	w0, w0, #0x1
  41b81c:	and	w0, w0, #0xff
  41b820:	cmp	w0, #0x0
  41b824:	b.ne	41b838 <ferror@plt+0x190d8>  // b.any
  41b828:	ldr	x0, [sp, #24]
  41b82c:	ldr	x0, [x0, #32]
  41b830:	bl	402510 <free@plt>
  41b834:	b	41b83c <ferror@plt+0x190dc>
  41b838:	nop
  41b83c:	ldp	x29, x30, [sp], #32
  41b840:	ret
  41b844:	stp	x29, x30, [sp, #-112]!
  41b848:	mov	x29, sp
  41b84c:	str	x19, [sp, #16]
  41b850:	str	x0, [sp, #40]
  41b854:	str	wzr, [sp, #108]
  41b858:	str	xzr, [sp, #96]
  41b85c:	str	xzr, [sp, #88]
  41b860:	str	xzr, [sp, #56]
  41b864:	bl	4026b0 <__errno_location@plt>
  41b868:	str	wzr, [x0]
  41b86c:	ldr	x0, [sp, #40]
  41b870:	ldr	w2, [x0, #16]
  41b874:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b878:	add	x1, x0, #0x390
  41b87c:	mov	w0, w2
  41b880:	bl	402240 <gzdopen@plt>
  41b884:	mov	x1, x0
  41b888:	ldr	x0, [sp, #40]
  41b88c:	str	x1, [x0, #8]
  41b890:	ldr	x0, [sp, #40]
  41b894:	ldr	x0, [x0, #8]
  41b898:	cmp	x0, #0x0
  41b89c:	b.ne	41b8b0 <ferror@plt+0x19150>  // b.any
  41b8a0:	bl	4026b0 <__errno_location@plt>
  41b8a4:	ldr	w0, [x0]
  41b8a8:	neg	w19, w0
  41b8ac:	b	41ba3c <ferror@plt+0x192dc>
  41b8b0:	ldr	x0, [sp, #40]
  41b8b4:	mov	w1, #0xffffffff            	// #-1
  41b8b8:	str	w1, [x0, #16]
  41b8bc:	ldr	x1, [sp, #96]
  41b8c0:	ldr	x0, [sp, #88]
  41b8c4:	cmp	x1, x0
  41b8c8:	b.ne	41b91c <ferror@plt+0x191bc>  // b.any
  41b8cc:	ldr	x2, [sp, #56]
  41b8d0:	ldr	x0, [sp, #88]
  41b8d4:	add	x0, x0, #0x400, lsl #12
  41b8d8:	mov	x1, x0
  41b8dc:	mov	x0, x2
  41b8e0:	bl	402350 <realloc@plt>
  41b8e4:	str	x0, [sp, #80]
  41b8e8:	ldr	x0, [sp, #80]
  41b8ec:	cmp	x0, #0x0
  41b8f0:	b.ne	41b908 <ferror@plt+0x191a8>  // b.any
  41b8f4:	bl	4026b0 <__errno_location@plt>
  41b8f8:	ldr	w0, [x0]
  41b8fc:	neg	w0, w0
  41b900:	str	w0, [sp, #108]
  41b904:	b	41ba2c <ferror@plt+0x192cc>
  41b908:	ldr	x0, [sp, #88]
  41b90c:	add	x0, x0, #0x400, lsl #12
  41b910:	str	x0, [sp, #88]
  41b914:	ldr	x0, [sp, #80]
  41b918:	str	x0, [sp, #56]
  41b91c:	ldr	x0, [sp, #40]
  41b920:	ldr	x3, [x0, #8]
  41b924:	ldr	x1, [sp, #56]
  41b928:	ldr	x0, [sp, #96]
  41b92c:	add	x0, x1, x0
  41b930:	ldr	x1, [sp, #88]
  41b934:	mov	w2, w1
  41b938:	ldr	x1, [sp, #96]
  41b93c:	sub	w1, w2, w1
  41b940:	mov	w2, w1
  41b944:	mov	x1, x0
  41b948:	mov	x0, x3
  41b94c:	bl	4023c0 <gzread@plt>
  41b950:	str	w0, [sp, #76]
  41b954:	ldr	w0, [sp, #76]
  41b958:	cmp	w0, #0x0
  41b95c:	b.eq	41ba04 <ferror@plt+0x192a4>  // b.none
  41b960:	ldr	w0, [sp, #76]
  41b964:	cmp	w0, #0x0
  41b968:	b.ge	41b9f0 <ferror@plt+0x19290>  // b.tcont
  41b96c:	ldr	x0, [sp, #40]
  41b970:	ldr	x0, [x0, #8]
  41b974:	add	x1, sp, #0x34
  41b978:	bl	402500 <gzerror@plt>
  41b97c:	str	x0, [sp, #64]
  41b980:	ldr	x0, [sp, #40]
  41b984:	ldr	x0, [x0, #48]
  41b988:	bl	41067c <ferror@plt+0xdf1c>
  41b98c:	cmp	w0, #0x2
  41b990:	b.le	41b9c8 <ferror@plt+0x19268>
  41b994:	ldr	x0, [sp, #40]
  41b998:	ldr	x7, [x0, #48]
  41b99c:	ldr	x6, [sp, #64]
  41b9a0:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b9a4:	add	x5, x0, #0x398
  41b9a8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b9ac:	add	x4, x0, #0x3d8
  41b9b0:	mov	w3, #0xce                  	// #206
  41b9b4:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41b9b8:	add	x2, x0, #0x2d8
  41b9bc:	mov	w1, #0x3                   	// #3
  41b9c0:	mov	x0, x7
  41b9c4:	bl	40ffe0 <ferror@plt+0xd880>
  41b9c8:	ldr	w0, [sp, #52]
  41b9cc:	cmn	w0, #0x1
  41b9d0:	b.ne	41b9e4 <ferror@plt+0x19284>  // b.any
  41b9d4:	bl	4026b0 <__errno_location@plt>
  41b9d8:	ldr	w0, [x0]
  41b9dc:	neg	w0, w0
  41b9e0:	b	41b9e8 <ferror@plt+0x19288>
  41b9e4:	mov	w0, #0xffffffea            	// #-22
  41b9e8:	str	w0, [sp, #108]
  41b9ec:	b	41ba2c <ferror@plt+0x192cc>
  41b9f0:	ldrsw	x0, [sp, #76]
  41b9f4:	ldr	x1, [sp, #96]
  41b9f8:	add	x0, x1, x0
  41b9fc:	str	x0, [sp, #96]
  41ba00:	b	41b8bc <ferror@plt+0x1915c>
  41ba04:	nop
  41ba08:	ldr	x1, [sp, #56]
  41ba0c:	ldr	x0, [sp, #40]
  41ba10:	str	x1, [x0, #32]
  41ba14:	ldr	x0, [sp, #40]
  41ba18:	ldr	x1, [sp, #96]
  41ba1c:	str	x1, [x0, #24]
  41ba20:	str	xzr, [sp, #56]
  41ba24:	mov	w19, #0x0                   	// #0
  41ba28:	b	41ba3c <ferror@plt+0x192dc>
  41ba2c:	ldr	x0, [sp, #40]
  41ba30:	ldr	x0, [x0, #8]
  41ba34:	bl	4020f0 <gzclose@plt>
  41ba38:	ldr	w19, [sp, #108]
  41ba3c:	add	x0, sp, #0x38
  41ba40:	bl	41b214 <ferror@plt+0x18ab4>
  41ba44:	mov	w0, w19
  41ba48:	ldr	x19, [sp, #16]
  41ba4c:	ldp	x29, x30, [sp], #112
  41ba50:	ret
  41ba54:	stp	x29, x30, [sp, #-32]!
  41ba58:	mov	x29, sp
  41ba5c:	str	x0, [sp, #24]
  41ba60:	ldr	x0, [sp, #24]
  41ba64:	ldr	x0, [x0, #8]
  41ba68:	cmp	x0, #0x0
  41ba6c:	b.eq	41ba8c <ferror@plt+0x1932c>  // b.none
  41ba70:	ldr	x0, [sp, #24]
  41ba74:	ldr	x0, [x0, #32]
  41ba78:	bl	402510 <free@plt>
  41ba7c:	ldr	x0, [sp, #24]
  41ba80:	ldr	x0, [x0, #8]
  41ba84:	bl	4020f0 <gzclose@plt>
  41ba88:	b	41ba90 <ferror@plt+0x19330>
  41ba8c:	nop
  41ba90:	ldp	x29, x30, [sp], #32
  41ba94:	ret
  41ba98:	stp	x29, x30, [sp, #-160]!
  41ba9c:	mov	x29, sp
  41baa0:	str	x0, [sp, #24]
  41baa4:	ldr	x0, [sp, #24]
  41baa8:	ldr	w0, [x0, #16]
  41baac:	add	x1, sp, #0x20
  41bab0:	bl	41f4d0 <ferror@plt+0x1cd70>
  41bab4:	cmp	w0, #0x0
  41bab8:	b.ge	41bacc <ferror@plt+0x1936c>  // b.tcont
  41babc:	bl	4026b0 <__errno_location@plt>
  41bac0:	ldr	w0, [x0]
  41bac4:	neg	w0, w0
  41bac8:	b	41bb40 <ferror@plt+0x193e0>
  41bacc:	ldr	x1, [sp, #80]
  41bad0:	ldr	x0, [sp, #24]
  41bad4:	str	x1, [x0, #24]
  41bad8:	ldr	x0, [sp, #24]
  41badc:	ldr	x0, [x0, #24]
  41bae0:	mov	x1, x0
  41bae4:	ldr	x0, [sp, #24]
  41bae8:	ldr	w0, [x0, #16]
  41baec:	mov	x5, #0x0                   	// #0
  41baf0:	mov	w4, w0
  41baf4:	mov	w3, #0x2                   	// #2
  41baf8:	mov	w2, #0x1                   	// #1
  41bafc:	mov	x0, #0x0                   	// #0
  41bb00:	bl	4024d0 <mmap@plt>
  41bb04:	mov	x1, x0
  41bb08:	ldr	x0, [sp, #24]
  41bb0c:	str	x1, [x0, #32]
  41bb10:	ldr	x0, [sp, #24]
  41bb14:	ldr	x0, [x0, #32]
  41bb18:	cmn	x0, #0x1
  41bb1c:	b.ne	41bb30 <ferror@plt+0x193d0>  // b.any
  41bb20:	bl	4026b0 <__errno_location@plt>
  41bb24:	ldr	w0, [x0]
  41bb28:	neg	w0, w0
  41bb2c:	b	41bb40 <ferror@plt+0x193e0>
  41bb30:	ldr	x0, [sp, #24]
  41bb34:	mov	w1, #0x1                   	// #1
  41bb38:	strb	w1, [x0, #20]
  41bb3c:	mov	w0, #0x0                   	// #0
  41bb40:	ldp	x29, x30, [sp], #160
  41bb44:	ret
  41bb48:	stp	x29, x30, [sp, #-32]!
  41bb4c:	mov	x29, sp
  41bb50:	str	x0, [sp, #24]
  41bb54:	ldr	x0, [sp, #24]
  41bb58:	ldr	x2, [x0, #32]
  41bb5c:	ldr	x0, [sp, #24]
  41bb60:	ldr	x0, [x0, #24]
  41bb64:	mov	x1, x0
  41bb68:	mov	x0, x2
  41bb6c:	bl	402590 <munmap@plt>
  41bb70:	nop
  41bb74:	ldp	x29, x30, [sp], #32
  41bb78:	ret
  41bb7c:	stp	x29, x30, [sp, #-32]!
  41bb80:	mov	x29, sp
  41bb84:	str	x0, [sp, #24]
  41bb88:	ldr	x0, [sp, #24]
  41bb8c:	ldr	x0, [x0, #56]
  41bb90:	cmp	x0, #0x0
  41bb94:	b.eq	41bba4 <ferror@plt+0x19444>  // b.none
  41bb98:	ldr	x0, [sp, #24]
  41bb9c:	ldr	x0, [x0, #56]
  41bba0:	b	41bbd4 <ferror@plt+0x19474>
  41bba4:	ldr	x0, [sp, #24]
  41bba8:	ldr	x2, [x0, #32]
  41bbac:	ldr	x0, [sp, #24]
  41bbb0:	ldr	x0, [x0, #24]
  41bbb4:	mov	x1, x0
  41bbb8:	mov	x0, x2
  41bbbc:	bl	41c744 <ferror@plt+0x19fe4>
  41bbc0:	mov	x1, x0
  41bbc4:	ldr	x0, [sp, #24]
  41bbc8:	str	x1, [x0, #56]
  41bbcc:	ldr	x0, [sp, #24]
  41bbd0:	ldr	x0, [x0, #56]
  41bbd4:	ldp	x29, x30, [sp], #32
  41bbd8:	ret
  41bbdc:	stp	x29, x30, [sp, #-80]!
  41bbe0:	mov	x29, sp
  41bbe4:	str	x0, [x29, #24]
  41bbe8:	str	x1, [x29, #16]
  41bbec:	mov	x1, #0x40                  	// #64
  41bbf0:	mov	x0, #0x1                   	// #1
  41bbf4:	bl	402320 <calloc@plt>
  41bbf8:	str	x0, [x29, #48]
  41bbfc:	str	xzr, [x29, #64]
  41bc00:	ldr	x0, [x29, #48]
  41bc04:	cmp	x0, #0x0
  41bc08:	b.ne	41bc14 <ferror@plt+0x194b4>  // b.any
  41bc0c:	mov	x0, #0x0                   	// #0
  41bc10:	b	41be74 <ferror@plt+0x19714>
  41bc14:	mov	w1, #0x80000               	// #524288
  41bc18:	ldr	x0, [x29, #16]
  41bc1c:	bl	4022c0 <open@plt>
  41bc20:	mov	w1, w0
  41bc24:	ldr	x0, [x29, #48]
  41bc28:	str	w1, [x0, #16]
  41bc2c:	ldr	x0, [x29, #48]
  41bc30:	ldr	w0, [x0, #16]
  41bc34:	cmp	w0, #0x0
  41bc38:	b.ge	41bc50 <ferror@plt+0x194f0>  // b.tcont
  41bc3c:	bl	4026b0 <__errno_location@plt>
  41bc40:	ldr	w0, [x0]
  41bc44:	neg	w0, w0
  41bc48:	str	w0, [x29, #60]
  41bc4c:	b	41be24 <ferror@plt+0x196c4>
  41bc50:	adrp	x0, 439000 <ferror@plt+0x368a0>
  41bc54:	add	x0, x0, #0xce8
  41bc58:	str	x0, [x29, #72]
  41bc5c:	b	41bc8c <ferror@plt+0x1952c>
  41bc60:	ldr	x0, [x29, #72]
  41bc64:	ldr	x0, [x0]
  41bc68:	ldr	x1, [x29, #64]
  41bc6c:	cmp	x1, x0
  41bc70:	b.cs	41bc80 <ferror@plt+0x19520>  // b.hs, b.nlast
  41bc74:	ldr	x0, [x29, #72]
  41bc78:	ldr	x0, [x0]
  41bc7c:	str	x0, [x29, #64]
  41bc80:	ldr	x0, [x29, #72]
  41bc84:	add	x0, x0, #0x20
  41bc88:	str	x0, [x29, #72]
  41bc8c:	ldr	x0, [x29, #72]
  41bc90:	ldr	x0, [x0, #16]
  41bc94:	cmp	x0, #0x0
  41bc98:	b.ne	41bc60 <ferror@plt+0x19500>  // b.any
  41bc9c:	ldr	x0, [x29, #48]
  41bca0:	strb	wzr, [x0, #20]
  41bca4:	ldr	x0, [x29, #64]
  41bca8:	cmp	x0, #0x0
  41bcac:	b.eq	41bde0 <ferror@plt+0x19680>  // b.none
  41bcb0:	ldr	x0, [x29, #64]
  41bcb4:	add	x0, x0, #0x1
  41bcb8:	add	x0, x0, #0xf
  41bcbc:	lsr	x0, x0, #4
  41bcc0:	lsl	x0, x0, #4
  41bcc4:	sub	sp, sp, x0
  41bcc8:	mov	x0, sp
  41bccc:	add	x0, x0, #0xf
  41bcd0:	lsr	x0, x0, #4
  41bcd4:	lsl	x0, x0, #4
  41bcd8:	str	x0, [x29, #40]
  41bcdc:	ldr	x0, [x29, #40]
  41bce0:	cmp	x0, #0x0
  41bce4:	b.ne	41bcfc <ferror@plt+0x1959c>  // b.any
  41bce8:	bl	4026b0 <__errno_location@plt>
  41bcec:	ldr	w0, [x0]
  41bcf0:	neg	w0, w0
  41bcf4:	str	w0, [x29, #60]
  41bcf8:	b	41be24 <ferror@plt+0x196c4>
  41bcfc:	ldr	x0, [x29, #48]
  41bd00:	ldr	w3, [x0, #16]
  41bd04:	ldr	x0, [x29, #64]
  41bd08:	add	x0, x0, #0x1
  41bd0c:	mov	x2, x0
  41bd10:	ldr	x1, [x29, #40]
  41bd14:	mov	w0, w3
  41bd18:	bl	40f72c <ferror@plt+0xcfcc>
  41bd1c:	str	x0, [x29, #32]
  41bd20:	ldr	x0, [x29, #48]
  41bd24:	ldr	w0, [x0, #16]
  41bd28:	mov	w2, #0x0                   	// #0
  41bd2c:	mov	x1, #0x0                   	// #0
  41bd30:	bl	402250 <lseek@plt>
  41bd34:	ldr	x0, [x29, #64]
  41bd38:	ldr	x1, [x29, #32]
  41bd3c:	cmp	x1, x0
  41bd40:	b.eq	41bd68 <ferror@plt+0x19608>  // b.none
  41bd44:	ldr	x0, [x29, #32]
  41bd48:	cmp	x0, #0x0
  41bd4c:	b.ge	41bd5c <ferror@plt+0x195fc>  // b.tcont
  41bd50:	ldr	x0, [x29, #32]
  41bd54:	str	w0, [x29, #60]
  41bd58:	b	41be24 <ferror@plt+0x196c4>
  41bd5c:	mov	w0, #0xffffffea            	// #-22
  41bd60:	str	w0, [x29, #60]
  41bd64:	b	41be24 <ferror@plt+0x196c4>
  41bd68:	adrp	x0, 439000 <ferror@plt+0x368a0>
  41bd6c:	add	x0, x0, #0xce8
  41bd70:	str	x0, [x29, #72]
  41bd74:	b	41bda8 <ferror@plt+0x19648>
  41bd78:	ldr	x0, [x29, #72]
  41bd7c:	ldr	x1, [x0, #8]
  41bd80:	ldr	x0, [x29, #72]
  41bd84:	ldr	x0, [x0]
  41bd88:	mov	x2, x0
  41bd8c:	ldr	x0, [x29, #40]
  41bd90:	bl	402460 <memcmp@plt>
  41bd94:	cmp	w0, #0x0
  41bd98:	b.eq	41bdbc <ferror@plt+0x1965c>  // b.none
  41bd9c:	ldr	x0, [x29, #72]
  41bda0:	add	x0, x0, #0x20
  41bda4:	str	x0, [x29, #72]
  41bda8:	ldr	x0, [x29, #72]
  41bdac:	ldr	x0, [x0, #16]
  41bdb0:	cmp	x0, #0x0
  41bdb4:	b.ne	41bd78 <ferror@plt+0x19618>  // b.any
  41bdb8:	b	41bdc0 <ferror@plt+0x19660>
  41bdbc:	nop
  41bdc0:	ldr	x0, [x29, #72]
  41bdc4:	ldr	x0, [x0, #16]
  41bdc8:	cmp	x0, #0x0
  41bdcc:	b.eq	41bde0 <ferror@plt+0x19680>  // b.none
  41bdd0:	ldr	x0, [x29, #72]
  41bdd4:	add	x1, x0, #0x10
  41bdd8:	ldr	x0, [x29, #48]
  41bddc:	str	x1, [x0, #40]
  41bde0:	ldr	x0, [x29, #48]
  41bde4:	ldr	x0, [x0, #40]
  41bde8:	cmp	x0, #0x0
  41bdec:	b.ne	41be00 <ferror@plt+0x196a0>  // b.any
  41bdf0:	ldr	x0, [x29, #48]
  41bdf4:	adrp	x1, 439000 <ferror@plt+0x368a0>
  41bdf8:	add	x1, x1, #0xd48
  41bdfc:	str	x1, [x0, #40]
  41be00:	ldr	x0, [x29, #48]
  41be04:	ldr	x0, [x0, #40]
  41be08:	ldr	x1, [x0]
  41be0c:	ldr	x0, [x29, #48]
  41be10:	blr	x1
  41be14:	str	w0, [x29, #60]
  41be18:	ldr	x0, [x29, #48]
  41be1c:	ldr	x1, [x29, #24]
  41be20:	str	x1, [x0, #48]
  41be24:	ldr	w0, [x29, #60]
  41be28:	cmp	w0, #0x0
  41be2c:	b.ge	41be70 <ferror@plt+0x19710>  // b.tcont
  41be30:	ldr	x0, [x29, #48]
  41be34:	ldr	w0, [x0, #16]
  41be38:	cmp	w0, #0x0
  41be3c:	b.lt	41be4c <ferror@plt+0x196ec>  // b.tstop
  41be40:	ldr	x0, [x29, #48]
  41be44:	ldr	w0, [x0, #16]
  41be48:	bl	4023b0 <close@plt>
  41be4c:	ldr	x0, [x29, #48]
  41be50:	bl	402510 <free@plt>
  41be54:	bl	4026b0 <__errno_location@plt>
  41be58:	mov	x1, x0
  41be5c:	ldr	w0, [x29, #60]
  41be60:	neg	w0, w0
  41be64:	str	w0, [x1]
  41be68:	mov	x0, #0x0                   	// #0
  41be6c:	b	41be74 <ferror@plt+0x19714>
  41be70:	ldr	x0, [x29, #48]
  41be74:	mov	sp, x29
  41be78:	ldp	x29, x30, [sp], #80
  41be7c:	ret
  41be80:	sub	sp, sp, #0x10
  41be84:	str	x0, [sp, #8]
  41be88:	ldr	x0, [sp, #8]
  41be8c:	ldr	x0, [x0, #32]
  41be90:	add	sp, sp, #0x10
  41be94:	ret
  41be98:	sub	sp, sp, #0x10
  41be9c:	str	x0, [sp, #8]
  41bea0:	ldr	x0, [sp, #8]
  41bea4:	ldr	x0, [x0, #24]
  41bea8:	add	sp, sp, #0x10
  41beac:	ret
  41beb0:	sub	sp, sp, #0x10
  41beb4:	str	x0, [sp, #8]
  41beb8:	ldr	x0, [sp, #8]
  41bebc:	ldrb	w0, [x0, #20]
  41bec0:	add	sp, sp, #0x10
  41bec4:	ret
  41bec8:	sub	sp, sp, #0x10
  41becc:	str	x0, [sp, #8]
  41bed0:	ldr	x0, [sp, #8]
  41bed4:	ldr	w0, [x0, #16]
  41bed8:	add	sp, sp, #0x10
  41bedc:	ret
  41bee0:	stp	x29, x30, [sp, #-32]!
  41bee4:	mov	x29, sp
  41bee8:	str	x0, [sp, #24]
  41beec:	ldr	x0, [sp, #24]
  41bef0:	ldr	x0, [x0, #56]
  41bef4:	cmp	x0, #0x0
  41bef8:	b.eq	41bf08 <ferror@plt+0x197a8>  // b.none
  41befc:	ldr	x0, [sp, #24]
  41bf00:	ldr	x0, [x0, #56]
  41bf04:	bl	41ca6c <ferror@plt+0x1a30c>
  41bf08:	ldr	x0, [sp, #24]
  41bf0c:	ldr	x0, [x0, #40]
  41bf10:	ldr	x1, [x0, #8]
  41bf14:	ldr	x0, [sp, #24]
  41bf18:	blr	x1
  41bf1c:	ldr	x0, [sp, #24]
  41bf20:	ldr	w0, [x0, #16]
  41bf24:	cmp	w0, #0x0
  41bf28:	b.lt	41bf38 <ferror@plt+0x197d8>  // b.tstop
  41bf2c:	ldr	x0, [sp, #24]
  41bf30:	ldr	w0, [x0, #16]
  41bf34:	bl	4023b0 <close@plt>
  41bf38:	ldr	x0, [sp, #24]
  41bf3c:	bl	402510 <free@plt>
  41bf40:	nop
  41bf44:	ldp	x29, x30, [sp], #32
  41bf48:	ret
  41bf4c:	sub	sp, sp, #0x20
  41bf50:	str	x0, [sp, #24]
  41bf54:	str	x1, [sp, #16]
  41bf58:	str	x2, [sp, #8]
  41bf5c:	mov	x2, #0x0                   	// #0
  41bf60:	ldr	x0, [sp, #24]
  41bf64:	ldr	x1, [sp, #16]
  41bf68:	adds	x0, x0, x1
  41bf6c:	b.cc	41bf74 <ferror@plt+0x19814>  // b.lo, b.ul, b.last
  41bf70:	mov	x2, #0x1                   	// #1
  41bf74:	mov	x1, x0
  41bf78:	ldr	x0, [sp, #8]
  41bf7c:	str	x1, [x0]
  41bf80:	mov	x0, x2
  41bf84:	and	w0, w0, #0x1
  41bf88:	and	w0, w0, #0xff
  41bf8c:	add	sp, sp, #0x20
  41bf90:	ret
  41bf94:	stp	x29, x30, [sp, #-48]!
  41bf98:	mov	x29, sp
  41bf9c:	str	x0, [sp, #24]
  41bfa0:	str	x1, [sp, #16]
  41bfa4:	ldr	x0, [sp, #24]
  41bfa8:	str	x0, [sp, #32]
  41bfac:	str	wzr, [sp, #44]
  41bfb0:	ldr	x0, [sp, #16]
  41bfb4:	cmp	x0, #0x10
  41bfb8:	b.ls	41bfd8 <ferror@plt+0x19878>  // b.plast
  41bfbc:	mov	x2, #0x4                   	// #4
  41bfc0:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41bfc4:	add	x1, x0, #0x3e8
  41bfc8:	ldr	x0, [sp, #32]
  41bfcc:	bl	402460 <memcmp@plt>
  41bfd0:	cmp	w0, #0x0
  41bfd4:	b.eq	41bfe0 <ferror@plt+0x19880>  // b.none
  41bfd8:	mov	w0, #0xfffffff8            	// #-8
  41bfdc:	b	41c09c <ferror@plt+0x1993c>
  41bfe0:	ldr	x0, [sp, #32]
  41bfe4:	add	x0, x0, #0x4
  41bfe8:	ldrb	w0, [x0]
  41bfec:	cmp	w0, #0x1
  41bff0:	b.eq	41c000 <ferror@plt+0x198a0>  // b.none
  41bff4:	cmp	w0, #0x2
  41bff8:	b.eq	41c024 <ferror@plt+0x198c4>  // b.none
  41bffc:	b	41c048 <ferror@plt+0x198e8>
  41c000:	ldr	x0, [sp, #16]
  41c004:	cmp	x0, #0x34
  41c008:	b.hi	41c014 <ferror@plt+0x198b4>  // b.pmore
  41c00c:	mov	w0, #0xffffffea            	// #-22
  41c010:	b	41c09c <ferror@plt+0x1993c>
  41c014:	ldr	w0, [sp, #44]
  41c018:	orr	w0, w0, #0x2
  41c01c:	str	w0, [sp, #44]
  41c020:	b	41c050 <ferror@plt+0x198f0>
  41c024:	ldr	x0, [sp, #16]
  41c028:	cmp	x0, #0x40
  41c02c:	b.hi	41c038 <ferror@plt+0x198d8>  // b.pmore
  41c030:	mov	w0, #0xffffffea            	// #-22
  41c034:	b	41c09c <ferror@plt+0x1993c>
  41c038:	ldr	w0, [sp, #44]
  41c03c:	orr	w0, w0, #0x4
  41c040:	str	w0, [sp, #44]
  41c044:	b	41c050 <ferror@plt+0x198f0>
  41c048:	mov	w0, #0xffffffea            	// #-22
  41c04c:	b	41c09c <ferror@plt+0x1993c>
  41c050:	ldr	x0, [sp, #32]
  41c054:	add	x0, x0, #0x5
  41c058:	ldrb	w0, [x0]
  41c05c:	cmp	w0, #0x1
  41c060:	b.eq	41c070 <ferror@plt+0x19910>  // b.none
  41c064:	cmp	w0, #0x2
  41c068:	b.eq	41c080 <ferror@plt+0x19920>  // b.none
  41c06c:	b	41c090 <ferror@plt+0x19930>
  41c070:	ldr	w0, [sp, #44]
  41c074:	orr	w0, w0, #0x8
  41c078:	str	w0, [sp, #44]
  41c07c:	b	41c098 <ferror@plt+0x19938>
  41c080:	ldr	w0, [sp, #44]
  41c084:	orr	w0, w0, #0x10
  41c088:	str	w0, [sp, #44]
  41c08c:	b	41c098 <ferror@plt+0x19938>
  41c090:	mov	w0, #0xffffffea            	// #-22
  41c094:	b	41c09c <ferror@plt+0x1993c>
  41c098:	ldr	w0, [sp, #44]
  41c09c:	ldp	x29, x30, [sp], #48
  41c0a0:	ret
  41c0a4:	stp	x29, x30, [sp, #-80]!
  41c0a8:	mov	x29, sp
  41c0ac:	str	x0, [sp, #40]
  41c0b0:	str	x1, [sp, #32]
  41c0b4:	strh	w2, [sp, #30]
  41c0b8:	str	xzr, [sp, #72]
  41c0bc:	ldrh	w0, [sp, #30]
  41c0c0:	cmp	w0, #0x8
  41c0c4:	b.ls	41c0e8 <ferror@plt+0x19988>  // b.plast
  41c0c8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c0cc:	add	x3, x0, #0x500
  41c0d0:	mov	w2, #0x88                  	// #136
  41c0d4:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c0d8:	add	x1, x0, #0x3f0
  41c0dc:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c0e0:	add	x0, x0, #0x408
  41c0e4:	bl	4026a0 <__assert_fail@plt>
  41c0e8:	ldrh	w1, [sp, #30]
  41c0ec:	ldr	x0, [sp, #32]
  41c0f0:	add	x1, x1, x0
  41c0f4:	ldr	x0, [sp, #40]
  41c0f8:	ldr	x0, [x0, #16]
  41c0fc:	cmp	x1, x0
  41c100:	b.ls	41c124 <ferror@plt+0x199c4>  // b.plast
  41c104:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c108:	add	x3, x0, #0x500
  41c10c:	mov	w2, #0x89                  	// #137
  41c110:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c114:	add	x1, x0, #0x3f0
  41c118:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c11c:	add	x0, x0, #0x428
  41c120:	bl	4026a0 <__assert_fail@plt>
  41c124:	ldrh	w1, [sp, #30]
  41c128:	ldr	x0, [sp, #32]
  41c12c:	add	x1, x1, x0
  41c130:	ldr	x0, [sp, #40]
  41c134:	ldr	x0, [x0, #16]
  41c138:	cmp	x1, x0
  41c13c:	b.ls	41c148 <ferror@plt+0x199e8>  // b.plast
  41c140:	mov	x0, #0xffffffffffffffff    	// #-1
  41c144:	b	41c214 <ferror@plt+0x19ab4>
  41c148:	ldr	x0, [sp, #40]
  41c14c:	ldr	x1, [x0]
  41c150:	ldr	x0, [sp, #32]
  41c154:	add	x0, x1, x0
  41c158:	str	x0, [sp, #56]
  41c15c:	ldr	x0, [sp, #40]
  41c160:	ldr	w0, [x0, #24]
  41c164:	and	w0, w0, #0x10
  41c168:	cmp	w0, #0x0
  41c16c:	b.eq	41c1bc <ferror@plt+0x19a5c>  // b.none
  41c170:	str	xzr, [sp, #64]
  41c174:	b	41c1a8 <ferror@plt+0x19a48>
  41c178:	ldr	x0, [sp, #72]
  41c17c:	lsl	x1, x0, #8
  41c180:	ldr	x2, [sp, #56]
  41c184:	ldr	x0, [sp, #64]
  41c188:	add	x0, x2, x0
  41c18c:	ldrb	w0, [x0]
  41c190:	and	x0, x0, #0xff
  41c194:	orr	x0, x1, x0
  41c198:	str	x0, [sp, #72]
  41c19c:	ldr	x0, [sp, #64]
  41c1a0:	add	x0, x0, #0x1
  41c1a4:	str	x0, [sp, #64]
  41c1a8:	ldrh	w0, [sp, #30]
  41c1ac:	ldr	x1, [sp, #64]
  41c1b0:	cmp	x1, x0
  41c1b4:	b.cc	41c178 <ferror@plt+0x19a18>  // b.lo, b.ul, b.last
  41c1b8:	b	41c210 <ferror@plt+0x19ab0>
  41c1bc:	mov	x0, #0x1                   	// #1
  41c1c0:	str	x0, [sp, #64]
  41c1c4:	b	41c200 <ferror@plt+0x19aa0>
  41c1c8:	ldr	x0, [sp, #72]
  41c1cc:	lsl	x1, x0, #8
  41c1d0:	ldrh	w2, [sp, #30]
  41c1d4:	ldr	x0, [sp, #64]
  41c1d8:	sub	x0, x2, x0
  41c1dc:	ldr	x2, [sp, #56]
  41c1e0:	add	x0, x2, x0
  41c1e4:	ldrb	w0, [x0]
  41c1e8:	and	x0, x0, #0xff
  41c1ec:	orr	x0, x1, x0
  41c1f0:	str	x0, [sp, #72]
  41c1f4:	ldr	x0, [sp, #64]
  41c1f8:	add	x0, x0, #0x1
  41c1fc:	str	x0, [sp, #64]
  41c200:	ldrh	w0, [sp, #30]
  41c204:	ldr	x1, [sp, #64]
  41c208:	cmp	x1, x0
  41c20c:	b.ls	41c1c8 <ferror@plt+0x19a68>  // b.plast
  41c210:	ldr	x0, [sp, #72]
  41c214:	ldp	x29, x30, [sp], #80
  41c218:	ret
  41c21c:	stp	x29, x30, [sp, #-64]!
  41c220:	mov	x29, sp
  41c224:	str	x0, [sp, #40]
  41c228:	str	x1, [sp, #32]
  41c22c:	str	x2, [sp, #24]
  41c230:	str	x3, [sp, #16]
  41c234:	ldr	x0, [sp, #24]
  41c238:	cmp	x0, #0x8
  41c23c:	b.ls	41c260 <ferror@plt+0x19b00>  // b.plast
  41c240:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c244:	add	x3, x0, #0x528
  41c248:	mov	w2, #0xa7                  	// #167
  41c24c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c250:	add	x1, x0, #0x3f0
  41c254:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c258:	add	x0, x0, #0x408
  41c25c:	bl	4026a0 <__assert_fail@plt>
  41c260:	ldr	x1, [sp, #32]
  41c264:	ldr	x0, [sp, #24]
  41c268:	add	x1, x1, x0
  41c26c:	ldr	x0, [sp, #40]
  41c270:	ldr	x0, [x0, #16]
  41c274:	cmp	x1, x0
  41c278:	b.ls	41c29c <ferror@plt+0x19b3c>  // b.plast
  41c27c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c280:	add	x3, x0, #0x528
  41c284:	mov	w2, #0xa8                  	// #168
  41c288:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c28c:	add	x1, x0, #0x3f0
  41c290:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c294:	add	x0, x0, #0x428
  41c298:	bl	4026a0 <__assert_fail@plt>
  41c29c:	ldr	x1, [sp, #32]
  41c2a0:	ldr	x0, [sp, #24]
  41c2a4:	add	x1, x1, x0
  41c2a8:	ldr	x0, [sp, #40]
  41c2ac:	ldr	x0, [x0, #16]
  41c2b0:	cmp	x1, x0
  41c2b4:	b.ls	41c2c0 <ferror@plt+0x19b60>  // b.plast
  41c2b8:	mov	w0, #0xffffffff            	// #-1
  41c2bc:	b	41c408 <ferror@plt+0x19ca8>
  41c2c0:	ldr	x0, [sp, #40]
  41c2c4:	ldr	x0, [x0, #8]
  41c2c8:	cmp	x0, #0x0
  41c2cc:	b.ne	41c33c <ferror@plt+0x19bdc>  // b.any
  41c2d0:	ldr	x0, [sp, #40]
  41c2d4:	ldr	x0, [x0, #16]
  41c2d8:	bl	4022b0 <malloc@plt>
  41c2dc:	mov	x1, x0
  41c2e0:	ldr	x0, [sp, #40]
  41c2e4:	str	x1, [x0, #8]
  41c2e8:	ldr	x0, [sp, #40]
  41c2ec:	ldr	x0, [x0, #8]
  41c2f0:	cmp	x0, #0x0
  41c2f4:	b.ne	41c308 <ferror@plt+0x19ba8>  // b.any
  41c2f8:	bl	4026b0 <__errno_location@plt>
  41c2fc:	ldr	w0, [x0]
  41c300:	neg	w0, w0
  41c304:	b	41c408 <ferror@plt+0x19ca8>
  41c308:	ldr	x0, [sp, #40]
  41c30c:	ldr	x3, [x0, #8]
  41c310:	ldr	x0, [sp, #40]
  41c314:	ldr	x1, [x0]
  41c318:	ldr	x0, [sp, #40]
  41c31c:	ldr	x0, [x0, #16]
  41c320:	mov	x2, x0
  41c324:	mov	x0, x3
  41c328:	bl	4020d0 <memcpy@plt>
  41c32c:	ldr	x0, [sp, #40]
  41c330:	ldr	x1, [x0, #8]
  41c334:	ldr	x0, [sp, #40]
  41c338:	str	x1, [x0]
  41c33c:	ldr	x0, [sp, #40]
  41c340:	ldr	x1, [x0, #8]
  41c344:	ldr	x0, [sp, #32]
  41c348:	add	x0, x1, x0
  41c34c:	str	x0, [sp, #48]
  41c350:	ldr	x0, [sp, #40]
  41c354:	ldr	w0, [x0, #24]
  41c358:	and	w0, w0, #0x10
  41c35c:	cmp	w0, #0x0
  41c360:	b.eq	41c3bc <ferror@plt+0x19c5c>  // b.none
  41c364:	mov	x0, #0x1                   	// #1
  41c368:	str	x0, [sp, #56]
  41c36c:	b	41c3a8 <ferror@plt+0x19c48>
  41c370:	ldr	x1, [sp, #24]
  41c374:	ldr	x0, [sp, #56]
  41c378:	sub	x0, x1, x0
  41c37c:	ldr	x1, [sp, #48]
  41c380:	add	x0, x1, x0
  41c384:	ldr	x1, [sp, #16]
  41c388:	and	w1, w1, #0xff
  41c38c:	strb	w1, [x0]
  41c390:	ldr	x0, [sp, #16]
  41c394:	lsr	x0, x0, #8
  41c398:	str	x0, [sp, #16]
  41c39c:	ldr	x0, [sp, #56]
  41c3a0:	add	x0, x0, #0x1
  41c3a4:	str	x0, [sp, #56]
  41c3a8:	ldr	x1, [sp, #56]
  41c3ac:	ldr	x0, [sp, #24]
  41c3b0:	cmp	x1, x0
  41c3b4:	b.ls	41c370 <ferror@plt+0x19c10>  // b.plast
  41c3b8:	b	41c404 <ferror@plt+0x19ca4>
  41c3bc:	str	xzr, [sp, #56]
  41c3c0:	b	41c3f4 <ferror@plt+0x19c94>
  41c3c4:	ldr	x1, [sp, #48]
  41c3c8:	ldr	x0, [sp, #56]
  41c3cc:	add	x0, x1, x0
  41c3d0:	ldr	x1, [sp, #16]
  41c3d4:	and	w1, w1, #0xff
  41c3d8:	strb	w1, [x0]
  41c3dc:	ldr	x0, [sp, #16]
  41c3e0:	lsr	x0, x0, #8
  41c3e4:	str	x0, [sp, #16]
  41c3e8:	ldr	x0, [sp, #56]
  41c3ec:	add	x0, x0, #0x1
  41c3f0:	str	x0, [sp, #56]
  41c3f4:	ldr	x1, [sp, #56]
  41c3f8:	ldr	x0, [sp, #24]
  41c3fc:	cmp	x1, x0
  41c400:	b.cc	41c3c4 <ferror@plt+0x19c64>  // b.lo, b.ul, b.last
  41c404:	mov	w0, #0x0                   	// #0
  41c408:	ldp	x29, x30, [sp], #64
  41c40c:	ret
  41c410:	stp	x29, x30, [sp, #-32]!
  41c414:	mov	x29, sp
  41c418:	str	x0, [sp, #24]
  41c41c:	str	x1, [sp, #16]
  41c420:	ldr	x0, [sp, #24]
  41c424:	ldr	x0, [x0, #16]
  41c428:	ldr	x1, [sp, #16]
  41c42c:	cmp	x1, x0
  41c430:	b.cc	41c454 <ferror@plt+0x19cf4>  // b.lo, b.ul, b.last
  41c434:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c438:	add	x3, x0, #0x4f0
  41c43c:	mov	w2, #0xca                  	// #202
  41c440:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c444:	add	x1, x0, #0x3f0
  41c448:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c44c:	add	x0, x0, #0x448
  41c450:	bl	4026a0 <__assert_fail@plt>
  41c454:	ldr	x0, [sp, #24]
  41c458:	ldr	x0, [x0, #16]
  41c45c:	ldr	x1, [sp, #16]
  41c460:	cmp	x1, x0
  41c464:	b.cc	41c470 <ferror@plt+0x19d10>  // b.lo, b.ul, b.last
  41c468:	mov	x0, #0x0                   	// #0
  41c46c:	b	41c480 <ferror@plt+0x19d20>
  41c470:	ldr	x0, [sp, #24]
  41c474:	ldr	x1, [x0]
  41c478:	ldr	x0, [sp, #16]
  41c47c:	add	x0, x1, x0
  41c480:	ldp	x29, x30, [sp], #32
  41c484:	ret
  41c488:	stp	x29, x30, [sp, #-32]!
  41c48c:	mov	x29, sp
  41c490:	str	x0, [sp, #24]
  41c494:	strh	w1, [sp, #22]
  41c498:	ldrh	w0, [sp, #22]
  41c49c:	cmp	w0, #0x0
  41c4a0:	b.ne	41c4c4 <ferror@plt+0x19d64>  // b.any
  41c4a4:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c4a8:	add	x3, x0, #0x510
  41c4ac:	mov	w2, #0xd5                  	// #213
  41c4b0:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c4b4:	add	x1, x0, #0x3f0
  41c4b8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c4bc:	add	x0, x0, #0x460
  41c4c0:	bl	4026a0 <__assert_fail@plt>
  41c4c4:	ldr	x0, [sp, #24]
  41c4c8:	ldrh	w0, [x0, #40]
  41c4cc:	ldrh	w1, [sp, #22]
  41c4d0:	cmp	w1, w0
  41c4d4:	b.cc	41c4f8 <ferror@plt+0x19d98>  // b.lo, b.ul, b.last
  41c4d8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c4dc:	add	x3, x0, #0x510
  41c4e0:	mov	w2, #0xd6                  	// #214
  41c4e4:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c4e8:	add	x1, x0, #0x3f0
  41c4ec:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41c4f0:	add	x0, x0, #0x478
  41c4f4:	bl	4026a0 <__assert_fail@plt>
  41c4f8:	ldrh	w0, [sp, #22]
  41c4fc:	cmp	w0, #0x0
  41c500:	b.eq	41c518 <ferror@plt+0x19db8>  // b.none
  41c504:	ldr	x0, [sp, #24]
  41c508:	ldrh	w0, [x0, #40]
  41c50c:	ldrh	w1, [sp, #22]
  41c510:	cmp	w1, w0
  41c514:	b.cc	41c520 <ferror@plt+0x19dc0>  // b.lo, b.ul, b.last
  41c518:	mov	x0, #0x0                   	// #0
  41c51c:	b	41c54c <ferror@plt+0x19dec>
  41c520:	ldr	x0, [sp, #24]
  41c524:	ldr	x1, [x0, #32]
  41c528:	ldrh	w0, [sp, #22]
  41c52c:	ldr	x2, [sp, #24]
  41c530:	ldrh	w2, [x2, #42]
  41c534:	mul	w0, w0, w2
  41c538:	sxtw	x0, w0
  41c53c:	add	x0, x1, x0
  41c540:	mov	x1, x0
  41c544:	ldr	x0, [sp, #24]
  41c548:	bl	41c410 <ferror@plt+0x19cb0>
  41c54c:	ldp	x29, x30, [sp], #32
  41c550:	ret
  41c554:	stp	x29, x30, [sp, #-112]!
  41c558:	mov	x29, sp
  41c55c:	str	x0, [sp, #56]
  41c560:	strh	w1, [sp, #54]
  41c564:	str	x2, [sp, #40]
  41c568:	str	x3, [sp, #32]
  41c56c:	str	x4, [sp, #24]
  41c570:	ldrh	w1, [sp, #54]
  41c574:	ldr	x0, [sp, #56]
  41c578:	bl	41c488 <ferror@plt+0x19d28>
  41c57c:	str	x0, [sp, #104]
  41c580:	ldr	x0, [sp, #56]
  41c584:	ldr	x0, [x0]
  41c588:	ldr	x1, [sp, #104]
  41c58c:	sub	x0, x1, x0
  41c590:	str	x0, [sp, #96]
  41c594:	ldr	x0, [sp, #104]
  41c598:	cmp	x0, #0x0
  41c59c:	b.ne	41c5c0 <ferror@plt+0x19e60>  // b.any
  41c5a0:	ldr	x0, [sp, #40]
  41c5a4:	str	xzr, [x0]
  41c5a8:	ldr	x0, [sp, #32]
  41c5ac:	str	xzr, [x0]
  41c5b0:	ldr	x0, [sp, #24]
  41c5b4:	str	wzr, [x0]
  41c5b8:	mov	w0, #0xffffffea            	// #-22
  41c5bc:	b	41c700 <ferror@plt+0x19fa0>
  41c5c0:	ldr	x0, [sp, #56]
  41c5c4:	ldr	w0, [x0, #24]
  41c5c8:	and	w0, w0, #0x2
  41c5cc:	cmp	w0, #0x0
  41c5d0:	b.eq	41c644 <ferror@plt+0x19ee4>  // b.none
  41c5d4:	ldr	x0, [sp, #104]
  41c5d8:	str	x0, [sp, #80]
  41c5dc:	ldr	x0, [sp, #96]
  41c5e0:	add	x0, x0, #0x14
  41c5e4:	mov	w2, #0x4                   	// #4
  41c5e8:	mov	x1, x0
  41c5ec:	ldr	x0, [sp, #56]
  41c5f0:	bl	41c0a4 <ferror@plt+0x19944>
  41c5f4:	mov	x1, x0
  41c5f8:	ldr	x0, [sp, #32]
  41c5fc:	str	x1, [x0]
  41c600:	ldr	x0, [sp, #96]
  41c604:	add	x0, x0, #0x10
  41c608:	mov	w2, #0x4                   	// #4
  41c60c:	mov	x1, x0
  41c610:	ldr	x0, [sp, #56]
  41c614:	bl	41c0a4 <ferror@plt+0x19944>
  41c618:	mov	x1, x0
  41c61c:	ldr	x0, [sp, #40]
  41c620:	str	x1, [x0]
  41c624:	mov	w2, #0x4                   	// #4
  41c628:	ldr	x1, [sp, #96]
  41c62c:	ldr	x0, [sp, #56]
  41c630:	bl	41c0a4 <ferror@plt+0x19944>
  41c634:	mov	w1, w0
  41c638:	ldr	x0, [sp, #24]
  41c63c:	str	w1, [x0]
  41c640:	b	41c6b0 <ferror@plt+0x19f50>
  41c644:	ldr	x0, [sp, #104]
  41c648:	str	x0, [sp, #88]
  41c64c:	ldr	x0, [sp, #96]
  41c650:	add	x0, x0, #0x20
  41c654:	mov	w2, #0x8                   	// #8
  41c658:	mov	x1, x0
  41c65c:	ldr	x0, [sp, #56]
  41c660:	bl	41c0a4 <ferror@plt+0x19944>
  41c664:	mov	x1, x0
  41c668:	ldr	x0, [sp, #32]
  41c66c:	str	x1, [x0]
  41c670:	ldr	x0, [sp, #96]
  41c674:	add	x0, x0, #0x18
  41c678:	mov	w2, #0x8                   	// #8
  41c67c:	mov	x1, x0
  41c680:	ldr	x0, [sp, #56]
  41c684:	bl	41c0a4 <ferror@plt+0x19944>
  41c688:	mov	x1, x0
  41c68c:	ldr	x0, [sp, #40]
  41c690:	str	x1, [x0]
  41c694:	mov	w2, #0x4                   	// #4
  41c698:	ldr	x1, [sp, #96]
  41c69c:	ldr	x0, [sp, #56]
  41c6a0:	bl	41c0a4 <ferror@plt+0x19944>
  41c6a4:	mov	w1, w0
  41c6a8:	ldr	x0, [sp, #24]
  41c6ac:	str	w1, [x0]
  41c6b0:	ldr	x0, [sp, #40]
  41c6b4:	ldr	x3, [x0]
  41c6b8:	ldr	x0, [sp, #32]
  41c6bc:	ldr	x0, [x0]
  41c6c0:	add	x1, sp, #0x48
  41c6c4:	mov	x2, x1
  41c6c8:	mov	x1, x0
  41c6cc:	mov	x0, x3
  41c6d0:	bl	41bf4c <ferror@plt+0x197ec>
  41c6d4:	and	w0, w0, #0xff
  41c6d8:	cmp	w0, #0x0
  41c6dc:	b.ne	41c6f4 <ferror@plt+0x19f94>  // b.any
  41c6e0:	ldr	x0, [sp, #56]
  41c6e4:	ldr	x1, [x0, #16]
  41c6e8:	ldr	x0, [sp, #72]
  41c6ec:	cmp	x1, x0
  41c6f0:	b.cs	41c6fc <ferror@plt+0x19f9c>  // b.hs, b.nlast
  41c6f4:	mov	w0, #0xffffffea            	// #-22
  41c6f8:	b	41c700 <ferror@plt+0x19fa0>
  41c6fc:	mov	w0, #0x0                   	// #0
  41c700:	ldp	x29, x30, [sp], #112
  41c704:	ret
  41c708:	stp	x29, x30, [sp, #-32]!
  41c70c:	mov	x29, sp
  41c710:	str	x0, [sp, #24]
  41c714:	str	x1, [sp, #16]
  41c718:	ldr	x0, [sp, #24]
  41c71c:	ldr	x1, [x0, #56]
  41c720:	ldr	x0, [sp, #16]
  41c724:	str	x1, [x0]
  41c728:	ldr	x0, [sp, #24]
  41c72c:	ldr	x0, [x0, #64]
  41c730:	mov	x1, x0
  41c734:	ldr	x0, [sp, #24]
  41c738:	bl	41c410 <ferror@plt+0x19cb0>
  41c73c:	ldp	x29, x30, [sp], #32
  41c740:	ret
  41c744:	stp	x29, x30, [sp, #-112]!
  41c748:	mov	x29, sp
  41c74c:	str	x0, [sp, #24]
  41c750:	str	x1, [sp, #16]
  41c754:	ldr	x0, [sp, #16]
  41c758:	mov	x1, x0
  41c75c:	ldr	x0, [sp, #24]
  41c760:	bl	41bf94 <ferror@plt+0x19834>
  41c764:	str	w0, [sp, #100]
  41c768:	ldr	w0, [sp, #100]
  41c76c:	cmp	w0, #0x0
  41c770:	b.ge	41c790 <ferror@plt+0x1a030>  // b.tcont
  41c774:	bl	4026b0 <__errno_location@plt>
  41c778:	mov	x1, x0
  41c77c:	ldr	w0, [sp, #100]
  41c780:	neg	w0, w0
  41c784:	str	w0, [x1]
  41c788:	mov	x0, #0x0                   	// #0
  41c78c:	b	41ca64 <ferror@plt+0x1a304>
  41c790:	mov	x0, #0x58                  	// #88
  41c794:	bl	4022b0 <malloc@plt>
  41c798:	str	x0, [sp, #88]
  41c79c:	ldr	x0, [sp, #88]
  41c7a0:	cmp	x0, #0x0
  41c7a4:	b.ne	41c7b0 <ferror@plt+0x1a050>  // b.any
  41c7a8:	mov	x0, #0x0                   	// #0
  41c7ac:	b	41ca64 <ferror@plt+0x1a304>
  41c7b0:	ldr	x0, [sp, #88]
  41c7b4:	ldr	x1, [sp, #24]
  41c7b8:	str	x1, [x0]
  41c7bc:	ldr	x0, [sp, #88]
  41c7c0:	str	xzr, [x0, #8]
  41c7c4:	ldr	x1, [sp, #16]
  41c7c8:	ldr	x0, [sp, #88]
  41c7cc:	str	x1, [x0, #16]
  41c7d0:	ldr	w1, [sp, #100]
  41c7d4:	ldr	x0, [sp, #88]
  41c7d8:	str	w1, [x0, #24]
  41c7dc:	ldr	x0, [sp, #88]
  41c7e0:	ldr	w0, [x0, #24]
  41c7e4:	and	w0, w0, #0x2
  41c7e8:	cmp	w0, #0x0
  41c7ec:	b.eq	41c898 <ferror@plt+0x1a138>  // b.none
  41c7f0:	mov	x1, #0x0                   	// #0
  41c7f4:	ldr	x0, [sp, #88]
  41c7f8:	bl	41c410 <ferror@plt+0x19cb0>
  41c7fc:	str	x0, [sp, #72]
  41c800:	mov	w2, #0x4                   	// #4
  41c804:	mov	x1, #0x20                  	// #32
  41c808:	ldr	x0, [sp, #88]
  41c80c:	bl	41c0a4 <ferror@plt+0x19944>
  41c810:	mov	x1, x0
  41c814:	ldr	x0, [sp, #88]
  41c818:	str	x1, [x0, #32]
  41c81c:	mov	w2, #0x2                   	// #2
  41c820:	mov	x1, #0x30                  	// #48
  41c824:	ldr	x0, [sp, #88]
  41c828:	bl	41c0a4 <ferror@plt+0x19944>
  41c82c:	and	w1, w0, #0xffff
  41c830:	ldr	x0, [sp, #88]
  41c834:	strh	w1, [x0, #40]
  41c838:	mov	w2, #0x2                   	// #2
  41c83c:	mov	x1, #0x2e                  	// #46
  41c840:	ldr	x0, [sp, #88]
  41c844:	bl	41c0a4 <ferror@plt+0x19944>
  41c848:	and	w1, w0, #0xffff
  41c84c:	ldr	x0, [sp, #88]
  41c850:	strh	w1, [x0, #42]
  41c854:	mov	w2, #0x2                   	// #2
  41c858:	mov	x1, #0x32                  	// #50
  41c85c:	ldr	x0, [sp, #88]
  41c860:	bl	41c0a4 <ferror@plt+0x19944>
  41c864:	and	w1, w0, #0xffff
  41c868:	ldr	x0, [sp, #88]
  41c86c:	strh	w1, [x0, #48]
  41c870:	mov	w2, #0x2                   	// #2
  41c874:	mov	x1, #0x12                  	// #18
  41c878:	ldr	x0, [sp, #88]
  41c87c:	bl	41c0a4 <ferror@plt+0x19944>
  41c880:	and	w1, w0, #0xffff
  41c884:	ldr	x0, [sp, #88]
  41c888:	strh	w1, [x0, #80]
  41c88c:	mov	x0, #0x28                  	// #40
  41c890:	str	x0, [sp, #104]
  41c894:	b	41c93c <ferror@plt+0x1a1dc>
  41c898:	mov	x1, #0x0                   	// #0
  41c89c:	ldr	x0, [sp, #88]
  41c8a0:	bl	41c410 <ferror@plt+0x19cb0>
  41c8a4:	str	x0, [sp, #80]
  41c8a8:	mov	w2, #0x8                   	// #8
  41c8ac:	mov	x1, #0x28                  	// #40
  41c8b0:	ldr	x0, [sp, #88]
  41c8b4:	bl	41c0a4 <ferror@plt+0x19944>
  41c8b8:	mov	x1, x0
  41c8bc:	ldr	x0, [sp, #88]
  41c8c0:	str	x1, [x0, #32]
  41c8c4:	mov	w2, #0x2                   	// #2
  41c8c8:	mov	x1, #0x3c                  	// #60
  41c8cc:	ldr	x0, [sp, #88]
  41c8d0:	bl	41c0a4 <ferror@plt+0x19944>
  41c8d4:	and	w1, w0, #0xffff
  41c8d8:	ldr	x0, [sp, #88]
  41c8dc:	strh	w1, [x0, #40]
  41c8e0:	mov	w2, #0x2                   	// #2
  41c8e4:	mov	x1, #0x3a                  	// #58
  41c8e8:	ldr	x0, [sp, #88]
  41c8ec:	bl	41c0a4 <ferror@plt+0x19944>
  41c8f0:	and	w1, w0, #0xffff
  41c8f4:	ldr	x0, [sp, #88]
  41c8f8:	strh	w1, [x0, #42]
  41c8fc:	mov	w2, #0x2                   	// #2
  41c900:	mov	x1, #0x3e                  	// #62
  41c904:	ldr	x0, [sp, #88]
  41c908:	bl	41c0a4 <ferror@plt+0x19944>
  41c90c:	and	w1, w0, #0xffff
  41c910:	ldr	x0, [sp, #88]
  41c914:	strh	w1, [x0, #48]
  41c918:	mov	w2, #0x2                   	// #2
  41c91c:	mov	x1, #0x12                  	// #18
  41c920:	ldr	x0, [sp, #88]
  41c924:	bl	41c0a4 <ferror@plt+0x19944>
  41c928:	and	w1, w0, #0xffff
  41c92c:	ldr	x0, [sp, #88]
  41c930:	strh	w1, [x0, #80]
  41c934:	mov	x0, #0x40                  	// #64
  41c938:	str	x0, [sp, #104]
  41c93c:	ldr	x0, [sp, #88]
  41c940:	ldrh	w0, [x0, #42]
  41c944:	and	x0, x0, #0xffff
  41c948:	ldr	x1, [sp, #104]
  41c94c:	cmp	x1, x0
  41c950:	b.ne	41ca2c <ferror@plt+0x1a2cc>  // b.any
  41c954:	ldr	x0, [sp, #88]
  41c958:	ldrh	w0, [x0, #40]
  41c95c:	and	x0, x0, #0xffff
  41c960:	ldr	x1, [sp, #104]
  41c964:	mul	x0, x1, x0
  41c968:	str	x0, [sp, #64]
  41c96c:	ldr	x0, [sp, #88]
  41c970:	ldr	x0, [x0, #32]
  41c974:	add	x1, sp, #0x30
  41c978:	mov	x2, x1
  41c97c:	mov	x1, x0
  41c980:	ldr	x0, [sp, #64]
  41c984:	bl	41bf4c <ferror@plt+0x197ec>
  41c988:	and	w0, w0, #0xff
  41c98c:	cmp	w0, #0x0
  41c990:	b.ne	41ca34 <ferror@plt+0x1a2d4>  // b.any
  41c994:	ldr	x0, [sp, #88]
  41c998:	ldr	x1, [x0, #16]
  41c99c:	ldr	x0, [sp, #48]
  41c9a0:	cmp	x1, x0
  41c9a4:	b.cc	41ca34 <ferror@plt+0x1a2d4>  // b.lo, b.ul, b.last
  41c9a8:	ldr	x0, [sp, #88]
  41c9ac:	ldrh	w5, [x0, #48]
  41c9b0:	ldr	x0, [sp, #88]
  41c9b4:	add	x1, x0, #0x40
  41c9b8:	ldr	x0, [sp, #88]
  41c9bc:	add	x2, x0, #0x38
  41c9c0:	ldr	x0, [sp, #88]
  41c9c4:	add	x0, x0, #0x48
  41c9c8:	mov	x4, x0
  41c9cc:	mov	x3, x2
  41c9d0:	mov	x2, x1
  41c9d4:	mov	w1, w5
  41c9d8:	ldr	x0, [sp, #88]
  41c9dc:	bl	41c554 <ferror@plt+0x19df4>
  41c9e0:	cmp	w0, #0x0
  41c9e4:	b.lt	41ca3c <ferror@plt+0x1a2dc>  // b.tstop
  41c9e8:	add	x0, sp, #0x28
  41c9ec:	mov	x1, x0
  41c9f0:	ldr	x0, [sp, #88]
  41c9f4:	bl	41c708 <ferror@plt+0x19fa8>
  41c9f8:	str	x0, [sp, #56]
  41c9fc:	ldr	x0, [sp, #40]
  41ca00:	cmp	x0, #0x0
  41ca04:	b.eq	41ca44 <ferror@plt+0x1a2e4>  // b.none
  41ca08:	ldr	x0, [sp, #40]
  41ca0c:	sub	x0, x0, #0x1
  41ca10:	ldr	x1, [sp, #56]
  41ca14:	add	x0, x1, x0
  41ca18:	ldrb	w0, [x0]
  41ca1c:	cmp	w0, #0x0
  41ca20:	b.ne	41ca44 <ferror@plt+0x1a2e4>  // b.any
  41ca24:	ldr	x0, [sp, #88]
  41ca28:	b	41ca64 <ferror@plt+0x1a304>
  41ca2c:	nop
  41ca30:	b	41ca48 <ferror@plt+0x1a2e8>
  41ca34:	nop
  41ca38:	b	41ca48 <ferror@plt+0x1a2e8>
  41ca3c:	nop
  41ca40:	b	41ca48 <ferror@plt+0x1a2e8>
  41ca44:	nop
  41ca48:	ldr	x0, [sp, #88]
  41ca4c:	bl	402510 <free@plt>
  41ca50:	bl	4026b0 <__errno_location@plt>
  41ca54:	mov	x1, x0
  41ca58:	mov	w0, #0x16                  	// #22
  41ca5c:	str	w0, [x1]
  41ca60:	mov	x0, #0x0                   	// #0
  41ca64:	ldp	x29, x30, [sp], #112
  41ca68:	ret
  41ca6c:	stp	x29, x30, [sp, #-32]!
  41ca70:	mov	x29, sp
  41ca74:	str	x0, [sp, #24]
  41ca78:	ldr	x0, [sp, #24]
  41ca7c:	ldr	x0, [x0, #8]
  41ca80:	bl	402510 <free@plt>
  41ca84:	ldr	x0, [sp, #24]
  41ca88:	bl	402510 <free@plt>
  41ca8c:	nop
  41ca90:	ldp	x29, x30, [sp], #32
  41ca94:	ret
  41ca98:	sub	sp, sp, #0x10
  41ca9c:	str	x0, [sp, #8]
  41caa0:	ldr	x0, [sp, #8]
  41caa4:	ldr	x0, [x0]
  41caa8:	add	sp, sp, #0x10
  41caac:	ret
  41cab0:	stp	x29, x30, [sp, #-96]!
  41cab4:	mov	x29, sp
  41cab8:	str	x0, [sp, #24]
  41cabc:	str	x1, [sp, #16]
  41cac0:	add	x0, sp, #0x38
  41cac4:	mov	x1, x0
  41cac8:	ldr	x0, [sp, #24]
  41cacc:	bl	41c708 <ferror@plt+0x19fa8>
  41cad0:	str	x0, [sp, #80]
  41cad4:	mov	w0, #0x1                   	// #1
  41cad8:	strh	w0, [sp, #94]
  41cadc:	b	41cb78 <ferror@plt+0x1a418>
  41cae0:	add	x2, sp, #0x24
  41cae4:	add	x1, sp, #0x28
  41cae8:	add	x0, sp, #0x30
  41caec:	mov	x4, x2
  41caf0:	mov	x3, x1
  41caf4:	mov	x2, x0
  41caf8:	ldrh	w1, [sp, #94]
  41cafc:	ldr	x0, [sp, #24]
  41cb00:	bl	41c554 <ferror@plt+0x19df4>
  41cb04:	str	w0, [sp, #76]
  41cb08:	ldr	w0, [sp, #76]
  41cb0c:	cmp	w0, #0x0
  41cb10:	b.lt	41cb58 <ferror@plt+0x1a3f8>  // b.tstop
  41cb14:	ldr	w0, [sp, #36]
  41cb18:	mov	w1, w0
  41cb1c:	ldr	x0, [sp, #56]
  41cb20:	cmp	x1, x0
  41cb24:	b.cs	41cb60 <ferror@plt+0x1a400>  // b.hs, b.nlast
  41cb28:	ldr	w0, [sp, #36]
  41cb2c:	mov	w0, w0
  41cb30:	ldr	x1, [sp, #80]
  41cb34:	add	x0, x1, x0
  41cb38:	str	x0, [sp, #64]
  41cb3c:	ldr	x1, [sp, #64]
  41cb40:	ldr	x0, [sp, #16]
  41cb44:	bl	4024a0 <strcmp@plt>
  41cb48:	cmp	w0, #0x0
  41cb4c:	b.ne	41cb68 <ferror@plt+0x1a408>  // b.any
  41cb50:	ldrh	w0, [sp, #94]
  41cb54:	b	41cb90 <ferror@plt+0x1a430>
  41cb58:	nop
  41cb5c:	b	41cb6c <ferror@plt+0x1a40c>
  41cb60:	nop
  41cb64:	b	41cb6c <ferror@plt+0x1a40c>
  41cb68:	nop
  41cb6c:	ldrh	w0, [sp, #94]
  41cb70:	add	w0, w0, #0x1
  41cb74:	strh	w0, [sp, #94]
  41cb78:	ldr	x0, [sp, #24]
  41cb7c:	ldrh	w0, [x0, #40]
  41cb80:	ldrh	w1, [sp, #94]
  41cb84:	cmp	w1, w0
  41cb88:	b.cc	41cae0 <ferror@plt+0x1a380>  // b.lo, b.ul, b.last
  41cb8c:	mov	w0, #0xfffffffe            	// #-2
  41cb90:	ldp	x29, x30, [sp], #96
  41cb94:	ret
  41cb98:	stp	x29, x30, [sp, #-112]!
  41cb9c:	mov	x29, sp
  41cba0:	str	x0, [sp, #40]
  41cba4:	str	x1, [sp, #32]
  41cba8:	str	x2, [sp, #24]
  41cbac:	str	x3, [sp, #16]
  41cbb0:	add	x0, sp, #0x48
  41cbb4:	mov	x1, x0
  41cbb8:	ldr	x0, [sp, #40]
  41cbbc:	bl	41c708 <ferror@plt+0x19fa8>
  41cbc0:	str	x0, [sp, #96]
  41cbc4:	ldr	x0, [sp, #24]
  41cbc8:	str	xzr, [x0]
  41cbcc:	ldr	x0, [sp, #16]
  41cbd0:	str	xzr, [x0]
  41cbd4:	mov	w0, #0x1                   	// #1
  41cbd8:	strh	w0, [sp, #110]
  41cbdc:	b	41cca0 <ferror@plt+0x1a540>
  41cbe0:	add	x2, sp, #0x34
  41cbe4:	add	x1, sp, #0x38
  41cbe8:	add	x0, sp, #0x40
  41cbec:	mov	x4, x2
  41cbf0:	mov	x3, x1
  41cbf4:	mov	x2, x0
  41cbf8:	ldrh	w1, [sp, #110]
  41cbfc:	ldr	x0, [sp, #40]
  41cc00:	bl	41c554 <ferror@plt+0x19df4>
  41cc04:	str	w0, [sp, #92]
  41cc08:	ldr	w0, [sp, #92]
  41cc0c:	cmp	w0, #0x0
  41cc10:	b.lt	41cc80 <ferror@plt+0x1a520>  // b.tstop
  41cc14:	ldr	w0, [sp, #52]
  41cc18:	mov	w1, w0
  41cc1c:	ldr	x0, [sp, #72]
  41cc20:	cmp	x1, x0
  41cc24:	b.cs	41cc88 <ferror@plt+0x1a528>  // b.hs, b.nlast
  41cc28:	ldr	w0, [sp, #52]
  41cc2c:	mov	w0, w0
  41cc30:	ldr	x1, [sp, #96]
  41cc34:	add	x0, x1, x0
  41cc38:	str	x0, [sp, #80]
  41cc3c:	ldr	x1, [sp, #80]
  41cc40:	ldr	x0, [sp, #32]
  41cc44:	bl	4024a0 <strcmp@plt>
  41cc48:	cmp	w0, #0x0
  41cc4c:	b.ne	41cc90 <ferror@plt+0x1a530>  // b.any
  41cc50:	ldr	x0, [sp, #64]
  41cc54:	mov	x1, x0
  41cc58:	ldr	x0, [sp, #40]
  41cc5c:	bl	41c410 <ferror@plt+0x19cb0>
  41cc60:	mov	x1, x0
  41cc64:	ldr	x0, [sp, #24]
  41cc68:	str	x1, [x0]
  41cc6c:	ldr	x1, [sp, #56]
  41cc70:	ldr	x0, [sp, #16]
  41cc74:	str	x1, [x0]
  41cc78:	mov	w0, #0x0                   	// #0
  41cc7c:	b	41ccb8 <ferror@plt+0x1a558>
  41cc80:	nop
  41cc84:	b	41cc94 <ferror@plt+0x1a534>
  41cc88:	nop
  41cc8c:	b	41cc94 <ferror@plt+0x1a534>
  41cc90:	nop
  41cc94:	ldrh	w0, [sp, #110]
  41cc98:	add	w0, w0, #0x1
  41cc9c:	strh	w0, [sp, #110]
  41cca0:	ldr	x0, [sp, #40]
  41cca4:	ldrh	w0, [x0, #40]
  41cca8:	ldrh	w1, [sp, #110]
  41ccac:	cmp	w1, w0
  41ccb0:	b.cc	41cbe0 <ferror@plt+0x1a480>  // b.lo, b.ul, b.last
  41ccb4:	mov	w0, #0xfffffffe            	// #-2
  41ccb8:	ldp	x29, x30, [sp], #112
  41ccbc:	ret
  41ccc0:	stp	x29, x30, [sp, #-128]!
  41ccc4:	mov	x29, sp
  41ccc8:	str	x0, [sp, #40]
  41cccc:	str	x1, [sp, #32]
  41ccd0:	str	x2, [sp, #24]
  41ccd4:	ldr	x0, [sp, #24]
  41ccd8:	str	xzr, [x0]
  41ccdc:	add	x1, sp, #0x40
  41cce0:	add	x0, sp, #0x38
  41cce4:	mov	x3, x1
  41cce8:	mov	x2, x0
  41ccec:	ldr	x1, [sp, #32]
  41ccf0:	ldr	x0, [sp, #40]
  41ccf4:	bl	41cb98 <ferror@plt+0x1a438>
  41ccf8:	str	w0, [sp, #92]
  41ccfc:	ldr	w0, [sp, #92]
  41cd00:	cmp	w0, #0x0
  41cd04:	b.ge	41cd10 <ferror@plt+0x1a5b0>  // b.tcont
  41cd08:	ldr	w0, [sp, #92]
  41cd0c:	b	41cf90 <ferror@plt+0x1a830>
  41cd10:	ldr	x0, [sp, #56]
  41cd14:	str	x0, [sp, #96]
  41cd18:	ldr	x0, [sp, #96]
  41cd1c:	cmp	x0, #0x0
  41cd20:	b.eq	41cd30 <ferror@plt+0x1a5d0>  // b.none
  41cd24:	ldr	x0, [sp, #64]
  41cd28:	cmp	x0, #0x0
  41cd2c:	b.ne	41cd50 <ferror@plt+0x1a5f0>  // b.any
  41cd30:	mov	w0, #0x0                   	// #0
  41cd34:	b	41cf90 <ferror@plt+0x1a830>
  41cd38:	ldr	x0, [sp, #96]
  41cd3c:	add	x0, x0, #0x1
  41cd40:	str	x0, [sp, #96]
  41cd44:	ldr	x0, [sp, #64]
  41cd48:	sub	x0, x0, #0x1
  41cd4c:	str	x0, [sp, #64]
  41cd50:	ldr	x0, [sp, #96]
  41cd54:	ldrb	w0, [x0]
  41cd58:	cmp	w0, #0x0
  41cd5c:	b.ne	41cd6c <ferror@plt+0x1a60c>  // b.any
  41cd60:	ldr	x0, [sp, #64]
  41cd64:	cmp	x0, #0x1
  41cd68:	b.hi	41cd38 <ferror@plt+0x1a5d8>  // b.pmore
  41cd6c:	ldr	x0, [sp, #64]
  41cd70:	cmp	x0, #0x1
  41cd74:	b.hi	41cd80 <ferror@plt+0x1a620>  // b.pmore
  41cd78:	mov	w0, #0x0                   	// #0
  41cd7c:	b	41cf90 <ferror@plt+0x1a830>
  41cd80:	str	xzr, [sp, #120]
  41cd84:	str	xzr, [sp, #104]
  41cd88:	b	41cdf4 <ferror@plt+0x1a694>
  41cd8c:	ldr	x1, [sp, #96]
  41cd90:	ldr	x0, [sp, #120]
  41cd94:	add	x0, x1, x0
  41cd98:	ldrb	w0, [x0]
  41cd9c:	cmp	w0, #0x0
  41cda0:	b.eq	41cdc0 <ferror@plt+0x1a660>  // b.none
  41cda4:	ldr	x0, [sp, #120]
  41cda8:	add	x0, x0, #0x1
  41cdac:	str	x0, [sp, #120]
  41cdb0:	b	41cdf4 <ferror@plt+0x1a694>
  41cdb4:	ldr	x0, [sp, #120]
  41cdb8:	add	x0, x0, #0x1
  41cdbc:	str	x0, [sp, #120]
  41cdc0:	ldr	x1, [sp, #96]
  41cdc4:	ldr	x0, [sp, #120]
  41cdc8:	add	x0, x1, x0
  41cdcc:	ldrb	w0, [x0]
  41cdd0:	cmp	w0, #0x0
  41cdd4:	b.ne	41cde8 <ferror@plt+0x1a688>  // b.any
  41cdd8:	ldr	x0, [sp, #64]
  41cddc:	ldr	x1, [sp, #120]
  41cde0:	cmp	x1, x0
  41cde4:	b.cc	41cdb4 <ferror@plt+0x1a654>  // b.lo, b.ul, b.last
  41cde8:	ldr	x0, [sp, #104]
  41cdec:	add	x0, x0, #0x1
  41cdf0:	str	x0, [sp, #104]
  41cdf4:	ldr	x0, [sp, #64]
  41cdf8:	ldr	x1, [sp, #120]
  41cdfc:	cmp	x1, x0
  41ce00:	b.cc	41cd8c <ferror@plt+0x1a62c>  // b.lo, b.ul, b.last
  41ce04:	ldr	x0, [sp, #120]
  41ce08:	sub	x0, x0, #0x1
  41ce0c:	ldr	x1, [sp, #96]
  41ce10:	add	x0, x1, x0
  41ce14:	ldrb	w0, [x0]
  41ce18:	cmp	w0, #0x0
  41ce1c:	b.eq	41ce2c <ferror@plt+0x1a6cc>  // b.none
  41ce20:	ldr	x0, [sp, #104]
  41ce24:	add	x0, x0, #0x1
  41ce28:	str	x0, [sp, #104]
  41ce2c:	ldr	x0, [sp, #104]
  41ce30:	add	x0, x0, #0x1
  41ce34:	lsl	x1, x0, #3
  41ce38:	ldr	x0, [sp, #64]
  41ce3c:	add	x0, x1, x0
  41ce40:	add	x0, x0, #0x1
  41ce44:	bl	4022b0 <malloc@plt>
  41ce48:	str	x0, [sp, #80]
  41ce4c:	ldr	x0, [sp, #24]
  41ce50:	ldr	x1, [sp, #80]
  41ce54:	str	x1, [x0]
  41ce58:	ldr	x0, [sp, #24]
  41ce5c:	ldr	x0, [x0]
  41ce60:	cmp	x0, #0x0
  41ce64:	b.ne	41ce78 <ferror@plt+0x1a718>  // b.any
  41ce68:	bl	4026b0 <__errno_location@plt>
  41ce6c:	ldr	w0, [x0]
  41ce70:	neg	w0, w0
  41ce74:	b	41cf90 <ferror@plt+0x1a830>
  41ce78:	ldr	x0, [sp, #104]
  41ce7c:	add	x0, x0, #0x1
  41ce80:	lsl	x0, x0, #3
  41ce84:	ldr	x1, [sp, #80]
  41ce88:	add	x0, x1, x0
  41ce8c:	str	x0, [sp, #72]
  41ce90:	ldr	x0, [sp, #64]
  41ce94:	mov	x2, x0
  41ce98:	ldr	x1, [sp, #96]
  41ce9c:	ldr	x0, [sp, #72]
  41cea0:	bl	4020d0 <memcpy@plt>
  41cea4:	ldr	x0, [sp, #64]
  41cea8:	ldr	x1, [sp, #72]
  41ceac:	add	x0, x1, x0
  41ceb0:	strb	wzr, [x0]
  41ceb4:	ldr	x0, [sp, #104]
  41ceb8:	lsl	x0, x0, #3
  41cebc:	ldr	x1, [sp, #80]
  41cec0:	add	x0, x1, x0
  41cec4:	str	xzr, [x0]
  41cec8:	ldr	x0, [sp, #80]
  41cecc:	ldr	x1, [sp, #72]
  41ced0:	str	x1, [x0]
  41ced4:	str	xzr, [sp, #120]
  41ced8:	mov	x0, #0x1                   	// #1
  41cedc:	str	x0, [sp, #112]
  41cee0:	b	41cf6c <ferror@plt+0x1a80c>
  41cee4:	ldr	x1, [sp, #72]
  41cee8:	ldr	x0, [sp, #120]
  41ceec:	add	x0, x1, x0
  41cef0:	ldrb	w0, [x0]
  41cef4:	cmp	w0, #0x0
  41cef8:	b.eq	41cf18 <ferror@plt+0x1a7b8>  // b.none
  41cefc:	ldr	x0, [sp, #120]
  41cf00:	add	x0, x0, #0x1
  41cf04:	str	x0, [sp, #120]
  41cf08:	b	41cf6c <ferror@plt+0x1a80c>
  41cf0c:	ldr	x0, [sp, #120]
  41cf10:	add	x0, x0, #0x1
  41cf14:	str	x0, [sp, #120]
  41cf18:	ldr	x1, [sp, #96]
  41cf1c:	ldr	x0, [sp, #120]
  41cf20:	add	x0, x1, x0
  41cf24:	ldrb	w0, [x0]
  41cf28:	cmp	w0, #0x0
  41cf2c:	b.ne	41cf40 <ferror@plt+0x1a7e0>  // b.any
  41cf30:	ldr	x0, [sp, #64]
  41cf34:	ldr	x1, [sp, #120]
  41cf38:	cmp	x1, x0
  41cf3c:	b.cc	41cf0c <ferror@plt+0x1a7ac>  // b.lo, b.ul, b.last
  41cf40:	ldr	x0, [sp, #112]
  41cf44:	lsl	x0, x0, #3
  41cf48:	ldr	x1, [sp, #80]
  41cf4c:	add	x0, x1, x0
  41cf50:	ldr	x2, [sp, #72]
  41cf54:	ldr	x1, [sp, #120]
  41cf58:	add	x1, x2, x1
  41cf5c:	str	x1, [x0]
  41cf60:	ldr	x0, [sp, #112]
  41cf64:	add	x0, x0, #0x1
  41cf68:	str	x0, [sp, #112]
  41cf6c:	ldr	x1, [sp, #112]
  41cf70:	ldr	x0, [sp, #104]
  41cf74:	cmp	x1, x0
  41cf78:	b.cs	41cf8c <ferror@plt+0x1a82c>  // b.hs, b.nlast
  41cf7c:	ldr	x0, [sp, #64]
  41cf80:	ldr	x1, [sp, #120]
  41cf84:	cmp	x1, x0
  41cf88:	b.cc	41cee4 <ferror@plt+0x1a784>  // b.lo, b.ul, b.last
  41cf8c:	ldr	x0, [sp, #104]
  41cf90:	ldp	x29, x30, [sp], #128
  41cf94:	ret
  41cf98:	stp	x29, x30, [sp, #-144]!
  41cf9c:	mov	x29, sp
  41cfa0:	str	x0, [sp, #24]
  41cfa4:	str	x1, [sp, #16]
  41cfa8:	ldr	x0, [sp, #24]
  41cfac:	ldr	w0, [x0, #24]
  41cfb0:	and	w0, w0, #0x2
  41cfb4:	cmp	w0, #0x0
  41cfb8:	b.eq	41cfc8 <ferror@plt+0x1a868>  // b.none
  41cfbc:	mov	x0, #0x4                   	// #4
  41cfc0:	str	x0, [sp, #128]
  41cfc4:	b	41cfd0 <ferror@plt+0x1a870>
  41cfc8:	mov	x0, #0x8                   	// #8
  41cfcc:	str	x0, [sp, #128]
  41cfd0:	ldr	x0, [sp, #16]
  41cfd4:	str	xzr, [x0]
  41cfd8:	add	x1, sp, #0x30
  41cfdc:	add	x0, sp, #0x28
  41cfe0:	mov	x3, x1
  41cfe4:	mov	x2, x0
  41cfe8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41cfec:	add	x1, x0, #0x498
  41cff0:	ldr	x0, [sp, #24]
  41cff4:	bl	41cb98 <ferror@plt+0x1a438>
  41cff8:	str	w0, [sp, #84]
  41cffc:	ldr	w0, [sp, #84]
  41d000:	cmp	w0, #0x0
  41d004:	b.ge	41d010 <ferror@plt+0x1a8b0>  // b.tcont
  41d008:	ldr	w0, [sp, #84]
  41d00c:	b	41d2ac <ferror@plt+0x1ab4c>
  41d010:	ldr	x0, [sp, #40]
  41d014:	cmp	x0, #0x0
  41d018:	b.eq	41d028 <ferror@plt+0x1a8c8>  // b.none
  41d01c:	ldr	x0, [sp, #48]
  41d020:	cmp	x0, #0x0
  41d024:	b.ne	41d030 <ferror@plt+0x1a8d0>  // b.any
  41d028:	mov	w0, #0x0                   	// #0
  41d02c:	b	41d2ac <ferror@plt+0x1ab4c>
  41d030:	ldr	x0, [sp, #48]
  41d034:	and	x0, x0, #0x3f
  41d038:	cmp	x0, #0x0
  41d03c:	b.eq	41d048 <ferror@plt+0x1a8e8>  // b.none
  41d040:	mov	w0, #0xffffffea            	// #-22
  41d044:	b	41d2ac <ferror@plt+0x1ab4c>
  41d048:	ldr	x0, [sp, #48]
  41d04c:	lsr	x0, x0, #6
  41d050:	str	w0, [sp, #80]
  41d054:	ldr	x1, [sp, #40]
  41d058:	ldr	x0, [sp, #24]
  41d05c:	ldr	x0, [x0]
  41d060:	sub	x0, x1, x0
  41d064:	str	x0, [sp, #136]
  41d068:	str	xzr, [sp, #120]
  41d06c:	str	wzr, [sp, #108]
  41d070:	b	41d0e0 <ferror@plt+0x1a980>
  41d074:	ldr	x1, [sp, #136]
  41d078:	ldr	x0, [sp, #128]
  41d07c:	add	x0, x1, x0
  41d080:	mov	x1, x0
  41d084:	ldr	x0, [sp, #24]
  41d088:	bl	41c410 <ferror@plt+0x19cb0>
  41d08c:	str	x0, [sp, #96]
  41d090:	ldr	x0, [sp, #96]
  41d094:	ldrb	w0, [x0]
  41d098:	cmp	w0, #0x2e
  41d09c:	b.ne	41d0ac <ferror@plt+0x1a94c>  // b.any
  41d0a0:	ldr	x0, [sp, #96]
  41d0a4:	add	x0, x0, #0x1
  41d0a8:	str	x0, [sp, #96]
  41d0ac:	ldr	x0, [sp, #96]
  41d0b0:	bl	402110 <strlen@plt>
  41d0b4:	mov	x1, x0
  41d0b8:	ldr	x0, [sp, #120]
  41d0bc:	add	x0, x1, x0
  41d0c0:	add	x0, x0, #0x1
  41d0c4:	str	x0, [sp, #120]
  41d0c8:	ldr	w0, [sp, #108]
  41d0cc:	add	w0, w0, #0x1
  41d0d0:	str	w0, [sp, #108]
  41d0d4:	ldr	x0, [sp, #136]
  41d0d8:	add	x0, x0, #0x40
  41d0dc:	str	x0, [sp, #136]
  41d0e0:	ldr	w1, [sp, #108]
  41d0e4:	ldr	w0, [sp, #80]
  41d0e8:	cmp	w1, w0
  41d0ec:	b.lt	41d074 <ferror@plt+0x1a914>  // b.tstop
  41d0f0:	ldrsw	x1, [sp, #80]
  41d0f4:	mov	x0, x1
  41d0f8:	lsl	x0, x0, #1
  41d0fc:	add	x0, x0, x1
  41d100:	lsl	x0, x0, #3
  41d104:	mov	x1, x0
  41d108:	ldr	x0, [sp, #120]
  41d10c:	add	x0, x1, x0
  41d110:	bl	4022b0 <malloc@plt>
  41d114:	str	x0, [sp, #72]
  41d118:	ldr	x0, [sp, #16]
  41d11c:	ldr	x1, [sp, #72]
  41d120:	str	x1, [x0]
  41d124:	ldr	x0, [sp, #16]
  41d128:	ldr	x0, [x0]
  41d12c:	cmp	x0, #0x0
  41d130:	b.ne	41d144 <ferror@plt+0x1a9e4>  // b.any
  41d134:	bl	4026b0 <__errno_location@plt>
  41d138:	ldr	w0, [x0]
  41d13c:	neg	w0, w0
  41d140:	b	41d2ac <ferror@plt+0x1ab4c>
  41d144:	ldrsw	x1, [sp, #80]
  41d148:	mov	x0, x1
  41d14c:	lsl	x0, x0, #1
  41d150:	add	x0, x0, x1
  41d154:	lsl	x0, x0, #3
  41d158:	mov	x1, x0
  41d15c:	ldr	x0, [sp, #72]
  41d160:	add	x0, x0, x1
  41d164:	str	x0, [sp, #112]
  41d168:	ldr	x1, [sp, #40]
  41d16c:	ldr	x0, [sp, #24]
  41d170:	ldr	x0, [x0]
  41d174:	sub	x0, x1, x0
  41d178:	str	x0, [sp, #136]
  41d17c:	str	wzr, [sp, #108]
  41d180:	b	41d298 <ferror@plt+0x1ab38>
  41d184:	ldr	x0, [sp, #128]
  41d188:	and	w0, w0, #0xffff
  41d18c:	mov	w2, w0
  41d190:	ldr	x1, [sp, #136]
  41d194:	ldr	x0, [sp, #24]
  41d198:	bl	41c0a4 <ferror@plt+0x19944>
  41d19c:	str	x0, [sp, #64]
  41d1a0:	ldr	x1, [sp, #136]
  41d1a4:	ldr	x0, [sp, #128]
  41d1a8:	add	x0, x1, x0
  41d1ac:	mov	x1, x0
  41d1b0:	ldr	x0, [sp, #24]
  41d1b4:	bl	41c410 <ferror@plt+0x19cb0>
  41d1b8:	str	x0, [sp, #88]
  41d1bc:	ldr	x0, [sp, #88]
  41d1c0:	ldrb	w0, [x0]
  41d1c4:	cmp	w0, #0x2e
  41d1c8:	b.ne	41d1d8 <ferror@plt+0x1aa78>  // b.any
  41d1cc:	ldr	x0, [sp, #88]
  41d1d0:	add	x0, x0, #0x1
  41d1d4:	str	x0, [sp, #88]
  41d1d8:	ldrsw	x1, [sp, #108]
  41d1dc:	mov	x0, x1
  41d1e0:	lsl	x0, x0, #1
  41d1e4:	add	x0, x0, x1
  41d1e8:	lsl	x0, x0, #3
  41d1ec:	mov	x1, x0
  41d1f0:	ldr	x0, [sp, #72]
  41d1f4:	add	x0, x0, x1
  41d1f8:	ldr	x1, [sp, #64]
  41d1fc:	str	x1, [x0]
  41d200:	ldrsw	x1, [sp, #108]
  41d204:	mov	x0, x1
  41d208:	lsl	x0, x0, #1
  41d20c:	add	x0, x0, x1
  41d210:	lsl	x0, x0, #3
  41d214:	mov	x1, x0
  41d218:	ldr	x0, [sp, #72]
  41d21c:	add	x0, x0, x1
  41d220:	mov	w1, #0x55                  	// #85
  41d224:	str	w1, [x0, #8]
  41d228:	ldrsw	x1, [sp, #108]
  41d22c:	mov	x0, x1
  41d230:	lsl	x0, x0, #1
  41d234:	add	x0, x0, x1
  41d238:	lsl	x0, x0, #3
  41d23c:	mov	x1, x0
  41d240:	ldr	x0, [sp, #72]
  41d244:	add	x0, x0, x1
  41d248:	ldr	x1, [sp, #112]
  41d24c:	str	x1, [x0, #16]
  41d250:	ldr	x0, [sp, #88]
  41d254:	bl	402110 <strlen@plt>
  41d258:	add	x0, x0, #0x1
  41d25c:	str	x0, [sp, #56]
  41d260:	ldr	x2, [sp, #56]
  41d264:	ldr	x1, [sp, #88]
  41d268:	ldr	x0, [sp, #112]
  41d26c:	bl	4020d0 <memcpy@plt>
  41d270:	ldr	x1, [sp, #112]
  41d274:	ldr	x0, [sp, #56]
  41d278:	add	x0, x1, x0
  41d27c:	str	x0, [sp, #112]
  41d280:	ldr	w0, [sp, #108]
  41d284:	add	w0, w0, #0x1
  41d288:	str	w0, [sp, #108]
  41d28c:	ldr	x0, [sp, #136]
  41d290:	add	x0, x0, #0x40
  41d294:	str	x0, [sp, #136]
  41d298:	ldr	w1, [sp, #108]
  41d29c:	ldr	w0, [sp, #80]
  41d2a0:	cmp	w1, w0
  41d2a4:	b.lt	41d184 <ferror@plt+0x1aa24>  // b.tstop
  41d2a8:	ldr	w0, [sp, #80]
  41d2ac:	ldp	x29, x30, [sp], #144
  41d2b0:	ret
  41d2b4:	stp	x29, x30, [sp, #-80]!
  41d2b8:	mov	x29, sp
  41d2bc:	str	x0, [sp, #24]
  41d2c0:	str	x1, [sp, #16]
  41d2c4:	ldr	x1, [sp, #16]
  41d2c8:	ldr	x0, [sp, #24]
  41d2cc:	bl	41cab0 <ferror@plt+0x1a350>
  41d2d0:	str	w0, [sp, #60]
  41d2d4:	ldr	w0, [sp, #60]
  41d2d8:	cmp	w0, #0x0
  41d2dc:	b.ge	41d2e8 <ferror@plt+0x1ab88>  // b.tcont
  41d2e0:	ldr	w0, [sp, #60]
  41d2e4:	b	41d390 <ferror@plt+0x1ac30>
  41d2e8:	ldr	w0, [sp, #60]
  41d2ec:	and	w0, w0, #0xffff
  41d2f0:	mov	w1, w0
  41d2f4:	ldr	x0, [sp, #24]
  41d2f8:	bl	41c488 <ferror@plt+0x19d28>
  41d2fc:	str	x0, [sp, #48]
  41d300:	ldr	x0, [sp, #24]
  41d304:	ldr	x0, [x0]
  41d308:	ldr	x1, [sp, #48]
  41d30c:	sub	x0, x1, x0
  41d310:	str	x0, [sp, #72]
  41d314:	ldr	x0, [sp, #24]
  41d318:	ldr	w0, [x0, #24]
  41d31c:	and	w0, w0, #0x2
  41d320:	cmp	w0, #0x0
  41d324:	b.eq	41d340 <ferror@plt+0x1abe0>  // b.none
  41d328:	ldr	x0, [sp, #72]
  41d32c:	add	x0, x0, #0x8
  41d330:	str	x0, [sp, #72]
  41d334:	mov	x0, #0x4                   	// #4
  41d338:	str	x0, [sp, #64]
  41d33c:	b	41d354 <ferror@plt+0x1abf4>
  41d340:	ldr	x0, [sp, #72]
  41d344:	add	x0, x0, #0x8
  41d348:	str	x0, [sp, #72]
  41d34c:	mov	x0, #0x8                   	// #8
  41d350:	str	x0, [sp, #64]
  41d354:	ldr	x0, [sp, #64]
  41d358:	and	w0, w0, #0xffff
  41d35c:	mov	w2, w0
  41d360:	ldr	x1, [sp, #72]
  41d364:	ldr	x0, [sp, #24]
  41d368:	bl	41c0a4 <ferror@plt+0x19944>
  41d36c:	str	x0, [sp, #40]
  41d370:	ldr	x0, [sp, #40]
  41d374:	and	x0, x0, #0xfffffffffffffffd
  41d378:	str	x0, [sp, #40]
  41d37c:	ldr	x3, [sp, #40]
  41d380:	ldr	x2, [sp, #64]
  41d384:	ldr	x1, [sp, #72]
  41d388:	ldr	x0, [sp, #24]
  41d38c:	bl	41c21c <ferror@plt+0x19abc>
  41d390:	ldp	x29, x30, [sp], #80
  41d394:	ret
  41d398:	stp	x29, x30, [sp, #-96]!
  41d39c:	mov	x29, sp
  41d3a0:	str	x0, [sp, #24]
  41d3a4:	add	x1, sp, #0x28
  41d3a8:	add	x0, sp, #0x20
  41d3ac:	mov	x3, x1
  41d3b0:	mov	x2, x0
  41d3b4:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41d3b8:	add	x1, x0, #0x4a8
  41d3bc:	ldr	x0, [sp, #24]
  41d3c0:	bl	41cb98 <ferror@plt+0x1a438>
  41d3c4:	str	w0, [sp, #76]
  41d3c8:	ldr	w0, [sp, #76]
  41d3cc:	cmp	w0, #0x0
  41d3d0:	b.ge	41d3dc <ferror@plt+0x1ac7c>  // b.tcont
  41d3d4:	ldr	w0, [sp, #76]
  41d3d8:	b	41d5dc <ferror@plt+0x1ae7c>
  41d3dc:	ldr	x0, [sp, #32]
  41d3e0:	str	x0, [sp, #80]
  41d3e4:	ldr	x0, [sp, #80]
  41d3e8:	cmp	x0, #0x0
  41d3ec:	b.eq	41d3fc <ferror@plt+0x1ac9c>  // b.none
  41d3f0:	ldr	x0, [sp, #40]
  41d3f4:	cmp	x0, #0x0
  41d3f8:	b.ne	41d41c <ferror@plt+0x1acbc>  // b.any
  41d3fc:	mov	w0, #0x0                   	// #0
  41d400:	b	41d5dc <ferror@plt+0x1ae7c>
  41d404:	ldr	x0, [sp, #80]
  41d408:	add	x0, x0, #0x1
  41d40c:	str	x0, [sp, #80]
  41d410:	ldr	x0, [sp, #40]
  41d414:	sub	x0, x0, #0x1
  41d418:	str	x0, [sp, #40]
  41d41c:	ldr	x0, [sp, #80]
  41d420:	ldrb	w0, [x0]
  41d424:	cmp	w0, #0x0
  41d428:	b.ne	41d438 <ferror@plt+0x1acd8>  // b.any
  41d42c:	ldr	x0, [sp, #40]
  41d430:	cmp	x0, #0x1
  41d434:	b.hi	41d404 <ferror@plt+0x1aca4>  // b.pmore
  41d438:	ldr	x0, [sp, #40]
  41d43c:	cmp	x0, #0x1
  41d440:	b.hi	41d44c <ferror@plt+0x1acec>  // b.pmore
  41d444:	mov	w0, #0x0                   	// #0
  41d448:	b	41d5dc <ferror@plt+0x1ae7c>
  41d44c:	str	xzr, [sp, #88]
  41d450:	b	41d5c8 <ferror@plt+0x1ae68>
  41d454:	ldr	x1, [sp, #80]
  41d458:	ldr	x0, [sp, #88]
  41d45c:	add	x0, x1, x0
  41d460:	ldrb	w0, [x0]
  41d464:	cmp	w0, #0x0
  41d468:	b.eq	41d5a8 <ferror@plt+0x1ae48>  // b.none
  41d46c:	ldr	x0, [sp, #88]
  41d470:	add	x1, x0, #0x1
  41d474:	ldr	x0, [sp, #40]
  41d478:	cmp	x1, x0
  41d47c:	b.cs	41d5b0 <ferror@plt+0x1ae50>  // b.hs, b.nlast
  41d480:	ldr	x1, [sp, #80]
  41d484:	ldr	x0, [sp, #88]
  41d488:	add	x0, x1, x0
  41d48c:	str	x0, [sp, #64]
  41d490:	mov	x0, #0x9                   	// #9
  41d494:	str	x0, [sp, #56]
  41d498:	ldr	x1, [sp, #88]
  41d49c:	ldr	x0, [sp, #56]
  41d4a0:	add	x1, x1, x0
  41d4a4:	ldr	x0, [sp, #40]
  41d4a8:	cmp	x1, x0
  41d4ac:	b.cs	41d5b8 <ferror@plt+0x1ae58>  // b.hs, b.nlast
  41d4b0:	ldr	x2, [sp, #56]
  41d4b4:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41d4b8:	add	x1, x0, #0x4b8
  41d4bc:	ldr	x0, [sp, #64]
  41d4c0:	bl	4022d0 <strncmp@plt>
  41d4c4:	cmp	w0, #0x0
  41d4c8:	b.eq	41d4e8 <ferror@plt+0x1ad88>  // b.none
  41d4cc:	ldr	x0, [sp, #64]
  41d4d0:	bl	402110 <strlen@plt>
  41d4d4:	mov	x1, x0
  41d4d8:	ldr	x0, [sp, #88]
  41d4dc:	add	x0, x0, x1
  41d4e0:	str	x0, [sp, #88]
  41d4e4:	b	41d5bc <ferror@plt+0x1ae5c>
  41d4e8:	ldr	x0, [sp, #24]
  41d4ec:	ldr	x0, [x0]
  41d4f0:	ldr	x1, [sp, #64]
  41d4f4:	sub	x0, x1, x0
  41d4f8:	str	x0, [sp, #48]
  41d4fc:	ldr	x0, [sp, #24]
  41d500:	ldr	x0, [x0, #8]
  41d504:	cmp	x0, #0x0
  41d508:	b.ne	41d578 <ferror@plt+0x1ae18>  // b.any
  41d50c:	ldr	x0, [sp, #24]
  41d510:	ldr	x0, [x0, #16]
  41d514:	bl	4022b0 <malloc@plt>
  41d518:	mov	x1, x0
  41d51c:	ldr	x0, [sp, #24]
  41d520:	str	x1, [x0, #8]
  41d524:	ldr	x0, [sp, #24]
  41d528:	ldr	x0, [x0, #8]
  41d52c:	cmp	x0, #0x0
  41d530:	b.ne	41d544 <ferror@plt+0x1ade4>  // b.any
  41d534:	bl	4026b0 <__errno_location@plt>
  41d538:	ldr	w0, [x0]
  41d53c:	neg	w0, w0
  41d540:	b	41d5dc <ferror@plt+0x1ae7c>
  41d544:	ldr	x0, [sp, #24]
  41d548:	ldr	x3, [x0, #8]
  41d54c:	ldr	x0, [sp, #24]
  41d550:	ldr	x1, [x0]
  41d554:	ldr	x0, [sp, #24]
  41d558:	ldr	x0, [x0, #16]
  41d55c:	mov	x2, x0
  41d560:	mov	x0, x3
  41d564:	bl	4020d0 <memcpy@plt>
  41d568:	ldr	x0, [sp, #24]
  41d56c:	ldr	x1, [x0, #8]
  41d570:	ldr	x0, [sp, #24]
  41d574:	str	x1, [x0]
  41d578:	ldr	x0, [sp, #64]
  41d57c:	bl	402110 <strlen@plt>
  41d580:	str	x0, [sp, #56]
  41d584:	ldr	x0, [sp, #24]
  41d588:	ldr	x1, [x0, #8]
  41d58c:	ldr	x0, [sp, #48]
  41d590:	add	x0, x1, x0
  41d594:	ldr	x2, [sp, #56]
  41d598:	mov	w1, #0x0                   	// #0
  41d59c:	bl	4022f0 <memset@plt>
  41d5a0:	mov	w0, #0x0                   	// #0
  41d5a4:	b	41d5dc <ferror@plt+0x1ae7c>
  41d5a8:	nop
  41d5ac:	b	41d5bc <ferror@plt+0x1ae5c>
  41d5b0:	nop
  41d5b4:	b	41d5bc <ferror@plt+0x1ae5c>
  41d5b8:	nop
  41d5bc:	ldr	x0, [sp, #88]
  41d5c0:	add	x0, x0, #0x1
  41d5c4:	str	x0, [sp, #88]
  41d5c8:	ldr	x0, [sp, #40]
  41d5cc:	ldr	x1, [sp, #88]
  41d5d0:	cmp	x1, x0
  41d5d4:	b.cc	41d454 <ferror@plt+0x1acf4>  // b.lo, b.ul, b.last
  41d5d8:	mov	w0, #0xfffffffe            	// #-2
  41d5dc:	ldp	x29, x30, [sp], #96
  41d5e0:	ret
  41d5e4:	stp	x29, x30, [sp, #-112]!
  41d5e8:	mov	x29, sp
  41d5ec:	str	x0, [sp, #24]
  41d5f0:	str	x1, [sp, #16]
  41d5f4:	ldr	x0, [sp, #16]
  41d5f8:	str	xzr, [x0]
  41d5fc:	add	x1, sp, #0x28
  41d600:	add	x0, sp, #0x20
  41d604:	mov	x3, x1
  41d608:	mov	x2, x0
  41d60c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41d610:	add	x1, x0, #0x4c8
  41d614:	ldr	x0, [sp, #24]
  41d618:	bl	41cb98 <ferror@plt+0x1a438>
  41d61c:	str	w0, [sp, #72]
  41d620:	ldr	w0, [sp, #72]
  41d624:	cmp	w0, #0x0
  41d628:	b.ge	41d634 <ferror@plt+0x1aed4>  // b.tcont
  41d62c:	ldr	w0, [sp, #72]
  41d630:	b	41d9e0 <ferror@plt+0x1b280>
  41d634:	ldr	x0, [sp, #32]
  41d638:	str	x0, [sp, #88]
  41d63c:	ldr	x0, [sp, #88]
  41d640:	cmp	x0, #0x0
  41d644:	b.eq	41d654 <ferror@plt+0x1aef4>  // b.none
  41d648:	ldr	x0, [sp, #40]
  41d64c:	cmp	x0, #0x0
  41d650:	b.ne	41d674 <ferror@plt+0x1af14>  // b.any
  41d654:	mov	w0, #0x0                   	// #0
  41d658:	b	41d9e0 <ferror@plt+0x1b280>
  41d65c:	ldr	x0, [sp, #88]
  41d660:	add	x0, x0, #0x1
  41d664:	str	x0, [sp, #88]
  41d668:	ldr	x0, [sp, #40]
  41d66c:	sub	x0, x0, #0x1
  41d670:	str	x0, [sp, #40]
  41d674:	ldr	x0, [sp, #88]
  41d678:	ldrb	w0, [x0]
  41d67c:	cmp	w0, #0x0
  41d680:	b.ne	41d690 <ferror@plt+0x1af30>  // b.any
  41d684:	ldr	x0, [sp, #40]
  41d688:	cmp	x0, #0x1
  41d68c:	b.hi	41d65c <ferror@plt+0x1aefc>  // b.pmore
  41d690:	ldr	x0, [sp, #40]
  41d694:	cmp	x0, #0x1
  41d698:	b.hi	41d6a4 <ferror@plt+0x1af44>  // b.pmore
  41d69c:	mov	w0, #0x0                   	// #0
  41d6a0:	b	41d9e0 <ferror@plt+0x1b280>
  41d6a4:	str	xzr, [sp, #96]
  41d6a8:	str	xzr, [sp, #104]
  41d6ac:	str	wzr, [sp, #76]
  41d6b0:	b	41d710 <ferror@plt+0x1afb0>
  41d6b4:	ldr	x1, [sp, #88]
  41d6b8:	ldr	x0, [sp, #104]
  41d6bc:	add	x0, x1, x0
  41d6c0:	ldrb	w0, [x0]
  41d6c4:	cmp	w0, #0x0
  41d6c8:	b.ne	41d704 <ferror@plt+0x1afa4>  // b.any
  41d6cc:	ldr	x1, [sp, #96]
  41d6d0:	ldr	x0, [sp, #104]
  41d6d4:	cmp	x1, x0
  41d6d8:	b.ne	41d6ec <ferror@plt+0x1af8c>  // b.any
  41d6dc:	ldr	x0, [sp, #104]
  41d6e0:	add	x0, x0, #0x1
  41d6e4:	str	x0, [sp, #96]
  41d6e8:	b	41d704 <ferror@plt+0x1afa4>
  41d6ec:	ldr	w0, [sp, #76]
  41d6f0:	add	w0, w0, #0x1
  41d6f4:	str	w0, [sp, #76]
  41d6f8:	ldr	x0, [sp, #104]
  41d6fc:	add	x0, x0, #0x1
  41d700:	str	x0, [sp, #96]
  41d704:	ldr	x0, [sp, #104]
  41d708:	add	x0, x0, #0x1
  41d70c:	str	x0, [sp, #104]
  41d710:	ldr	x0, [sp, #40]
  41d714:	ldr	x1, [sp, #104]
  41d718:	cmp	x1, x0
  41d71c:	b.cc	41d6b4 <ferror@plt+0x1af54>  // b.lo, b.ul, b.last
  41d720:	ldr	x0, [sp, #104]
  41d724:	sub	x0, x0, #0x1
  41d728:	ldr	x1, [sp, #88]
  41d72c:	add	x0, x1, x0
  41d730:	ldrb	w0, [x0]
  41d734:	cmp	w0, #0x0
  41d738:	b.eq	41d748 <ferror@plt+0x1afe8>  // b.none
  41d73c:	ldr	w0, [sp, #76]
  41d740:	add	w0, w0, #0x1
  41d744:	str	w0, [sp, #76]
  41d748:	ldrsw	x1, [sp, #76]
  41d74c:	mov	x0, x1
  41d750:	lsl	x0, x0, #1
  41d754:	add	x0, x0, x1
  41d758:	lsl	x0, x0, #3
  41d75c:	mov	x1, x0
  41d760:	ldr	x0, [sp, #40]
  41d764:	add	x0, x1, x0
  41d768:	add	x0, x0, #0x1
  41d76c:	bl	4022b0 <malloc@plt>
  41d770:	str	x0, [sp, #64]
  41d774:	ldr	x0, [sp, #16]
  41d778:	ldr	x1, [sp, #64]
  41d77c:	str	x1, [x0]
  41d780:	ldr	x0, [sp, #16]
  41d784:	ldr	x0, [x0]
  41d788:	cmp	x0, #0x0
  41d78c:	b.ne	41d7a0 <ferror@plt+0x1b040>  // b.any
  41d790:	bl	4026b0 <__errno_location@plt>
  41d794:	ldr	w0, [x0]
  41d798:	neg	w0, w0
  41d79c:	b	41d9e0 <ferror@plt+0x1b280>
  41d7a0:	ldrsw	x1, [sp, #76]
  41d7a4:	mov	x0, x1
  41d7a8:	lsl	x0, x0, #1
  41d7ac:	add	x0, x0, x1
  41d7b0:	lsl	x0, x0, #3
  41d7b4:	mov	x1, x0
  41d7b8:	ldr	x0, [sp, #64]
  41d7bc:	add	x0, x0, x1
  41d7c0:	str	x0, [sp, #80]
  41d7c4:	str	xzr, [sp, #96]
  41d7c8:	str	xzr, [sp, #104]
  41d7cc:	str	wzr, [sp, #76]
  41d7d0:	b	41d8f4 <ferror@plt+0x1b194>
  41d7d4:	ldr	x1, [sp, #88]
  41d7d8:	ldr	x0, [sp, #104]
  41d7dc:	add	x0, x1, x0
  41d7e0:	ldrb	w0, [x0]
  41d7e4:	cmp	w0, #0x0
  41d7e8:	b.ne	41d8e8 <ferror@plt+0x1b188>  // b.any
  41d7ec:	ldr	x1, [sp, #104]
  41d7f0:	ldr	x0, [sp, #96]
  41d7f4:	sub	x0, x1, x0
  41d7f8:	str	x0, [sp, #48]
  41d7fc:	ldr	x1, [sp, #96]
  41d800:	ldr	x0, [sp, #104]
  41d804:	cmp	x1, x0
  41d808:	b.ne	41d81c <ferror@plt+0x1b0bc>  // b.any
  41d80c:	ldr	x0, [sp, #104]
  41d810:	add	x0, x0, #0x1
  41d814:	str	x0, [sp, #96]
  41d818:	b	41d8e8 <ferror@plt+0x1b188>
  41d81c:	ldrsw	x1, [sp, #76]
  41d820:	mov	x0, x1
  41d824:	lsl	x0, x0, #1
  41d828:	add	x0, x0, x1
  41d82c:	lsl	x0, x0, #3
  41d830:	mov	x1, x0
  41d834:	ldr	x0, [sp, #64]
  41d838:	add	x0, x0, x1
  41d83c:	str	xzr, [x0]
  41d840:	ldrsw	x1, [sp, #76]
  41d844:	mov	x0, x1
  41d848:	lsl	x0, x0, #1
  41d84c:	add	x0, x0, x1
  41d850:	lsl	x0, x0, #3
  41d854:	mov	x1, x0
  41d858:	ldr	x0, [sp, #64]
  41d85c:	add	x0, x0, x1
  41d860:	mov	w1, #0x47                  	// #71
  41d864:	str	w1, [x0, #8]
  41d868:	ldrsw	x1, [sp, #76]
  41d86c:	mov	x0, x1
  41d870:	lsl	x0, x0, #1
  41d874:	add	x0, x0, x1
  41d878:	lsl	x0, x0, #3
  41d87c:	mov	x1, x0
  41d880:	ldr	x0, [sp, #64]
  41d884:	add	x0, x0, x1
  41d888:	ldr	x1, [sp, #80]
  41d88c:	str	x1, [x0, #16]
  41d890:	ldr	x1, [sp, #88]
  41d894:	ldr	x0, [sp, #96]
  41d898:	add	x0, x1, x0
  41d89c:	ldr	x2, [sp, #48]
  41d8a0:	mov	x1, x0
  41d8a4:	ldr	x0, [sp, #80]
  41d8a8:	bl	4020d0 <memcpy@plt>
  41d8ac:	ldr	x1, [sp, #80]
  41d8b0:	ldr	x0, [sp, #48]
  41d8b4:	add	x0, x1, x0
  41d8b8:	strb	wzr, [x0]
  41d8bc:	ldr	x0, [sp, #48]
  41d8c0:	add	x0, x0, #0x1
  41d8c4:	ldr	x1, [sp, #80]
  41d8c8:	add	x0, x1, x0
  41d8cc:	str	x0, [sp, #80]
  41d8d0:	ldr	w0, [sp, #76]
  41d8d4:	add	w0, w0, #0x1
  41d8d8:	str	w0, [sp, #76]
  41d8dc:	ldr	x0, [sp, #104]
  41d8e0:	add	x0, x0, #0x1
  41d8e4:	str	x0, [sp, #96]
  41d8e8:	ldr	x0, [sp, #104]
  41d8ec:	add	x0, x0, #0x1
  41d8f0:	str	x0, [sp, #104]
  41d8f4:	ldr	x0, [sp, #40]
  41d8f8:	ldr	x1, [sp, #104]
  41d8fc:	cmp	x1, x0
  41d900:	b.cc	41d7d4 <ferror@plt+0x1b074>  // b.lo, b.ul, b.last
  41d904:	ldr	x0, [sp, #104]
  41d908:	sub	x0, x0, #0x1
  41d90c:	ldr	x1, [sp, #88]
  41d910:	add	x0, x1, x0
  41d914:	ldrb	w0, [x0]
  41d918:	cmp	w0, #0x0
  41d91c:	b.eq	41d9dc <ferror@plt+0x1b27c>  // b.none
  41d920:	ldr	x1, [sp, #104]
  41d924:	ldr	x0, [sp, #96]
  41d928:	sub	x0, x1, x0
  41d92c:	str	x0, [sp, #56]
  41d930:	ldrsw	x1, [sp, #76]
  41d934:	mov	x0, x1
  41d938:	lsl	x0, x0, #1
  41d93c:	add	x0, x0, x1
  41d940:	lsl	x0, x0, #3
  41d944:	mov	x1, x0
  41d948:	ldr	x0, [sp, #64]
  41d94c:	add	x0, x0, x1
  41d950:	str	xzr, [x0]
  41d954:	ldrsw	x1, [sp, #76]
  41d958:	mov	x0, x1
  41d95c:	lsl	x0, x0, #1
  41d960:	add	x0, x0, x1
  41d964:	lsl	x0, x0, #3
  41d968:	mov	x1, x0
  41d96c:	ldr	x0, [sp, #64]
  41d970:	add	x0, x0, x1
  41d974:	mov	w1, #0x47                  	// #71
  41d978:	str	w1, [x0, #8]
  41d97c:	ldrsw	x1, [sp, #76]
  41d980:	mov	x0, x1
  41d984:	lsl	x0, x0, #1
  41d988:	add	x0, x0, x1
  41d98c:	lsl	x0, x0, #3
  41d990:	mov	x1, x0
  41d994:	ldr	x0, [sp, #64]
  41d998:	add	x0, x0, x1
  41d99c:	ldr	x1, [sp, #80]
  41d9a0:	str	x1, [x0, #16]
  41d9a4:	ldr	x1, [sp, #88]
  41d9a8:	ldr	x0, [sp, #96]
  41d9ac:	add	x0, x1, x0
  41d9b0:	ldr	x2, [sp, #56]
  41d9b4:	mov	x1, x0
  41d9b8:	ldr	x0, [sp, #80]
  41d9bc:	bl	4020d0 <memcpy@plt>
  41d9c0:	ldr	x1, [sp, #80]
  41d9c4:	ldr	x0, [sp, #56]
  41d9c8:	add	x0, x1, x0
  41d9cc:	strb	wzr, [x0]
  41d9d0:	ldr	w0, [sp, #76]
  41d9d4:	add	w0, w0, #0x1
  41d9d8:	str	w0, [sp, #76]
  41d9dc:	ldr	w0, [sp, #76]
  41d9e0:	ldp	x29, x30, [sp], #112
  41d9e4:	ret
  41d9e8:	sub	sp, sp, #0x10
  41d9ec:	strb	w0, [sp, #15]
  41d9f0:	ldrb	w0, [sp, #15]
  41d9f4:	cmp	w0, #0x2
  41d9f8:	b.eq	41da28 <ferror@plt+0x1b2c8>  // b.none
  41d9fc:	cmp	w0, #0x2
  41da00:	b.gt	41da30 <ferror@plt+0x1b2d0>
  41da04:	cmp	w0, #0x0
  41da08:	b.eq	41da18 <ferror@plt+0x1b2b8>  // b.none
  41da0c:	cmp	w0, #0x1
  41da10:	b.eq	41da20 <ferror@plt+0x1b2c0>  // b.none
  41da14:	b	41da30 <ferror@plt+0x1b2d0>
  41da18:	mov	w0, #0x4c                  	// #76
  41da1c:	b	41da34 <ferror@plt+0x1b2d4>
  41da20:	mov	w0, #0x47                  	// #71
  41da24:	b	41da34 <ferror@plt+0x1b2d4>
  41da28:	mov	w0, #0x57                  	// #87
  41da2c:	b	41da34 <ferror@plt+0x1b2d4>
  41da30:	mov	w0, #0x0                   	// #0
  41da34:	add	sp, sp, #0x10
  41da38:	ret
  41da3c:	stp	x29, x30, [sp, #-80]!
  41da40:	mov	x29, sp
  41da44:	str	x0, [sp, #40]
  41da48:	str	x1, [sp, #32]
  41da4c:	strh	w2, [sp, #30]
  41da50:	ldrh	w1, [sp, #30]
  41da54:	mov	w0, #0xfff1                	// #65521
  41da58:	cmp	w1, w0
  41da5c:	b.eq	41da6c <ferror@plt+0x1b30c>  // b.none
  41da60:	ldrh	w0, [sp, #30]
  41da64:	cmp	w0, #0x0
  41da68:	b.ne	41da74 <ferror@plt+0x1b314>  // b.any
  41da6c:	ldr	x0, [sp, #32]
  41da70:	b	41daf0 <ferror@plt+0x1b390>
  41da74:	add	x2, sp, #0x34
  41da78:	add	x1, sp, #0x38
  41da7c:	add	x0, sp, #0x40
  41da80:	mov	x4, x2
  41da84:	mov	x3, x1
  41da88:	mov	x2, x0
  41da8c:	ldrh	w1, [sp, #30]
  41da90:	ldr	x0, [sp, #40]
  41da94:	bl	41c554 <ferror@plt+0x19df4>
  41da98:	str	w0, [sp, #76]
  41da9c:	ldr	w0, [sp, #76]
  41daa0:	cmp	w0, #0x0
  41daa4:	b.ge	41dab0 <ferror@plt+0x1b350>  // b.tcont
  41daa8:	mov	x0, #0xffffffffffffffff    	// #-1
  41daac:	b	41daf0 <ferror@plt+0x1b390>
  41dab0:	ldr	x0, [sp, #56]
  41dab4:	sub	x0, x0, #0x4
  41dab8:	ldr	x1, [sp, #32]
  41dabc:	cmp	x1, x0
  41dac0:	b.ls	41dacc <ferror@plt+0x1b36c>  // b.plast
  41dac4:	mov	x0, #0xffffffffffffffff    	// #-1
  41dac8:	b	41daf0 <ferror@plt+0x1b390>
  41dacc:	ldr	x1, [sp, #64]
  41dad0:	ldr	x0, [sp, #32]
  41dad4:	add	x0, x1, x0
  41dad8:	mov	w2, #0x4                   	// #4
  41dadc:	mov	x1, x0
  41dae0:	ldr	x0, [sp, #40]
  41dae4:	bl	41c0a4 <ferror@plt+0x19944>
  41dae8:	str	x0, [sp, #32]
  41daec:	ldr	x0, [sp, #32]
  41daf0:	ldp	x29, x30, [sp], #80
  41daf4:	ret
  41daf8:	stp	x29, x30, [sp, #-192]!
  41dafc:	mov	x29, sp
  41db00:	str	x19, [sp, #16]
  41db04:	str	x0, [sp, #40]
  41db08:	str	x1, [sp, #32]
  41db0c:	add	x1, sp, #0x50
  41db10:	add	x0, sp, #0x40
  41db14:	mov	x3, x1
  41db18:	mov	x2, x0
  41db1c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41db20:	add	x1, x0, #0x4e0
  41db24:	ldr	x0, [sp, #40]
  41db28:	bl	41cb98 <ferror@plt+0x1a438>
  41db2c:	str	w0, [sp, #128]
  41db30:	ldr	w0, [sp, #128]
  41db34:	cmp	w0, #0x0
  41db38:	b.lt	41e060 <ferror@plt+0x1b900>  // b.tstop
  41db3c:	add	x1, sp, #0x48
  41db40:	add	x0, sp, #0x38
  41db44:	mov	x3, x1
  41db48:	mov	x2, x0
  41db4c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41db50:	add	x1, x0, #0x4e8
  41db54:	ldr	x0, [sp, #40]
  41db58:	bl	41cb98 <ferror@plt+0x1a438>
  41db5c:	str	w0, [sp, #128]
  41db60:	ldr	w0, [sp, #128]
  41db64:	cmp	w0, #0x0
  41db68:	b.lt	41e068 <ferror@plt+0x1b908>  // b.tstop
  41db6c:	ldr	x0, [sp, #40]
  41db70:	ldr	w0, [x0, #24]
  41db74:	and	w0, w0, #0x2
  41db78:	cmp	w0, #0x0
  41db7c:	b.eq	41db8c <ferror@plt+0x1b42c>  // b.none
  41db80:	mov	x0, #0x10                  	// #16
  41db84:	str	x0, [sp, #160]
  41db88:	b	41db94 <ferror@plt+0x1b434>
  41db8c:	mov	x0, #0x18                  	// #24
  41db90:	str	x0, [sp, #160]
  41db94:	ldr	x0, [sp, #72]
  41db98:	ldr	x1, [sp, #160]
  41db9c:	udiv	x2, x0, x1
  41dba0:	ldr	x1, [sp, #160]
  41dba4:	mul	x1, x2, x1
  41dba8:	sub	x0, x0, x1
  41dbac:	cmp	x0, #0x0
  41dbb0:	b.ne	41e070 <ferror@plt+0x1b910>  // b.any
  41dbb4:	ldr	x1, [sp, #72]
  41dbb8:	ldr	x0, [sp, #160]
  41dbbc:	udiv	x0, x1, x0
  41dbc0:	str	w0, [sp, #124]
  41dbc4:	str	wzr, [sp, #152]
  41dbc8:	str	xzr, [sp, #168]
  41dbcc:	ldr	x1, [sp, #64]
  41dbd0:	ldr	x0, [sp, #40]
  41dbd4:	ldr	x0, [x0]
  41dbd8:	sub	x0, x1, x0
  41dbdc:	str	x0, [sp, #112]
  41dbe0:	ldr	x1, [sp, #56]
  41dbe4:	ldr	x0, [sp, #40]
  41dbe8:	ldr	x0, [x0]
  41dbec:	sub	x0, x1, x0
  41dbf0:	mov	x1, x0
  41dbf4:	ldr	x0, [sp, #160]
  41dbf8:	add	x0, x0, x1
  41dbfc:	str	x0, [sp, #184]
  41dc00:	mov	w0, #0x1                   	// #1
  41dc04:	str	w0, [sp, #156]
  41dc08:	b	41dcfc <ferror@plt+0x1b59c>
  41dc0c:	ldr	x0, [sp, #40]
  41dc10:	ldr	w0, [x0, #24]
  41dc14:	and	w0, w0, #0x2
  41dc18:	cmp	w0, #0x0
  41dc1c:	b.eq	41dc38 <ferror@plt+0x1b4d8>  // b.none
  41dc20:	mov	w2, #0x4                   	// #4
  41dc24:	ldr	x1, [sp, #184]
  41dc28:	ldr	x0, [sp, #40]
  41dc2c:	bl	41c0a4 <ferror@plt+0x19944>
  41dc30:	str	w0, [sp, #148]
  41dc34:	b	41dc4c <ferror@plt+0x1b4ec>
  41dc38:	mov	w2, #0x4                   	// #4
  41dc3c:	ldr	x1, [sp, #184]
  41dc40:	ldr	x0, [sp, #40]
  41dc44:	bl	41c0a4 <ferror@plt+0x19944>
  41dc48:	str	w0, [sp, #148]
  41dc4c:	ldr	w1, [sp, #148]
  41dc50:	ldr	x0, [sp, #80]
  41dc54:	cmp	x1, x0
  41dc58:	b.cs	41e078 <ferror@plt+0x1b918>  // b.hs, b.nlast
  41dc5c:	ldr	w1, [sp, #148]
  41dc60:	ldr	x0, [sp, #112]
  41dc64:	add	x0, x1, x0
  41dc68:	mov	x1, x0
  41dc6c:	ldr	x0, [sp, #40]
  41dc70:	bl	41c410 <ferror@plt+0x19cb0>
  41dc74:	str	x0, [sp, #88]
  41dc78:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41dc7c:	add	x0, x0, #0x538
  41dc80:	ldr	x0, [x0]
  41dc84:	mov	x2, x0
  41dc88:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41dc8c:	add	x1, x0, #0x540
  41dc90:	ldr	x0, [sp, #88]
  41dc94:	bl	4022d0 <strncmp@plt>
  41dc98:	cmp	w0, #0x0
  41dc9c:	b.ne	41dcdc <ferror@plt+0x1b57c>  // b.any
  41dca0:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41dca4:	add	x0, x0, #0x538
  41dca8:	ldr	x0, [x0]
  41dcac:	ldr	x1, [sp, #88]
  41dcb0:	add	x0, x1, x0
  41dcb4:	bl	402110 <strlen@plt>
  41dcb8:	mov	x1, x0
  41dcbc:	ldr	x0, [sp, #168]
  41dcc0:	add	x0, x1, x0
  41dcc4:	add	x0, x0, #0x1
  41dcc8:	str	x0, [sp, #168]
  41dccc:	ldr	w0, [sp, #152]
  41dcd0:	add	w0, w0, #0x1
  41dcd4:	str	w0, [sp, #152]
  41dcd8:	b	41dce0 <ferror@plt+0x1b580>
  41dcdc:	nop
  41dce0:	ldr	w0, [sp, #156]
  41dce4:	add	w0, w0, #0x1
  41dce8:	str	w0, [sp, #156]
  41dcec:	ldr	x1, [sp, #184]
  41dcf0:	ldr	x0, [sp, #160]
  41dcf4:	add	x0, x1, x0
  41dcf8:	str	x0, [sp, #184]
  41dcfc:	ldr	w1, [sp, #156]
  41dd00:	ldr	w0, [sp, #124]
  41dd04:	cmp	w1, w0
  41dd08:	b.lt	41dc0c <ferror@plt+0x1b4ac>  // b.tstop
  41dd0c:	ldr	w0, [sp, #152]
  41dd10:	cmp	w0, #0x0
  41dd14:	b.eq	41e080 <ferror@plt+0x1b920>  // b.none
  41dd18:	ldrsw	x1, [sp, #152]
  41dd1c:	mov	x0, x1
  41dd20:	lsl	x0, x0, #1
  41dd24:	add	x0, x0, x1
  41dd28:	lsl	x0, x0, #3
  41dd2c:	mov	x1, x0
  41dd30:	ldr	x0, [sp, #168]
  41dd34:	add	x0, x1, x0
  41dd38:	bl	4022b0 <malloc@plt>
  41dd3c:	str	x0, [sp, #104]
  41dd40:	ldr	x0, [sp, #32]
  41dd44:	ldr	x1, [sp, #104]
  41dd48:	str	x1, [x0]
  41dd4c:	ldr	x0, [sp, #32]
  41dd50:	ldr	x0, [x0]
  41dd54:	cmp	x0, #0x0
  41dd58:	b.ne	41dd6c <ferror@plt+0x1b60c>  // b.any
  41dd5c:	bl	4026b0 <__errno_location@plt>
  41dd60:	ldr	w0, [x0]
  41dd64:	neg	w0, w0
  41dd68:	b	41e090 <ferror@plt+0x1b930>
  41dd6c:	ldrsw	x1, [sp, #152]
  41dd70:	mov	x0, x1
  41dd74:	lsl	x0, x0, #1
  41dd78:	add	x0, x0, x1
  41dd7c:	lsl	x0, x0, #3
  41dd80:	mov	x1, x0
  41dd84:	ldr	x0, [sp, #104]
  41dd88:	add	x0, x0, x1
  41dd8c:	str	x0, [sp, #176]
  41dd90:	str	wzr, [sp, #152]
  41dd94:	ldr	x1, [sp, #64]
  41dd98:	ldr	x0, [sp, #40]
  41dd9c:	ldr	x0, [x0]
  41dda0:	sub	x0, x1, x0
  41dda4:	str	x0, [sp, #112]
  41dda8:	ldr	x1, [sp, #56]
  41ddac:	ldr	x0, [sp, #40]
  41ddb0:	ldr	x0, [x0]
  41ddb4:	sub	x0, x1, x0
  41ddb8:	mov	x1, x0
  41ddbc:	ldr	x0, [sp, #160]
  41ddc0:	add	x0, x0, x1
  41ddc4:	str	x0, [sp, #184]
  41ddc8:	mov	w0, #0x1                   	// #1
  41ddcc:	str	w0, [sp, #156]
  41ddd0:	b	41e048 <ferror@plt+0x1b8e8>
  41ddd4:	ldr	x0, [sp, #40]
  41ddd8:	ldr	w0, [x0, #24]
  41dddc:	and	w0, w0, #0x2
  41dde0:	cmp	w0, #0x0
  41dde4:	b.eq	41de54 <ferror@plt+0x1b6f4>  // b.none
  41dde8:	mov	w2, #0x4                   	// #4
  41ddec:	ldr	x1, [sp, #184]
  41ddf0:	ldr	x0, [sp, #40]
  41ddf4:	bl	41c0a4 <ferror@plt+0x19944>
  41ddf8:	str	w0, [sp, #144]
  41ddfc:	ldr	x0, [sp, #184]
  41de00:	add	x0, x0, #0x4
  41de04:	mov	w2, #0x4                   	// #4
  41de08:	mov	x1, x0
  41de0c:	ldr	x0, [sp, #40]
  41de10:	bl	41c0a4 <ferror@plt+0x19944>
  41de14:	str	x0, [sp, #136]
  41de18:	ldr	x0, [sp, #184]
  41de1c:	add	x0, x0, #0xc
  41de20:	mov	w2, #0x1                   	// #1
  41de24:	mov	x1, x0
  41de28:	ldr	x0, [sp, #40]
  41de2c:	bl	41c0a4 <ferror@plt+0x19944>
  41de30:	strb	w0, [sp, #135]
  41de34:	ldr	x0, [sp, #184]
  41de38:	add	x0, x0, #0xe
  41de3c:	mov	w2, #0x2                   	// #2
  41de40:	mov	x1, x0
  41de44:	ldr	x0, [sp, #40]
  41de48:	bl	41c0a4 <ferror@plt+0x19944>
  41de4c:	strh	w0, [sp, #132]
  41de50:	b	41debc <ferror@plt+0x1b75c>
  41de54:	mov	w2, #0x4                   	// #4
  41de58:	ldr	x1, [sp, #184]
  41de5c:	ldr	x0, [sp, #40]
  41de60:	bl	41c0a4 <ferror@plt+0x19944>
  41de64:	str	w0, [sp, #144]
  41de68:	ldr	x0, [sp, #184]
  41de6c:	add	x0, x0, #0x8
  41de70:	mov	w2, #0x8                   	// #8
  41de74:	mov	x1, x0
  41de78:	ldr	x0, [sp, #40]
  41de7c:	bl	41c0a4 <ferror@plt+0x19944>
  41de80:	str	x0, [sp, #136]
  41de84:	ldr	x0, [sp, #184]
  41de88:	add	x0, x0, #0x4
  41de8c:	mov	w2, #0x1                   	// #1
  41de90:	mov	x1, x0
  41de94:	ldr	x0, [sp, #40]
  41de98:	bl	41c0a4 <ferror@plt+0x19944>
  41de9c:	strb	w0, [sp, #135]
  41dea0:	ldr	x0, [sp, #184]
  41dea4:	add	x0, x0, #0x6
  41dea8:	mov	w2, #0x2                   	// #2
  41deac:	mov	x1, x0
  41deb0:	ldr	x0, [sp, #40]
  41deb4:	bl	41c0a4 <ferror@plt+0x19944>
  41deb8:	strh	w0, [sp, #132]
  41debc:	ldr	w1, [sp, #144]
  41dec0:	ldr	x0, [sp, #112]
  41dec4:	add	x0, x1, x0
  41dec8:	mov	x1, x0
  41decc:	ldr	x0, [sp, #40]
  41ded0:	bl	41c410 <ferror@plt+0x19cb0>
  41ded4:	str	x0, [sp, #96]
  41ded8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41dedc:	add	x0, x0, #0x538
  41dee0:	ldr	x0, [x0]
  41dee4:	mov	x2, x0
  41dee8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41deec:	add	x1, x0, #0x540
  41def0:	ldr	x0, [sp, #96]
  41def4:	bl	4022d0 <strncmp@plt>
  41def8:	cmp	w0, #0x0
  41defc:	b.ne	41e028 <ferror@plt+0x1b8c8>  // b.any
  41df00:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41df04:	add	x0, x0, #0x538
  41df08:	ldr	x0, [x0]
  41df0c:	ldr	x1, [sp, #96]
  41df10:	add	x0, x1, x0
  41df14:	str	x0, [sp, #96]
  41df18:	ldr	x0, [sp, #40]
  41df1c:	ldr	w0, [x0, #24]
  41df20:	and	w0, w0, #0x2
  41df24:	cmp	w0, #0x0
  41df28:	b.eq	41df3c <ferror@plt+0x1b7dc>  // b.none
  41df2c:	ldrb	w0, [sp, #135]
  41df30:	lsr	w0, w0, #4
  41df34:	strb	w0, [sp, #134]
  41df38:	b	41df48 <ferror@plt+0x1b7e8>
  41df3c:	ldrb	w0, [sp, #135]
  41df40:	lsr	w0, w0, #4
  41df44:	strb	w0, [sp, #134]
  41df48:	ldrsw	x1, [sp, #152]
  41df4c:	mov	x0, x1
  41df50:	lsl	x0, x0, #1
  41df54:	add	x0, x0, x1
  41df58:	lsl	x0, x0, #3
  41df5c:	mov	x1, x0
  41df60:	ldr	x0, [sp, #104]
  41df64:	add	x19, x0, x1
  41df68:	ldrh	w2, [sp, #132]
  41df6c:	ldr	x1, [sp, #136]
  41df70:	ldr	x0, [sp, #40]
  41df74:	bl	41da3c <ferror@plt+0x1b2dc>
  41df78:	str	x0, [x19]
  41df7c:	ldrb	w0, [sp, #134]
  41df80:	bl	41d9e8 <ferror@plt+0x1b288>
  41df84:	and	w2, w0, #0xff
  41df88:	ldrsw	x1, [sp, #152]
  41df8c:	mov	x0, x1
  41df90:	lsl	x0, x0, #1
  41df94:	add	x0, x0, x1
  41df98:	lsl	x0, x0, #3
  41df9c:	mov	x1, x0
  41dfa0:	ldr	x0, [sp, #104]
  41dfa4:	add	x0, x0, x1
  41dfa8:	mov	w1, w2
  41dfac:	str	w1, [x0, #8]
  41dfb0:	ldrsw	x1, [sp, #152]
  41dfb4:	mov	x0, x1
  41dfb8:	lsl	x0, x0, #1
  41dfbc:	add	x0, x0, x1
  41dfc0:	lsl	x0, x0, #3
  41dfc4:	mov	x1, x0
  41dfc8:	ldr	x0, [sp, #104]
  41dfcc:	add	x0, x0, x1
  41dfd0:	ldr	x1, [sp, #176]
  41dfd4:	str	x1, [x0, #16]
  41dfd8:	ldr	x0, [sp, #96]
  41dfdc:	bl	402110 <strlen@plt>
  41dfe0:	str	x0, [sp, #168]
  41dfe4:	ldr	x2, [sp, #168]
  41dfe8:	ldr	x1, [sp, #96]
  41dfec:	ldr	x0, [sp, #176]
  41dff0:	bl	4020d0 <memcpy@plt>
  41dff4:	ldr	x1, [sp, #176]
  41dff8:	ldr	x0, [sp, #168]
  41dffc:	add	x0, x1, x0
  41e000:	strb	wzr, [x0]
  41e004:	ldr	x0, [sp, #168]
  41e008:	add	x0, x0, #0x1
  41e00c:	ldr	x1, [sp, #176]
  41e010:	add	x0, x1, x0
  41e014:	str	x0, [sp, #176]
  41e018:	ldr	w0, [sp, #152]
  41e01c:	add	w0, w0, #0x1
  41e020:	str	w0, [sp, #152]
  41e024:	b	41e02c <ferror@plt+0x1b8cc>
  41e028:	nop
  41e02c:	ldr	w0, [sp, #156]
  41e030:	add	w0, w0, #0x1
  41e034:	str	w0, [sp, #156]
  41e038:	ldr	x1, [sp, #184]
  41e03c:	ldr	x0, [sp, #160]
  41e040:	add	x0, x1, x0
  41e044:	str	x0, [sp, #184]
  41e048:	ldr	w1, [sp, #156]
  41e04c:	ldr	w0, [sp, #124]
  41e050:	cmp	w1, w0
  41e054:	b.lt	41ddd4 <ferror@plt+0x1b674>  // b.tstop
  41e058:	ldr	w0, [sp, #152]
  41e05c:	b	41e090 <ferror@plt+0x1b930>
  41e060:	nop
  41e064:	b	41e084 <ferror@plt+0x1b924>
  41e068:	nop
  41e06c:	b	41e084 <ferror@plt+0x1b924>
  41e070:	nop
  41e074:	b	41e084 <ferror@plt+0x1b924>
  41e078:	nop
  41e07c:	b	41e084 <ferror@plt+0x1b924>
  41e080:	nop
  41e084:	ldr	x1, [sp, #32]
  41e088:	ldr	x0, [sp, #40]
  41e08c:	bl	41d5e4 <ferror@plt+0x1ae84>
  41e090:	ldr	x19, [sp, #16]
  41e094:	ldp	x29, x30, [sp], #192
  41e098:	ret
  41e09c:	stp	x29, x30, [sp, #-112]!
  41e0a0:	mov	x29, sp
  41e0a4:	str	x0, [sp, #56]
  41e0a8:	str	x1, [sp, #48]
  41e0ac:	str	x2, [sp, #40]
  41e0b0:	str	x3, [sp, #32]
  41e0b4:	str	x4, [sp, #24]
  41e0b8:	ldr	x0, [sp, #56]
  41e0bc:	ldr	w0, [x0, #24]
  41e0c0:	and	w0, w0, #0x2
  41e0c4:	cmp	w0, #0x0
  41e0c8:	b.eq	41e0e0 <ferror@plt+0x1b980>  // b.none
  41e0cc:	mov	x0, #0x40                  	// #64
  41e0d0:	str	x0, [sp, #104]
  41e0d4:	mov	x0, #0x4                   	// #4
  41e0d8:	str	x0, [sp, #96]
  41e0dc:	b	41e0f0 <ferror@plt+0x1b990>
  41e0e0:	mov	x0, #0x40                  	// #64
  41e0e4:	str	x0, [sp, #104]
  41e0e8:	mov	x0, #0x8                   	// #8
  41e0ec:	str	x0, [sp, #96]
  41e0f0:	ldr	x0, [sp, #56]
  41e0f4:	ldr	x0, [x0]
  41e0f8:	ldr	x1, [sp, #48]
  41e0fc:	sub	x0, x1, x0
  41e100:	str	x0, [sp, #80]
  41e104:	str	xzr, [sp, #88]
  41e108:	b	41e198 <ferror@plt+0x1ba38>
  41e10c:	ldr	x1, [sp, #80]
  41e110:	ldr	x0, [sp, #88]
  41e114:	add	x1, x1, x0
  41e118:	ldr	x0, [sp, #96]
  41e11c:	add	x0, x1, x0
  41e120:	mov	x1, x0
  41e124:	ldr	x0, [sp, #56]
  41e128:	bl	41c410 <ferror@plt+0x19cb0>
  41e12c:	str	x0, [sp, #72]
  41e130:	ldr	x1, [sp, #72]
  41e134:	ldr	x0, [sp, #32]
  41e138:	bl	4024a0 <strcmp@plt>
  41e13c:	cmp	w0, #0x0
  41e140:	b.eq	41e158 <ferror@plt+0x1b9f8>  // b.none
  41e144:	ldr	x1, [sp, #88]
  41e148:	ldr	x0, [sp, #104]
  41e14c:	add	x0, x1, x0
  41e150:	str	x0, [sp, #88]
  41e154:	b	41e198 <ferror@plt+0x1ba38>
  41e158:	ldr	x1, [sp, #80]
  41e15c:	ldr	x0, [sp, #88]
  41e160:	add	x0, x1, x0
  41e164:	ldr	x1, [sp, #96]
  41e168:	and	w1, w1, #0xffff
  41e16c:	mov	w2, w1
  41e170:	mov	x1, x0
  41e174:	ldr	x0, [sp, #56]
  41e178:	bl	41c0a4 <ferror@plt+0x19944>
  41e17c:	mov	x1, x0
  41e180:	ldr	x0, [sp, #24]
  41e184:	str	x1, [x0]
  41e188:	ldr	x1, [sp, #88]
  41e18c:	ldr	x0, [sp, #104]
  41e190:	udiv	x0, x1, x0
  41e194:	b	41e1b4 <ferror@plt+0x1ba54>
  41e198:	ldr	x1, [sp, #88]
  41e19c:	ldr	x0, [sp, #40]
  41e1a0:	cmp	x1, x0
  41e1a4:	b.cc	41e10c <ferror@plt+0x1b9ac>  // b.lo, b.ul, b.last
  41e1a8:	ldr	x0, [sp, #24]
  41e1ac:	str	xzr, [x0]
  41e1b0:	mov	w0, #0xffffffff            	// #-1
  41e1b4:	ldp	x29, x30, [sp], #112
  41e1b8:	ret
  41e1bc:	stp	x29, x30, [sp, #-288]!
  41e1c0:	mov	x29, sp
  41e1c4:	str	x0, [sp, #24]
  41e1c8:	str	x1, [sp, #16]
  41e1cc:	add	x1, sp, #0x58
  41e1d0:	add	x0, sp, #0x40
  41e1d4:	mov	x3, x1
  41e1d8:	mov	x2, x0
  41e1dc:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41e1e0:	add	x1, x0, #0x498
  41e1e4:	ldr	x0, [sp, #24]
  41e1e8:	bl	41cb98 <ferror@plt+0x1a438>
  41e1ec:	str	w0, [sp, #192]
  41e1f0:	ldr	w0, [sp, #192]
  41e1f4:	cmp	w0, #0x0
  41e1f8:	b.ge	41e210 <ferror@plt+0x1bab0>  // b.tcont
  41e1fc:	str	xzr, [sp, #64]
  41e200:	str	xzr, [sp, #88]
  41e204:	str	xzr, [sp, #256]
  41e208:	str	xzr, [sp, #240]
  41e20c:	b	41e270 <ferror@plt+0x1bb10>
  41e210:	ldr	x0, [sp, #24]
  41e214:	ldr	w0, [x0, #24]
  41e218:	and	w0, w0, #0x2
  41e21c:	cmp	w0, #0x0
  41e220:	b.eq	41e238 <ferror@plt+0x1bad8>  // b.none
  41e224:	mov	x0, #0x40                  	// #64
  41e228:	str	x0, [sp, #256]
  41e22c:	mov	x0, #0x4                   	// #4
  41e230:	str	x0, [sp, #240]
  41e234:	b	41e248 <ferror@plt+0x1bae8>
  41e238:	mov	x0, #0x40                  	// #64
  41e23c:	str	x0, [sp, #256]
  41e240:	mov	x0, #0x8                   	// #8
  41e244:	str	x0, [sp, #240]
  41e248:	ldr	x0, [sp, #88]
  41e24c:	ldr	x1, [sp, #256]
  41e250:	udiv	x2, x0, x1
  41e254:	ldr	x1, [sp, #256]
  41e258:	mul	x1, x2, x1
  41e25c:	sub	x0, x0, x1
  41e260:	cmp	x0, #0x0
  41e264:	b.eq	41e270 <ferror@plt+0x1bb10>  // b.none
  41e268:	str	xzr, [sp, #64]
  41e26c:	str	xzr, [sp, #88]
  41e270:	add	x1, sp, #0x50
  41e274:	add	x0, sp, #0x38
  41e278:	mov	x3, x1
  41e27c:	mov	x2, x0
  41e280:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41e284:	add	x1, x0, #0x4e0
  41e288:	ldr	x0, [sp, #24]
  41e28c:	bl	41cb98 <ferror@plt+0x1a438>
  41e290:	str	w0, [sp, #192]
  41e294:	ldr	w0, [sp, #192]
  41e298:	cmp	w0, #0x0
  41e29c:	b.ge	41e2a8 <ferror@plt+0x1bb48>  // b.tcont
  41e2a0:	mov	w0, #0xffffffea            	// #-22
  41e2a4:	b	41ec54 <ferror@plt+0x1c4f4>
  41e2a8:	add	x1, sp, #0x48
  41e2ac:	add	x0, sp, #0x30
  41e2b0:	mov	x3, x1
  41e2b4:	mov	x2, x0
  41e2b8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41e2bc:	add	x1, x0, #0x4e8
  41e2c0:	ldr	x0, [sp, #24]
  41e2c4:	bl	41cb98 <ferror@plt+0x1a438>
  41e2c8:	str	w0, [sp, #192]
  41e2cc:	ldr	w0, [sp, #192]
  41e2d0:	cmp	w0, #0x0
  41e2d4:	b.ge	41e2e0 <ferror@plt+0x1bb80>  // b.tcont
  41e2d8:	mov	w0, #0xffffffea            	// #-22
  41e2dc:	b	41ec54 <ferror@plt+0x1c4f4>
  41e2e0:	ldr	x0, [sp, #24]
  41e2e4:	ldr	w0, [x0, #24]
  41e2e8:	and	w0, w0, #0x2
  41e2ec:	cmp	w0, #0x0
  41e2f0:	b.eq	41e300 <ferror@plt+0x1bba0>  // b.none
  41e2f4:	mov	x0, #0x10                  	// #16
  41e2f8:	str	x0, [sp, #248]
  41e2fc:	b	41e308 <ferror@plt+0x1bba8>
  41e300:	mov	x0, #0x18                  	// #24
  41e304:	str	x0, [sp, #248]
  41e308:	ldr	x0, [sp, #72]
  41e30c:	ldr	x1, [sp, #248]
  41e310:	udiv	x2, x0, x1
  41e314:	ldr	x1, [sp, #248]
  41e318:	mul	x1, x2, x1
  41e31c:	sub	x0, x0, x1
  41e320:	cmp	x0, #0x0
  41e324:	b.eq	41e330 <ferror@plt+0x1bbd0>  // b.none
  41e328:	mov	w0, #0xffffffea            	// #-22
  41e32c:	b	41ec54 <ferror@plt+0x1c4f4>
  41e330:	ldr	x0, [sp, #88]
  41e334:	cmp	x0, #0x0
  41e338:	b.ne	41e348 <ferror@plt+0x1bbe8>  // b.any
  41e33c:	str	wzr, [sp, #228]
  41e340:	str	xzr, [sp, #216]
  41e344:	b	41e37c <ferror@plt+0x1bc1c>
  41e348:	ldr	x1, [sp, #88]
  41e34c:	ldr	x0, [sp, #256]
  41e350:	udiv	x0, x1, x0
  41e354:	str	w0, [sp, #228]
  41e358:	ldrsw	x0, [sp, #228]
  41e35c:	mov	x1, #0x1                   	// #1
  41e360:	bl	402320 <calloc@plt>
  41e364:	str	x0, [sp, #216]
  41e368:	ldr	x0, [sp, #216]
  41e36c:	cmp	x0, #0x0
  41e370:	b.ne	41e37c <ferror@plt+0x1bc1c>  // b.any
  41e374:	mov	w0, #0xfffffff4            	// #-12
  41e378:	b	41ec54 <ferror@plt+0x1c4f4>
  41e37c:	ldr	x0, [sp, #24]
  41e380:	ldrh	w0, [x0, #80]
  41e384:	cmp	w0, #0x2
  41e388:	b.eq	41e39c <ferror@plt+0x1bc3c>  // b.none
  41e38c:	ldr	x0, [sp, #24]
  41e390:	ldrh	w0, [x0, #80]
  41e394:	cmp	w0, #0x2b
  41e398:	b.ne	41e3a4 <ferror@plt+0x1bc44>  // b.any
  41e39c:	mov	w0, #0x1                   	// #1
  41e3a0:	b	41e3a8 <ferror@plt+0x1bc48>
  41e3a4:	mov	w0, #0x0                   	// #0
  41e3a8:	strb	w0, [sp, #191]
  41e3ac:	ldrb	w0, [sp, #191]
  41e3b0:	and	w0, w0, #0x1
  41e3b4:	strb	w0, [sp, #191]
  41e3b8:	ldr	x1, [sp, #72]
  41e3bc:	ldr	x0, [sp, #248]
  41e3c0:	udiv	x0, x1, x0
  41e3c4:	str	w0, [sp, #184]
  41e3c8:	str	wzr, [sp, #232]
  41e3cc:	str	xzr, [sp, #264]
  41e3d0:	ldr	x1, [sp, #56]
  41e3d4:	ldr	x0, [sp, #24]
  41e3d8:	ldr	x0, [x0]
  41e3dc:	sub	x0, x1, x0
  41e3e0:	str	x0, [sp, #176]
  41e3e4:	ldr	x1, [sp, #48]
  41e3e8:	ldr	x0, [sp, #24]
  41e3ec:	ldr	x0, [x0]
  41e3f0:	sub	x0, x1, x0
  41e3f4:	mov	x1, x0
  41e3f8:	ldr	x0, [sp, #248]
  41e3fc:	add	x0, x0, x1
  41e400:	str	x0, [sp, #280]
  41e404:	ldrsw	x0, [sp, #184]
  41e408:	mov	x1, #0x8                   	// #8
  41e40c:	bl	402320 <calloc@plt>
  41e410:	str	x0, [sp, #168]
  41e414:	ldr	x0, [sp, #168]
  41e418:	cmp	x0, #0x0
  41e41c:	b.ne	41e430 <ferror@plt+0x1bcd0>  // b.any
  41e420:	ldr	x0, [sp, #216]
  41e424:	bl	402510 <free@plt>
  41e428:	mov	w0, #0xfffffff4            	// #-12
  41e42c:	b	41ec54 <ferror@plt+0x1c4f4>
  41e430:	mov	w0, #0x1                   	// #1
  41e434:	str	w0, [sp, #236]
  41e438:	b	41e65c <ferror@plt+0x1befc>
  41e43c:	ldr	x0, [sp, #24]
  41e440:	ldr	w0, [x0, #24]
  41e444:	and	w0, w0, #0x2
  41e448:	cmp	w0, #0x0
  41e44c:	b.eq	41e4a0 <ferror@plt+0x1bd40>  // b.none
  41e450:	mov	w2, #0x4                   	// #4
  41e454:	ldr	x1, [sp, #280]
  41e458:	ldr	x0, [sp, #24]
  41e45c:	bl	41c0a4 <ferror@plt+0x19944>
  41e460:	str	w0, [sp, #212]
  41e464:	ldr	x0, [sp, #280]
  41e468:	add	x0, x0, #0xe
  41e46c:	mov	w2, #0x2                   	// #2
  41e470:	mov	x1, x0
  41e474:	ldr	x0, [sp, #24]
  41e478:	bl	41c0a4 <ferror@plt+0x19944>
  41e47c:	strh	w0, [sp, #210]
  41e480:	ldr	x0, [sp, #280]
  41e484:	add	x0, x0, #0xc
  41e488:	mov	w2, #0x1                   	// #1
  41e48c:	mov	x1, x0
  41e490:	ldr	x0, [sp, #24]
  41e494:	bl	41c0a4 <ferror@plt+0x19944>
  41e498:	strb	w0, [sp, #209]
  41e49c:	b	41e4ec <ferror@plt+0x1bd8c>
  41e4a0:	mov	w2, #0x4                   	// #4
  41e4a4:	ldr	x1, [sp, #280]
  41e4a8:	ldr	x0, [sp, #24]
  41e4ac:	bl	41c0a4 <ferror@plt+0x19944>
  41e4b0:	str	w0, [sp, #212]
  41e4b4:	ldr	x0, [sp, #280]
  41e4b8:	add	x0, x0, #0x6
  41e4bc:	mov	w2, #0x2                   	// #2
  41e4c0:	mov	x1, x0
  41e4c4:	ldr	x0, [sp, #24]
  41e4c8:	bl	41c0a4 <ferror@plt+0x19944>
  41e4cc:	strh	w0, [sp, #210]
  41e4d0:	ldr	x0, [sp, #280]
  41e4d4:	add	x0, x0, #0x4
  41e4d8:	mov	w2, #0x1                   	// #1
  41e4dc:	mov	x1, x0
  41e4e0:	ldr	x0, [sp, #24]
  41e4e4:	bl	41c0a4 <ferror@plt+0x19944>
  41e4e8:	strb	w0, [sp, #209]
  41e4ec:	ldrh	w0, [sp, #210]
  41e4f0:	cmp	w0, #0x0
  41e4f4:	b.ne	41e62c <ferror@plt+0x1becc>  // b.any
  41e4f8:	ldrb	w0, [sp, #191]
  41e4fc:	cmp	w0, #0x0
  41e500:	b.eq	41e540 <ferror@plt+0x1bde0>  // b.none
  41e504:	ldr	x0, [sp, #24]
  41e508:	ldr	w0, [x0, #24]
  41e50c:	and	w0, w0, #0x2
  41e510:	cmp	w0, #0x0
  41e514:	b.eq	41e528 <ferror@plt+0x1bdc8>  // b.none
  41e518:	ldrb	w0, [sp, #209]
  41e51c:	and	w0, w0, #0xf
  41e520:	strb	w0, [sp, #208]
  41e524:	b	41e534 <ferror@plt+0x1bdd4>
  41e528:	ldrb	w0, [sp, #209]
  41e52c:	and	w0, w0, #0xf
  41e530:	strb	w0, [sp, #208]
  41e534:	ldrb	w0, [sp, #208]
  41e538:	cmp	w0, #0xd
  41e53c:	b.eq	41e634 <ferror@plt+0x1bed4>  // b.none
  41e540:	ldr	w1, [sp, #212]
  41e544:	ldr	x0, [sp, #80]
  41e548:	cmp	x1, x0
  41e54c:	b.cc	41e568 <ferror@plt+0x1be08>  // b.lo, b.ul, b.last
  41e550:	ldr	x0, [sp, #216]
  41e554:	bl	402510 <free@plt>
  41e558:	ldr	x0, [sp, #168]
  41e55c:	bl	402510 <free@plt>
  41e560:	mov	w0, #0xffffffea            	// #-22
  41e564:	b	41ec54 <ferror@plt+0x1c4f4>
  41e568:	ldr	w1, [sp, #212]
  41e56c:	ldr	x0, [sp, #176]
  41e570:	add	x0, x1, x0
  41e574:	mov	x1, x0
  41e578:	ldr	x0, [sp, #24]
  41e57c:	bl	41c410 <ferror@plt+0x19cb0>
  41e580:	str	x0, [sp, #104]
  41e584:	ldr	x0, [sp, #104]
  41e588:	ldrb	w0, [x0]
  41e58c:	cmp	w0, #0x0
  41e590:	b.eq	41e63c <ferror@plt+0x1bedc>  // b.none
  41e594:	ldr	x0, [sp, #104]
  41e598:	bl	402110 <strlen@plt>
  41e59c:	mov	x1, x0
  41e5a0:	ldr	x0, [sp, #264]
  41e5a4:	add	x0, x1, x0
  41e5a8:	add	x0, x0, #0x1
  41e5ac:	str	x0, [sp, #264]
  41e5b0:	ldr	w0, [sp, #232]
  41e5b4:	add	w0, w0, #0x1
  41e5b8:	str	w0, [sp, #232]
  41e5bc:	ldr	x0, [sp, #64]
  41e5c0:	ldr	x1, [sp, #88]
  41e5c4:	add	x2, sp, #0x28
  41e5c8:	mov	x4, x2
  41e5cc:	ldr	x3, [sp, #104]
  41e5d0:	mov	x2, x1
  41e5d4:	mov	x1, x0
  41e5d8:	ldr	x0, [sp, #24]
  41e5dc:	bl	41e09c <ferror@plt+0x1b93c>
  41e5e0:	str	w0, [sp, #100]
  41e5e4:	ldr	w0, [sp, #100]
  41e5e8:	cmp	w0, #0x0
  41e5ec:	b.lt	41e610 <ferror@plt+0x1beb0>  // b.tstop
  41e5f0:	ldr	x0, [sp, #216]
  41e5f4:	cmp	x0, #0x0
  41e5f8:	b.eq	41e610 <ferror@plt+0x1beb0>  // b.none
  41e5fc:	ldrsw	x0, [sp, #100]
  41e600:	ldr	x1, [sp, #216]
  41e604:	add	x0, x1, x0
  41e608:	mov	w1, #0x1                   	// #1
  41e60c:	strb	w1, [x0]
  41e610:	ldrsw	x0, [sp, #236]
  41e614:	lsl	x0, x0, #3
  41e618:	ldr	x1, [sp, #168]
  41e61c:	add	x0, x1, x0
  41e620:	ldr	x1, [sp, #40]
  41e624:	str	x1, [x0]
  41e628:	b	41e640 <ferror@plt+0x1bee0>
  41e62c:	nop
  41e630:	b	41e640 <ferror@plt+0x1bee0>
  41e634:	nop
  41e638:	b	41e640 <ferror@plt+0x1bee0>
  41e63c:	nop
  41e640:	ldr	w0, [sp, #236]
  41e644:	add	w0, w0, #0x1
  41e648:	str	w0, [sp, #236]
  41e64c:	ldr	x1, [sp, #280]
  41e650:	ldr	x0, [sp, #248]
  41e654:	add	x0, x1, x0
  41e658:	str	x0, [sp, #280]
  41e65c:	ldr	w1, [sp, #236]
  41e660:	ldr	w0, [sp, #184]
  41e664:	cmp	w1, w0
  41e668:	b.lt	41e43c <ferror@plt+0x1bcdc>  // b.tstop
  41e66c:	ldr	x0, [sp, #216]
  41e670:	cmp	x0, #0x0
  41e674:	b.eq	41e71c <ferror@plt+0x1bfbc>  // b.none
  41e678:	ldr	x1, [sp, #64]
  41e67c:	ldr	x0, [sp, #24]
  41e680:	ldr	x0, [x0]
  41e684:	sub	x0, x1, x0
  41e688:	str	x0, [sp, #160]
  41e68c:	str	wzr, [sp, #236]
  41e690:	b	41e70c <ferror@plt+0x1bfac>
  41e694:	ldrsw	x0, [sp, #236]
  41e698:	ldr	x1, [sp, #216]
  41e69c:	add	x0, x1, x0
  41e6a0:	ldrb	w0, [x0]
  41e6a4:	cmp	w0, #0x0
  41e6a8:	b.ne	41e700 <ferror@plt+0x1bfa0>  // b.any
  41e6ac:	ldrsw	x1, [sp, #236]
  41e6b0:	ldr	x0, [sp, #256]
  41e6b4:	mul	x1, x1, x0
  41e6b8:	ldr	x0, [sp, #160]
  41e6bc:	add	x1, x1, x0
  41e6c0:	ldr	x0, [sp, #240]
  41e6c4:	add	x0, x1, x0
  41e6c8:	mov	x1, x0
  41e6cc:	ldr	x0, [sp, #24]
  41e6d0:	bl	41c410 <ferror@plt+0x19cb0>
  41e6d4:	str	x0, [sp, #152]
  41e6d8:	ldr	x0, [sp, #152]
  41e6dc:	bl	402110 <strlen@plt>
  41e6e0:	mov	x1, x0
  41e6e4:	ldr	x0, [sp, #264]
  41e6e8:	add	x0, x1, x0
  41e6ec:	add	x0, x0, #0x1
  41e6f0:	str	x0, [sp, #264]
  41e6f4:	ldr	w0, [sp, #232]
  41e6f8:	add	w0, w0, #0x1
  41e6fc:	str	w0, [sp, #232]
  41e700:	ldr	w0, [sp, #236]
  41e704:	add	w0, w0, #0x1
  41e708:	str	w0, [sp, #236]
  41e70c:	ldr	w1, [sp, #236]
  41e710:	ldr	w0, [sp, #228]
  41e714:	cmp	w1, w0
  41e718:	b.lt	41e694 <ferror@plt+0x1bf34>  // b.tstop
  41e71c:	ldr	w0, [sp, #232]
  41e720:	cmp	w0, #0x0
  41e724:	b.ne	41e748 <ferror@plt+0x1bfe8>  // b.any
  41e728:	ldr	x0, [sp, #216]
  41e72c:	bl	402510 <free@plt>
  41e730:	ldr	x0, [sp, #168]
  41e734:	bl	402510 <free@plt>
  41e738:	ldr	x0, [sp, #16]
  41e73c:	str	xzr, [x0]
  41e740:	mov	w0, #0x0                   	// #0
  41e744:	b	41ec54 <ferror@plt+0x1c4f4>
  41e748:	ldrsw	x1, [sp, #232]
  41e74c:	mov	x0, x1
  41e750:	lsl	x0, x0, #1
  41e754:	add	x0, x0, x1
  41e758:	lsl	x0, x0, #3
  41e75c:	mov	x1, x0
  41e760:	ldr	x0, [sp, #264]
  41e764:	add	x0, x1, x0
  41e768:	bl	4022b0 <malloc@plt>
  41e76c:	str	x0, [sp, #144]
  41e770:	ldr	x0, [sp, #16]
  41e774:	ldr	x1, [sp, #144]
  41e778:	str	x1, [x0]
  41e77c:	ldr	x0, [sp, #16]
  41e780:	ldr	x0, [x0]
  41e784:	cmp	x0, #0x0
  41e788:	b.ne	41e7ac <ferror@plt+0x1c04c>  // b.any
  41e78c:	ldr	x0, [sp, #216]
  41e790:	bl	402510 <free@plt>
  41e794:	ldr	x0, [sp, #168]
  41e798:	bl	402510 <free@plt>
  41e79c:	bl	4026b0 <__errno_location@plt>
  41e7a0:	ldr	w0, [x0]
  41e7a4:	neg	w0, w0
  41e7a8:	b	41ec54 <ferror@plt+0x1c4f4>
  41e7ac:	ldrsw	x1, [sp, #232]
  41e7b0:	mov	x0, x1
  41e7b4:	lsl	x0, x0, #1
  41e7b8:	add	x0, x0, x1
  41e7bc:	lsl	x0, x0, #3
  41e7c0:	mov	x1, x0
  41e7c4:	ldr	x0, [sp, #144]
  41e7c8:	add	x0, x0, x1
  41e7cc:	str	x0, [sp, #272]
  41e7d0:	str	wzr, [sp, #232]
  41e7d4:	ldr	x1, [sp, #56]
  41e7d8:	ldr	x0, [sp, #24]
  41e7dc:	ldr	x0, [x0]
  41e7e0:	sub	x0, x1, x0
  41e7e4:	str	x0, [sp, #176]
  41e7e8:	ldr	x1, [sp, #48]
  41e7ec:	ldr	x0, [sp, #24]
  41e7f0:	ldr	x0, [x0]
  41e7f4:	sub	x0, x1, x0
  41e7f8:	mov	x1, x0
  41e7fc:	ldr	x0, [sp, #248]
  41e800:	add	x0, x0, x1
  41e804:	str	x0, [sp, #280]
  41e808:	mov	w0, #0x1                   	// #1
  41e80c:	str	w0, [sp, #236]
  41e810:	b	41eaa4 <ferror@plt+0x1c344>
  41e814:	ldr	x0, [sp, #24]
  41e818:	ldr	w0, [x0, #24]
  41e81c:	and	w0, w0, #0x2
  41e820:	cmp	w0, #0x0
  41e824:	b.eq	41e878 <ferror@plt+0x1c118>  // b.none
  41e828:	mov	w2, #0x4                   	// #4
  41e82c:	ldr	x1, [sp, #280]
  41e830:	ldr	x0, [sp, #24]
  41e834:	bl	41c0a4 <ferror@plt+0x19944>
  41e838:	str	w0, [sp, #204]
  41e83c:	ldr	x0, [sp, #280]
  41e840:	add	x0, x0, #0xe
  41e844:	mov	w2, #0x2                   	// #2
  41e848:	mov	x1, x0
  41e84c:	ldr	x0, [sp, #24]
  41e850:	bl	41c0a4 <ferror@plt+0x19944>
  41e854:	strh	w0, [sp, #202]
  41e858:	ldr	x0, [sp, #280]
  41e85c:	add	x0, x0, #0xc
  41e860:	mov	w2, #0x1                   	// #1
  41e864:	mov	x1, x0
  41e868:	ldr	x0, [sp, #24]
  41e86c:	bl	41c0a4 <ferror@plt+0x19944>
  41e870:	strb	w0, [sp, #201]
  41e874:	b	41e8c4 <ferror@plt+0x1c164>
  41e878:	mov	w2, #0x4                   	// #4
  41e87c:	ldr	x1, [sp, #280]
  41e880:	ldr	x0, [sp, #24]
  41e884:	bl	41c0a4 <ferror@plt+0x19944>
  41e888:	str	w0, [sp, #204]
  41e88c:	ldr	x0, [sp, #280]
  41e890:	add	x0, x0, #0x6
  41e894:	mov	w2, #0x2                   	// #2
  41e898:	mov	x1, x0
  41e89c:	ldr	x0, [sp, #24]
  41e8a0:	bl	41c0a4 <ferror@plt+0x19944>
  41e8a4:	strh	w0, [sp, #202]
  41e8a8:	ldr	x0, [sp, #280]
  41e8ac:	add	x0, x0, #0x4
  41e8b0:	mov	w2, #0x1                   	// #1
  41e8b4:	mov	x1, x0
  41e8b8:	ldr	x0, [sp, #24]
  41e8bc:	bl	41c0a4 <ferror@plt+0x19944>
  41e8c0:	strb	w0, [sp, #201]
  41e8c4:	ldrh	w0, [sp, #202]
  41e8c8:	cmp	w0, #0x0
  41e8cc:	b.ne	41ea74 <ferror@plt+0x1c314>  // b.any
  41e8d0:	ldrb	w0, [sp, #191]
  41e8d4:	cmp	w0, #0x0
  41e8d8:	b.eq	41e918 <ferror@plt+0x1c1b8>  // b.none
  41e8dc:	ldr	x0, [sp, #24]
  41e8e0:	ldr	w0, [x0, #24]
  41e8e4:	and	w0, w0, #0x2
  41e8e8:	cmp	w0, #0x0
  41e8ec:	b.eq	41e900 <ferror@plt+0x1c1a0>  // b.none
  41e8f0:	ldrb	w0, [sp, #201]
  41e8f4:	and	w0, w0, #0xf
  41e8f8:	strb	w0, [sp, #199]
  41e8fc:	b	41e90c <ferror@plt+0x1c1ac>
  41e900:	ldrb	w0, [sp, #201]
  41e904:	and	w0, w0, #0xf
  41e908:	strb	w0, [sp, #199]
  41e90c:	ldrb	w0, [sp, #199]
  41e910:	cmp	w0, #0xd
  41e914:	b.eq	41ea7c <ferror@plt+0x1c31c>  // b.none
  41e918:	ldr	w1, [sp, #204]
  41e91c:	ldr	x0, [sp, #176]
  41e920:	add	x0, x1, x0
  41e924:	mov	x1, x0
  41e928:	ldr	x0, [sp, #24]
  41e92c:	bl	41c410 <ferror@plt+0x19cb0>
  41e930:	str	x0, [sp, #120]
  41e934:	ldr	x0, [sp, #120]
  41e938:	ldrb	w0, [x0]
  41e93c:	cmp	w0, #0x0
  41e940:	b.eq	41ea84 <ferror@plt+0x1c324>  // b.none
  41e944:	ldr	x0, [sp, #24]
  41e948:	ldr	w0, [x0, #24]
  41e94c:	and	w0, w0, #0x2
  41e950:	cmp	w0, #0x0
  41e954:	b.eq	41e968 <ferror@plt+0x1c208>  // b.none
  41e958:	ldrb	w0, [sp, #201]
  41e95c:	lsr	w0, w0, #4
  41e960:	strb	w0, [sp, #200]
  41e964:	b	41e974 <ferror@plt+0x1c214>
  41e968:	ldrb	w0, [sp, #201]
  41e96c:	lsr	w0, w0, #4
  41e970:	strb	w0, [sp, #200]
  41e974:	ldrb	w0, [sp, #200]
  41e978:	cmp	w0, #0x2
  41e97c:	b.ne	41e98c <ferror@plt+0x1c22c>  // b.any
  41e980:	mov	w0, #0x57                  	// #87
  41e984:	strb	w0, [sp, #200]
  41e988:	b	41e994 <ferror@plt+0x1c234>
  41e98c:	mov	w0, #0x55                  	// #85
  41e990:	strb	w0, [sp, #200]
  41e994:	ldr	x0, [sp, #120]
  41e998:	bl	402110 <strlen@plt>
  41e99c:	str	x0, [sp, #264]
  41e9a0:	ldrsw	x0, [sp, #236]
  41e9a4:	lsl	x0, x0, #3
  41e9a8:	ldr	x1, [sp, #168]
  41e9ac:	add	x0, x1, x0
  41e9b0:	ldr	x0, [x0]
  41e9b4:	str	x0, [sp, #112]
  41e9b8:	ldrsw	x1, [sp, #232]
  41e9bc:	mov	x0, x1
  41e9c0:	lsl	x0, x0, #1
  41e9c4:	add	x0, x0, x1
  41e9c8:	lsl	x0, x0, #3
  41e9cc:	mov	x1, x0
  41e9d0:	ldr	x0, [sp, #144]
  41e9d4:	add	x0, x0, x1
  41e9d8:	ldr	x1, [sp, #112]
  41e9dc:	str	x1, [x0]
  41e9e0:	ldrsw	x1, [sp, #232]
  41e9e4:	mov	x0, x1
  41e9e8:	lsl	x0, x0, #1
  41e9ec:	add	x0, x0, x1
  41e9f0:	lsl	x0, x0, #3
  41e9f4:	mov	x1, x0
  41e9f8:	ldr	x0, [sp, #144]
  41e9fc:	add	x0, x0, x1
  41ea00:	ldrb	w1, [sp, #200]
  41ea04:	str	w1, [x0, #8]
  41ea08:	ldrsw	x1, [sp, #232]
  41ea0c:	mov	x0, x1
  41ea10:	lsl	x0, x0, #1
  41ea14:	add	x0, x0, x1
  41ea18:	lsl	x0, x0, #3
  41ea1c:	mov	x1, x0
  41ea20:	ldr	x0, [sp, #144]
  41ea24:	add	x0, x0, x1
  41ea28:	ldr	x1, [sp, #272]
  41ea2c:	str	x1, [x0, #16]
  41ea30:	ldr	x2, [sp, #264]
  41ea34:	ldr	x1, [sp, #120]
  41ea38:	ldr	x0, [sp, #272]
  41ea3c:	bl	4020d0 <memcpy@plt>
  41ea40:	ldr	x1, [sp, #272]
  41ea44:	ldr	x0, [sp, #264]
  41ea48:	add	x0, x1, x0
  41ea4c:	strb	wzr, [x0]
  41ea50:	ldr	x0, [sp, #264]
  41ea54:	add	x0, x0, #0x1
  41ea58:	ldr	x1, [sp, #272]
  41ea5c:	add	x0, x1, x0
  41ea60:	str	x0, [sp, #272]
  41ea64:	ldr	w0, [sp, #232]
  41ea68:	add	w0, w0, #0x1
  41ea6c:	str	w0, [sp, #232]
  41ea70:	b	41ea88 <ferror@plt+0x1c328>
  41ea74:	nop
  41ea78:	b	41ea88 <ferror@plt+0x1c328>
  41ea7c:	nop
  41ea80:	b	41ea88 <ferror@plt+0x1c328>
  41ea84:	nop
  41ea88:	ldr	w0, [sp, #236]
  41ea8c:	add	w0, w0, #0x1
  41ea90:	str	w0, [sp, #236]
  41ea94:	ldr	x1, [sp, #280]
  41ea98:	ldr	x0, [sp, #248]
  41ea9c:	add	x0, x1, x0
  41eaa0:	str	x0, [sp, #280]
  41eaa4:	ldr	w1, [sp, #236]
  41eaa8:	ldr	w0, [sp, #184]
  41eaac:	cmp	w1, w0
  41eab0:	b.lt	41e814 <ferror@plt+0x1c0b4>  // b.tstop
  41eab4:	ldr	x0, [sp, #168]
  41eab8:	bl	402510 <free@plt>
  41eabc:	ldr	x0, [sp, #216]
  41eac0:	cmp	x0, #0x0
  41eac4:	b.ne	41ead0 <ferror@plt+0x1c370>  // b.any
  41eac8:	ldr	w0, [sp, #232]
  41eacc:	b	41ec54 <ferror@plt+0x1c4f4>
  41ead0:	ldr	x1, [sp, #64]
  41ead4:	ldr	x0, [sp, #24]
  41ead8:	ldr	x0, [x0]
  41eadc:	sub	x0, x1, x0
  41eae0:	str	x0, [sp, #160]
  41eae4:	str	wzr, [sp, #236]
  41eae8:	b	41ec38 <ferror@plt+0x1c4d8>
  41eaec:	ldrsw	x0, [sp, #236]
  41eaf0:	ldr	x1, [sp, #216]
  41eaf4:	add	x0, x1, x0
  41eaf8:	ldrb	w0, [x0]
  41eafc:	cmp	w0, #0x0
  41eb00:	b.ne	41ec28 <ferror@plt+0x1c4c8>  // b.any
  41eb04:	ldrsw	x1, [sp, #236]
  41eb08:	ldr	x0, [sp, #256]
  41eb0c:	mul	x1, x1, x0
  41eb10:	ldr	x0, [sp, #160]
  41eb14:	add	x1, x1, x0
  41eb18:	ldr	x0, [sp, #240]
  41eb1c:	add	x0, x1, x0
  41eb20:	mov	x1, x0
  41eb24:	ldr	x0, [sp, #24]
  41eb28:	bl	41c410 <ferror@plt+0x19cb0>
  41eb2c:	str	x0, [sp, #136]
  41eb30:	ldr	x0, [sp, #136]
  41eb34:	bl	402110 <strlen@plt>
  41eb38:	str	x0, [sp, #264]
  41eb3c:	ldrsw	x1, [sp, #236]
  41eb40:	ldr	x0, [sp, #256]
  41eb44:	mul	x1, x1, x0
  41eb48:	ldr	x0, [sp, #160]
  41eb4c:	add	x0, x1, x0
  41eb50:	ldr	x1, [sp, #240]
  41eb54:	and	w1, w1, #0xffff
  41eb58:	mov	w2, w1
  41eb5c:	mov	x1, x0
  41eb60:	ldr	x0, [sp, #24]
  41eb64:	bl	41c0a4 <ferror@plt+0x19944>
  41eb68:	str	x0, [sp, #128]
  41eb6c:	ldrsw	x1, [sp, #232]
  41eb70:	mov	x0, x1
  41eb74:	lsl	x0, x0, #1
  41eb78:	add	x0, x0, x1
  41eb7c:	lsl	x0, x0, #3
  41eb80:	mov	x1, x0
  41eb84:	ldr	x0, [sp, #144]
  41eb88:	add	x0, x0, x1
  41eb8c:	ldr	x1, [sp, #128]
  41eb90:	str	x1, [x0]
  41eb94:	ldrsw	x1, [sp, #232]
  41eb98:	mov	x0, x1
  41eb9c:	lsl	x0, x0, #1
  41eba0:	add	x0, x0, x1
  41eba4:	lsl	x0, x0, #3
  41eba8:	mov	x1, x0
  41ebac:	ldr	x0, [sp, #144]
  41ebb0:	add	x0, x0, x1
  41ebb4:	mov	w1, #0x55                  	// #85
  41ebb8:	str	w1, [x0, #8]
  41ebbc:	ldrsw	x1, [sp, #232]
  41ebc0:	mov	x0, x1
  41ebc4:	lsl	x0, x0, #1
  41ebc8:	add	x0, x0, x1
  41ebcc:	lsl	x0, x0, #3
  41ebd0:	mov	x1, x0
  41ebd4:	ldr	x0, [sp, #144]
  41ebd8:	add	x0, x0, x1
  41ebdc:	ldr	x1, [sp, #272]
  41ebe0:	str	x1, [x0, #16]
  41ebe4:	ldr	x2, [sp, #264]
  41ebe8:	ldr	x1, [sp, #136]
  41ebec:	ldr	x0, [sp, #272]
  41ebf0:	bl	4020d0 <memcpy@plt>
  41ebf4:	ldr	x1, [sp, #272]
  41ebf8:	ldr	x0, [sp, #264]
  41ebfc:	add	x0, x1, x0
  41ec00:	strb	wzr, [x0]
  41ec04:	ldr	x0, [sp, #264]
  41ec08:	add	x0, x0, #0x1
  41ec0c:	ldr	x1, [sp, #272]
  41ec10:	add	x0, x1, x0
  41ec14:	str	x0, [sp, #272]
  41ec18:	ldr	w0, [sp, #232]
  41ec1c:	add	w0, w0, #0x1
  41ec20:	str	w0, [sp, #232]
  41ec24:	b	41ec2c <ferror@plt+0x1c4cc>
  41ec28:	nop
  41ec2c:	ldr	w0, [sp, #236]
  41ec30:	add	w0, w0, #0x1
  41ec34:	str	w0, [sp, #236]
  41ec38:	ldr	w1, [sp, #236]
  41ec3c:	ldr	w0, [sp, #228]
  41ec40:	cmp	w1, w0
  41ec44:	b.lt	41eaec <ferror@plt+0x1c38c>  // b.tstop
  41ec48:	ldr	x0, [sp, #216]
  41ec4c:	bl	402510 <free@plt>
  41ec50:	ldr	w0, [sp, #232]
  41ec54:	ldp	x29, x30, [sp], #288
  41ec58:	ret
  41ec5c:	sub	sp, sp, #0x10
  41ec60:	str	w0, [sp, #12]
  41ec64:	ldr	w0, [sp, #12]
  41ec68:	rev	w0, w0
  41ec6c:	add	sp, sp, #0x10
  41ec70:	ret
  41ec74:	sub	sp, sp, #0x30
  41ec78:	str	x0, [sp, #40]
  41ec7c:	str	x1, [sp, #32]
  41ec80:	str	x2, [sp, #24]
  41ec84:	str	x3, [sp, #16]
  41ec88:	str	x4, [sp, #8]
  41ec8c:	ldr	x1, [sp, #32]
  41ec90:	ldr	x0, [sp, #16]
  41ec94:	sub	x0, x1, x0
  41ec98:	str	x0, [sp, #32]
  41ec9c:	ldr	x0, [sp, #32]
  41eca0:	ldr	x1, [sp, #40]
  41eca4:	add	x1, x1, x0
  41eca8:	ldr	x0, [sp, #8]
  41ecac:	str	x1, [x0, #56]
  41ecb0:	ldr	x0, [sp, #8]
  41ecb4:	ldr	x1, [sp, #16]
  41ecb8:	str	x1, [x0, #64]
  41ecbc:	ldr	x0, [sp, #24]
  41ecc0:	ldrb	w0, [x0, #4]
  41ecc4:	and	x0, x0, #0xff
  41ecc8:	ldr	x1, [sp, #32]
  41eccc:	sub	x0, x1, x0
  41ecd0:	str	x0, [sp, #32]
  41ecd4:	ldr	x0, [sp, #32]
  41ecd8:	ldr	x1, [sp, #40]
  41ecdc:	add	x1, x1, x0
  41ece0:	ldr	x0, [sp, #8]
  41ece4:	str	x1, [x0, #16]
  41ece8:	ldr	x0, [sp, #24]
  41ecec:	ldrb	w0, [x0, #4]
  41ecf0:	and	x1, x0, #0xff
  41ecf4:	ldr	x0, [sp, #8]
  41ecf8:	str	x1, [x0, #24]
  41ecfc:	ldr	x0, [sp, #24]
  41ed00:	ldrb	w0, [x0, #3]
  41ed04:	and	x0, x0, #0xff
  41ed08:	ldr	x1, [sp, #32]
  41ed0c:	sub	x0, x1, x0
  41ed10:	str	x0, [sp, #32]
  41ed14:	ldr	x0, [sp, #32]
  41ed18:	ldr	x1, [sp, #40]
  41ed1c:	add	x1, x1, x0
  41ed20:	ldr	x0, [sp, #8]
  41ed24:	str	x1, [x0]
  41ed28:	ldr	x0, [sp, #24]
  41ed2c:	ldrb	w0, [x0, #3]
  41ed30:	and	x1, x0, #0xff
  41ed34:	ldr	x0, [sp, #8]
  41ed38:	str	x1, [x0, #8]
  41ed3c:	ldr	x0, [sp, #24]
  41ed40:	ldrb	w0, [x0]
  41ed44:	mov	w1, w0
  41ed48:	adrp	x0, 439000 <ferror@plt+0x368a0>
  41ed4c:	add	x0, x0, #0xd58
  41ed50:	sxtw	x1, w1
  41ed54:	ldr	x1, [x0, x1, lsl #3]
  41ed58:	ldr	x0, [sp, #8]
  41ed5c:	str	x1, [x0, #32]
  41ed60:	ldr	x0, [sp, #24]
  41ed64:	ldrb	w0, [x0, #1]
  41ed68:	mov	w1, w0
  41ed6c:	adrp	x0, 439000 <ferror@plt+0x368a0>
  41ed70:	add	x0, x0, #0xd68
  41ed74:	sxtw	x1, w1
  41ed78:	ldr	x1, [x0, x1, lsl #3]
  41ed7c:	ldr	x0, [sp, #8]
  41ed80:	str	x1, [x0, #40]
  41ed84:	ldr	x0, [sp, #24]
  41ed88:	ldrb	w0, [x0, #2]
  41ed8c:	mov	w1, w0
  41ed90:	adrp	x0, 439000 <ferror@plt+0x368a0>
  41ed94:	add	x0, x0, #0xda8
  41ed98:	sxtw	x1, w1
  41ed9c:	ldr	x1, [x0, x1, lsl #3]
  41eda0:	ldr	x0, [sp, #8]
  41eda4:	str	x1, [x0, #48]
  41eda8:	mov	w0, #0x1                   	// #1
  41edac:	add	sp, sp, #0x30
  41edb0:	ret
  41edb4:	sub	sp, sp, #0x30
  41edb8:	str	x0, [sp, #40]
  41edbc:	str	x1, [sp, #32]
  41edc0:	str	x2, [sp, #24]
  41edc4:	str	x3, [sp, #16]
  41edc8:	str	x4, [sp, #8]
  41edcc:	ldr	x0, [sp, #8]
  41edd0:	adrp	x1, 425000 <ferror@plt+0x228a0>
  41edd4:	add	x1, x1, #0x5b0
  41edd8:	str	x1, [x0, #40]
  41eddc:	ldr	x0, [sp, #24]
  41ede0:	ldrb	w0, [x0, #2]
  41ede4:	mov	w1, w0
  41ede8:	adrp	x0, 439000 <ferror@plt+0x368a0>
  41edec:	add	x0, x0, #0xda8
  41edf0:	sxtw	x1, w1
  41edf4:	ldr	x1, [x0, x1, lsl #3]
  41edf8:	ldr	x0, [sp, #8]
  41edfc:	str	x1, [x0, #48]
  41ee00:	mov	w0, #0x1                   	// #1
  41ee04:	add	sp, sp, #0x30
  41ee08:	ret
  41ee0c:	stp	x29, x30, [sp, #-80]!
  41ee10:	mov	x29, sp
  41ee14:	str	x0, [sp, #24]
  41ee18:	str	x1, [sp, #16]
  41ee1c:	ldr	x0, [sp, #24]
  41ee20:	bl	41be98 <ferror@plt+0x19738>
  41ee24:	str	x0, [sp, #72]
  41ee28:	ldr	x0, [sp, #24]
  41ee2c:	bl	41be80 <ferror@plt+0x19720>
  41ee30:	str	x0, [sp, #64]
  41ee34:	ldr	x0, [sp, #72]
  41ee38:	cmp	x0, #0x1b
  41ee3c:	b.gt	41ee48 <ferror@plt+0x1c6e8>
  41ee40:	mov	w0, #0x0                   	// #0
  41ee44:	b	41efa0 <ferror@plt+0x1c840>
  41ee48:	ldr	x0, [sp, #72]
  41ee4c:	sub	x0, x0, #0x1c
  41ee50:	str	x0, [sp, #72]
  41ee54:	ldr	x0, [sp, #72]
  41ee58:	ldr	x1, [sp, #64]
  41ee5c:	add	x0, x1, x0
  41ee60:	mov	x2, #0x1c                  	// #28
  41ee64:	mov	x1, x0
  41ee68:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41ee6c:	add	x0, x0, #0x5b8
  41ee70:	bl	402460 <memcmp@plt>
  41ee74:	cmp	w0, #0x0
  41ee78:	b.eq	41ee84 <ferror@plt+0x1c724>  // b.none
  41ee7c:	mov	w0, #0x0                   	// #0
  41ee80:	b	41efa0 <ferror@plt+0x1c840>
  41ee84:	ldr	x0, [sp, #72]
  41ee88:	cmp	x0, #0xb
  41ee8c:	b.gt	41ee98 <ferror@plt+0x1c738>
  41ee90:	mov	w0, #0x0                   	// #0
  41ee94:	b	41efa0 <ferror@plt+0x1c840>
  41ee98:	ldr	x0, [sp, #72]
  41ee9c:	sub	x0, x0, #0xc
  41eea0:	str	x0, [sp, #72]
  41eea4:	ldr	x0, [sp, #72]
  41eea8:	ldr	x1, [sp, #64]
  41eeac:	add	x0, x1, x0
  41eeb0:	str	x0, [sp, #56]
  41eeb4:	ldr	x0, [sp, #56]
  41eeb8:	ldrb	w0, [x0]
  41eebc:	cmp	w0, #0x1
  41eec0:	b.hi	41eee4 <ferror@plt+0x1c784>  // b.pmore
  41eec4:	ldr	x0, [sp, #56]
  41eec8:	ldrb	w0, [x0, #1]
  41eecc:	cmp	w0, #0x7
  41eed0:	b.hi	41eee4 <ferror@plt+0x1c784>  // b.pmore
  41eed4:	ldr	x0, [sp, #56]
  41eed8:	ldrb	w0, [x0, #2]
  41eedc:	cmp	w0, #0x2
  41eee0:	b.ls	41eeec <ferror@plt+0x1c78c>  // b.plast
  41eee4:	mov	w0, #0x0                   	// #0
  41eee8:	b	41efa0 <ferror@plt+0x1c840>
  41eeec:	ldr	x0, [sp, #56]
  41eef0:	add	x0, x0, #0x8
  41eef4:	str	x0, [sp, #48]
  41eef8:	ldr	x0, [sp, #48]
  41eefc:	ldr	w0, [x0]
  41ef00:	bl	41ec5c <ferror@plt+0x1c4fc>
  41ef04:	mov	w0, w0
  41ef08:	str	x0, [sp, #40]
  41ef0c:	ldr	x0, [sp, #40]
  41ef10:	cmp	x0, #0x0
  41ef14:	b.eq	41ef4c <ferror@plt+0x1c7ec>  // b.none
  41ef18:	ldr	x0, [sp, #56]
  41ef1c:	ldrb	w0, [x0, #3]
  41ef20:	mov	w1, w0
  41ef24:	ldr	x0, [sp, #56]
  41ef28:	ldrb	w0, [x0, #4]
  41ef2c:	add	w0, w1, w0
  41ef30:	sxtw	x1, w0
  41ef34:	ldr	x0, [sp, #40]
  41ef38:	add	x0, x1, x0
  41ef3c:	mov	x1, x0
  41ef40:	ldr	x0, [sp, #72]
  41ef44:	cmp	x0, x1
  41ef48:	b.ge	41ef54 <ferror@plt+0x1c7f4>  // b.tcont
  41ef4c:	mov	w0, #0x0                   	// #0
  41ef50:	b	41efa0 <ferror@plt+0x1c840>
  41ef54:	ldr	x0, [sp, #56]
  41ef58:	ldrb	w0, [x0, #2]
  41ef5c:	cmp	w0, #0x2
  41ef60:	b.ne	41ef84 <ferror@plt+0x1c824>  // b.any
  41ef64:	ldr	x4, [sp, #16]
  41ef68:	ldr	x3, [sp, #40]
  41ef6c:	ldr	x2, [sp, #56]
  41ef70:	ldr	x1, [sp, #72]
  41ef74:	ldr	x0, [sp, #64]
  41ef78:	bl	41edb4 <ferror@plt+0x1c654>
  41ef7c:	and	w0, w0, #0xff
  41ef80:	b	41efa0 <ferror@plt+0x1c840>
  41ef84:	ldr	x4, [sp, #16]
  41ef88:	ldr	x3, [sp, #40]
  41ef8c:	ldr	x2, [sp, #56]
  41ef90:	ldr	x1, [sp, #72]
  41ef94:	ldr	x0, [sp, #64]
  41ef98:	bl	41ec74 <ferror@plt+0x1c514>
  41ef9c:	and	w0, w0, #0xff
  41efa0:	ldp	x29, x30, [sp], #80
  41efa4:	ret
  41efa8:	stp	x29, x30, [sp, #-32]!
  41efac:	mov	x29, sp
  41efb0:	str	x0, [sp, #24]
  41efb4:	ldr	x0, [sp, #24]
  41efb8:	ldr	x0, [x0, #72]
  41efbc:	cmp	x0, #0x0
  41efc0:	b.eq	41efd4 <ferror@plt+0x1c874>  // b.none
  41efc4:	ldr	x0, [sp, #24]
  41efc8:	ldr	x1, [x0, #72]
  41efcc:	ldr	x0, [sp, #24]
  41efd0:	blr	x1
  41efd4:	nop
  41efd8:	ldp	x29, x30, [sp], #32
  41efdc:	ret
  41efe0:	stp	x29, x30, [sp, #-48]!
  41efe4:	mov	x29, sp
  41efe8:	str	x0, [sp, #24]
  41efec:	str	x1, [sp, #16]
  41eff0:	ldr	x0, [sp, #24]
  41eff4:	ldr	w0, [x0, #8]
  41eff8:	mov	w0, w0
  41effc:	ldr	x1, [sp, #16]
  41f000:	cmp	x1, x0
  41f004:	b.hi	41f010 <ferror@plt+0x1c8b0>  // b.pmore
  41f008:	mov	w0, #0x1                   	// #1
  41f00c:	b	41f094 <ferror@plt+0x1c934>
  41f010:	ldr	x0, [sp, #16]
  41f014:	and	x0, x0, #0x7f
  41f018:	cmp	x0, #0x0
  41f01c:	b.ne	41f02c <ferror@plt+0x1c8cc>  // b.any
  41f020:	ldr	x0, [sp, #16]
  41f024:	str	x0, [sp, #40]
  41f028:	b	41f040 <ferror@plt+0x1c8e0>
  41f02c:	ldr	x0, [sp, #16]
  41f030:	lsr	x0, x0, #7
  41f034:	add	x0, x0, #0x1
  41f038:	lsl	x0, x0, #7
  41f03c:	str	x0, [sp, #40]
  41f040:	ldr	x0, [sp, #24]
  41f044:	ldr	x0, [x0]
  41f048:	ldr	x1, [sp, #40]
  41f04c:	bl	402350 <realloc@plt>
  41f050:	str	x0, [sp, #32]
  41f054:	ldr	x0, [sp, #40]
  41f058:	cmp	x0, #0x0
  41f05c:	b.eq	41f074 <ferror@plt+0x1c914>  // b.none
  41f060:	ldr	x0, [sp, #32]
  41f064:	cmp	x0, #0x0
  41f068:	b.ne	41f074 <ferror@plt+0x1c914>  // b.any
  41f06c:	mov	w0, #0x0                   	// #0
  41f070:	b	41f094 <ferror@plt+0x1c934>
  41f074:	ldr	x0, [sp, #24]
  41f078:	ldr	x1, [sp, #32]
  41f07c:	str	x1, [x0]
  41f080:	ldr	x0, [sp, #40]
  41f084:	mov	w1, w0
  41f088:	ldr	x0, [sp, #24]
  41f08c:	str	w1, [x0, #8]
  41f090:	mov	w0, #0x1                   	// #1
  41f094:	ldp	x29, x30, [sp], #48
  41f098:	ret
  41f09c:	sub	sp, sp, #0x10
  41f0a0:	str	x0, [sp, #8]
  41f0a4:	ldr	x0, [sp, #8]
  41f0a8:	str	xzr, [x0]
  41f0ac:	ldr	x0, [sp, #8]
  41f0b0:	str	wzr, [x0, #8]
  41f0b4:	ldr	x0, [sp, #8]
  41f0b8:	str	wzr, [x0, #12]
  41f0bc:	nop
  41f0c0:	add	sp, sp, #0x10
  41f0c4:	ret
  41f0c8:	stp	x29, x30, [sp, #-32]!
  41f0cc:	mov	x29, sp
  41f0d0:	str	x0, [sp, #24]
  41f0d4:	ldr	x0, [sp, #24]
  41f0d8:	ldr	x0, [x0]
  41f0dc:	bl	402510 <free@plt>
  41f0e0:	nop
  41f0e4:	ldp	x29, x30, [sp], #32
  41f0e8:	ret
  41f0ec:	stp	x29, x30, [sp, #-48]!
  41f0f0:	mov	x29, sp
  41f0f4:	str	x0, [sp, #24]
  41f0f8:	ldr	x0, [sp, #24]
  41f0fc:	ldr	x2, [x0]
  41f100:	ldr	x0, [sp, #24]
  41f104:	ldr	w0, [x0, #12]
  41f108:	add	w0, w0, #0x1
  41f10c:	mov	w0, w0
  41f110:	mov	x1, x0
  41f114:	mov	x0, x2
  41f118:	bl	402350 <realloc@plt>
  41f11c:	str	x0, [sp, #40]
  41f120:	ldr	x0, [sp, #40]
  41f124:	cmp	x0, #0x0
  41f128:	b.ne	41f140 <ferror@plt+0x1c9e0>  // b.any
  41f12c:	ldr	x0, [sp, #24]
  41f130:	ldr	x0, [x0]
  41f134:	bl	402510 <free@plt>
  41f138:	mov	x0, #0x0                   	// #0
  41f13c:	b	41f15c <ferror@plt+0x1c9fc>
  41f140:	ldr	x0, [sp, #24]
  41f144:	ldr	w0, [x0, #12]
  41f148:	mov	w0, w0
  41f14c:	ldr	x1, [sp, #40]
  41f150:	add	x0, x1, x0
  41f154:	strb	wzr, [x0]
  41f158:	ldr	x0, [sp, #40]
  41f15c:	ldp	x29, x30, [sp], #48
  41f160:	ret
  41f164:	stp	x29, x30, [sp, #-32]!
  41f168:	mov	x29, sp
  41f16c:	str	x0, [sp, #24]
  41f170:	ldr	x0, [sp, #24]
  41f174:	ldr	w0, [x0, #12]
  41f178:	add	w0, w0, #0x1
  41f17c:	mov	w0, w0
  41f180:	mov	x1, x0
  41f184:	ldr	x0, [sp, #24]
  41f188:	bl	41efe0 <ferror@plt+0x1c880>
  41f18c:	and	w0, w0, #0xff
  41f190:	eor	w0, w0, #0x1
  41f194:	and	w0, w0, #0xff
  41f198:	cmp	w0, #0x0
  41f19c:	b.eq	41f1a8 <ferror@plt+0x1ca48>  // b.none
  41f1a0:	mov	x0, #0x0                   	// #0
  41f1a4:	b	41f1cc <ferror@plt+0x1ca6c>
  41f1a8:	ldr	x0, [sp, #24]
  41f1ac:	ldr	x1, [x0]
  41f1b0:	ldr	x0, [sp, #24]
  41f1b4:	ldr	w0, [x0, #12]
  41f1b8:	mov	w0, w0
  41f1bc:	add	x0, x1, x0
  41f1c0:	strb	wzr, [x0]
  41f1c4:	ldr	x0, [sp, #24]
  41f1c8:	ldr	x0, [x0]
  41f1cc:	ldp	x29, x30, [sp], #32
  41f1d0:	ret
  41f1d4:	stp	x29, x30, [sp, #-32]!
  41f1d8:	mov	x29, sp
  41f1dc:	str	x0, [sp, #24]
  41f1e0:	strb	w1, [sp, #23]
  41f1e4:	ldr	x0, [sp, #24]
  41f1e8:	ldr	w0, [x0, #12]
  41f1ec:	add	w0, w0, #0x1
  41f1f0:	mov	w0, w0
  41f1f4:	mov	x1, x0
  41f1f8:	ldr	x0, [sp, #24]
  41f1fc:	bl	41efe0 <ferror@plt+0x1c880>
  41f200:	and	w0, w0, #0xff
  41f204:	eor	w0, w0, #0x1
  41f208:	and	w0, w0, #0xff
  41f20c:	cmp	w0, #0x0
  41f210:	b.eq	41f21c <ferror@plt+0x1cabc>  // b.none
  41f214:	mov	w0, #0x0                   	// #0
  41f218:	b	41f254 <ferror@plt+0x1caf4>
  41f21c:	ldr	x0, [sp, #24]
  41f220:	ldr	x1, [x0]
  41f224:	ldr	x0, [sp, #24]
  41f228:	ldr	w0, [x0, #12]
  41f22c:	mov	w0, w0
  41f230:	add	x0, x1, x0
  41f234:	ldrb	w1, [sp, #23]
  41f238:	strb	w1, [x0]
  41f23c:	ldr	x0, [sp, #24]
  41f240:	ldr	w0, [x0, #12]
  41f244:	add	w1, w0, #0x1
  41f248:	ldr	x0, [sp, #24]
  41f24c:	str	w1, [x0, #12]
  41f250:	mov	w0, #0x1                   	// #1
  41f254:	ldp	x29, x30, [sp], #32
  41f258:	ret
  41f25c:	stp	x29, x30, [sp, #-48]!
  41f260:	mov	x29, sp
  41f264:	str	x0, [sp, #24]
  41f268:	str	x1, [sp, #16]
  41f26c:	ldr	x0, [sp, #16]
  41f270:	cmp	x0, #0x0
  41f274:	b.ne	41f298 <ferror@plt+0x1cb38>  // b.any
  41f278:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41f27c:	add	x3, x0, #0x628
  41f280:	mov	w2, #0x62                  	// #98
  41f284:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41f288:	add	x1, x0, #0x5d8
  41f28c:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41f290:	add	x0, x0, #0x5e8
  41f294:	bl	4026a0 <__assert_fail@plt>
  41f298:	ldr	x0, [sp, #24]
  41f29c:	cmp	x0, #0x0
  41f2a0:	b.ne	41f2c4 <ferror@plt+0x1cb64>  // b.any
  41f2a4:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41f2a8:	add	x3, x0, #0x628
  41f2ac:	mov	w2, #0x63                  	// #99
  41f2b0:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41f2b4:	add	x1, x0, #0x5d8
  41f2b8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41f2bc:	add	x0, x0, #0x5f8
  41f2c0:	bl	4026a0 <__assert_fail@plt>
  41f2c4:	ldr	x0, [sp, #16]
  41f2c8:	bl	402110 <strlen@plt>
  41f2cc:	str	w0, [sp, #44]
  41f2d0:	ldr	x0, [sp, #24]
  41f2d4:	ldr	w1, [x0, #12]
  41f2d8:	ldr	w0, [sp, #44]
  41f2dc:	add	w0, w1, w0
  41f2e0:	mov	w0, w0
  41f2e4:	mov	x1, x0
  41f2e8:	ldr	x0, [sp, #24]
  41f2ec:	bl	41efe0 <ferror@plt+0x1c880>
  41f2f0:	and	w0, w0, #0xff
  41f2f4:	eor	w0, w0, #0x1
  41f2f8:	and	w0, w0, #0xff
  41f2fc:	cmp	w0, #0x0
  41f300:	b.eq	41f30c <ferror@plt+0x1cbac>  // b.none
  41f304:	mov	w0, #0x0                   	// #0
  41f308:	b	41f350 <ferror@plt+0x1cbf0>
  41f30c:	ldr	x0, [sp, #24]
  41f310:	ldr	x1, [x0]
  41f314:	ldr	x0, [sp, #24]
  41f318:	ldr	w0, [x0, #12]
  41f31c:	mov	w0, w0
  41f320:	add	x0, x1, x0
  41f324:	ldr	w1, [sp, #44]
  41f328:	mov	x2, x1
  41f32c:	ldr	x1, [sp, #16]
  41f330:	bl	4020d0 <memcpy@plt>
  41f334:	ldr	x0, [sp, #24]
  41f338:	ldr	w1, [x0, #12]
  41f33c:	ldr	w0, [sp, #44]
  41f340:	add	w1, w1, w0
  41f344:	ldr	x0, [sp, #24]
  41f348:	str	w1, [x0, #12]
  41f34c:	ldr	w0, [sp, #44]
  41f350:	ldp	x29, x30, [sp], #48
  41f354:	ret
  41f358:	stp	x29, x30, [sp, #-32]!
  41f35c:	mov	x29, sp
  41f360:	str	x0, [sp, #24]
  41f364:	ldr	x0, [sp, #24]
  41f368:	ldr	w0, [x0, #12]
  41f36c:	cmp	w0, #0x0
  41f370:	b.ne	41f394 <ferror@plt+0x1cc34>  // b.any
  41f374:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41f378:	add	x3, x0, #0x640
  41f37c:	mov	w2, #0x72                  	// #114
  41f380:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41f384:	add	x1, x0, #0x5d8
  41f388:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41f38c:	add	x0, x0, #0x608
  41f390:	bl	4026a0 <__assert_fail@plt>
  41f394:	ldr	x0, [sp, #24]
  41f398:	ldr	w0, [x0, #12]
  41f39c:	sub	w1, w0, #0x1
  41f3a0:	ldr	x0, [sp, #24]
  41f3a4:	str	w1, [x0, #12]
  41f3a8:	nop
  41f3ac:	ldp	x29, x30, [sp], #32
  41f3b0:	ret
  41f3b4:	stp	x29, x30, [sp, #-32]!
  41f3b8:	mov	x29, sp
  41f3bc:	str	x0, [sp, #24]
  41f3c0:	str	w1, [sp, #20]
  41f3c4:	ldr	x0, [sp, #24]
  41f3c8:	ldr	w0, [x0, #12]
  41f3cc:	ldr	w1, [sp, #20]
  41f3d0:	cmp	w1, w0
  41f3d4:	b.ls	41f3f8 <ferror@plt+0x1cc98>  // b.plast
  41f3d8:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41f3dc:	add	x3, x0, #0x650
  41f3e0:	mov	w2, #0x78                  	// #120
  41f3e4:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41f3e8:	add	x1, x0, #0x5d8
  41f3ec:	adrp	x0, 425000 <ferror@plt+0x228a0>
  41f3f0:	add	x0, x0, #0x618
  41f3f4:	bl	4026a0 <__assert_fail@plt>
  41f3f8:	ldr	x0, [sp, #24]
  41f3fc:	ldr	w1, [x0, #12]
  41f400:	ldr	w0, [sp, #20]
  41f404:	sub	w1, w1, w0
  41f408:	ldr	x0, [sp, #24]
  41f40c:	str	w1, [x0, #12]
  41f410:	nop
  41f414:	ldp	x29, x30, [sp], #32
  41f418:	ret
  41f41c:	sub	sp, sp, #0x10
  41f420:	str	x0, [sp, #8]
  41f424:	ldr	x0, [sp, #8]
  41f428:	str	wzr, [x0, #12]
  41f42c:	nop
  41f430:	add	sp, sp, #0x10
  41f434:	ret
  41f438:	stp	x29, x30, [sp, #-64]!
  41f43c:	mov	x29, sp
  41f440:	stp	x19, x20, [sp, #16]
  41f444:	adrp	x20, 439000 <ferror@plt+0x368a0>
  41f448:	add	x20, x20, #0xca0
  41f44c:	stp	x21, x22, [sp, #32]
  41f450:	adrp	x21, 439000 <ferror@plt+0x368a0>
  41f454:	add	x21, x21, #0xc98
  41f458:	sub	x20, x20, x21
  41f45c:	mov	w22, w0
  41f460:	stp	x23, x24, [sp, #48]
  41f464:	mov	x23, x1
  41f468:	mov	x24, x2
  41f46c:	bl	402098 <memcpy@plt-0x38>
  41f470:	cmp	xzr, x20, asr #3
  41f474:	b.eq	41f4a0 <ferror@plt+0x1cd40>  // b.none
  41f478:	asr	x20, x20, #3
  41f47c:	mov	x19, #0x0                   	// #0
  41f480:	ldr	x3, [x21, x19, lsl #3]
  41f484:	mov	x2, x24
  41f488:	add	x19, x19, #0x1
  41f48c:	mov	x1, x23
  41f490:	mov	w0, w22
  41f494:	blr	x3
  41f498:	cmp	x20, x19
  41f49c:	b.ne	41f480 <ferror@plt+0x1cd20>  // b.any
  41f4a0:	ldp	x19, x20, [sp, #16]
  41f4a4:	ldp	x21, x22, [sp, #32]
  41f4a8:	ldp	x23, x24, [sp, #48]
  41f4ac:	ldp	x29, x30, [sp], #64
  41f4b0:	ret
  41f4b4:	nop
  41f4b8:	ret
  41f4bc:	nop
  41f4c0:	mov	x2, x1
  41f4c4:	mov	x1, x0
  41f4c8:	mov	w0, #0x0                   	// #0
  41f4cc:	b	4026f0 <__xstat@plt>
  41f4d0:	mov	x2, x1
  41f4d4:	mov	w1, w0
  41f4d8:	mov	w0, #0x0                   	// #0
  41f4dc:	b	402600 <__fxstat@plt>
  41f4e0:	mov	x4, x1
  41f4e4:	mov	x5, x2
  41f4e8:	mov	w1, w0
  41f4ec:	mov	x2, x4
  41f4f0:	mov	w0, #0x0                   	// #0
  41f4f4:	mov	w4, w3
  41f4f8:	mov	x3, x5
  41f4fc:	b	402750 <__fxstatat@plt>

Disassembly of section .fini:

000000000041f500 <.fini>:
  41f500:	stp	x29, x30, [sp, #-16]!
  41f504:	mov	x29, sp
  41f508:	ldp	x29, x30, [sp], #16
  41f50c:	ret
