
===========================================================================
 report_clock_skew
============================================================================
Clock clk0
Latency      CRPR       Skew
cby_1__8_.mem_right_ipin_6.sky130_fd_sc_hd__dfrtp_1_1_/CLK ^
   0.81
grid_clb_1__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK ^
   0.40      0.00       0.41

Clock prog_clk
Latency      CRPR       Skew
sb_1__8_.mem_left_track_1.sky130_fd_sc_hd__dfrtp_1_1_/CLK ^
   0.79
sb_1__8_.mem_left_track_1.sky130_fd_sc_hd__dfrtp_1_2_/CLK ^
   0.68     -0.03       0.08

