// Seed: 3562309897
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wand id_4,
    input wire id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wor id_8#(.id_12(1)),
    output supply0 id_9,
    input wire id_10
);
  assign id_12 = id_5;
  wor id_13 = 1;
  wire id_14, id_15;
  assign id_7 = 1;
  module_0(
      id_14, id_15, id_15, id_14, id_13, id_14, id_15, id_15, id_14, id_13
  );
endmodule
