###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       258509   # Number of WRITE/WRITEP commands
num_reads_done                 =      1604748   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1277521   # Number of read row buffer hits
num_read_cmds                  =      1604739   # Number of READ/READP commands
num_writes_done                =       258525   # Number of read requests issued
num_write_row_hits             =       187332   # Number of write row buffer hits
num_act_cmds                   =       402225   # Number of ACT commands
num_pre_cmds                   =       402198   # Number of PRE commands
num_ondemand_pres              =       376245   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9557602   # Cyles of rank active rank.0
rank_active_cycles.1           =      9403908   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       442398   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       596092   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1780756   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        32174   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8896   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6537   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5365   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3932   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2192   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1762   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1333   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1178   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19200   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           29   # Write cmd latency (cycles)
write_latency[20-39]           =          169   # Write cmd latency (cycles)
write_latency[40-59]           =          177   # Write cmd latency (cycles)
write_latency[60-79]           =          301   # Write cmd latency (cycles)
write_latency[80-99]           =          408   # Write cmd latency (cycles)
write_latency[100-119]         =          584   # Write cmd latency (cycles)
write_latency[120-139]         =          822   # Write cmd latency (cycles)
write_latency[140-159]         =         1055   # Write cmd latency (cycles)
write_latency[160-179]         =         1380   # Write cmd latency (cycles)
write_latency[180-199]         =         1635   # Write cmd latency (cycles)
write_latency[200-]            =       251949   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       317100   # Read request latency (cycles)
read_latency[40-59]            =       138960   # Read request latency (cycles)
read_latency[60-79]            =       140280   # Read request latency (cycles)
read_latency[80-99]            =        93789   # Read request latency (cycles)
read_latency[100-119]          =        78900   # Read request latency (cycles)
read_latency[120-139]          =        69255   # Read request latency (cycles)
read_latency[140-159]          =        57426   # Read request latency (cycles)
read_latency[160-179]          =        50489   # Read request latency (cycles)
read_latency[180-199]          =        45117   # Read request latency (cycles)
read_latency[200-]             =       613419   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.29048e+09   # Write energy
read_energy                    =  6.47031e+09   # Read energy
act_energy                     =  1.10049e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.12351e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.86124e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96394e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86804e+09   # Active standby energy rank.1
average_read_latency           =      273.155   # Average read request latency (cycles)
average_interarrival           =      5.36675   # Average request interarrival latency (cycles)
total_energy                   =  2.18964e+10   # Total energy (pJ)
average_power                  =      2189.64   # Average power (mW)
average_bandwidth              =      15.8999   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       258082   # Number of WRITE/WRITEP commands
num_reads_done                 =      1642337   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1316028   # Number of read row buffer hits
num_read_cmds                  =      1642334   # Number of READ/READP commands
num_writes_done                =       258108   # Number of read requests issued
num_write_row_hits             =       189106   # Number of write row buffer hits
num_act_cmds                   =       399324   # Number of ACT commands
num_pre_cmds                   =       399294   # Number of PRE commands
num_ondemand_pres              =       373526   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9502786   # Cyles of rank active rank.0
rank_active_cycles.1           =      9462444   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       497214   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       537556   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1818954   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        32236   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8806   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6368   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5383   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3743   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2067   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1666   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1268   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1196   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18854   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =           93   # Write cmd latency (cycles)
write_latency[40-59]           =          119   # Write cmd latency (cycles)
write_latency[60-79]           =          238   # Write cmd latency (cycles)
write_latency[80-99]           =          325   # Write cmd latency (cycles)
write_latency[100-119]         =          491   # Write cmd latency (cycles)
write_latency[120-139]         =          683   # Write cmd latency (cycles)
write_latency[140-159]         =          945   # Write cmd latency (cycles)
write_latency[160-179]         =         1175   # Write cmd latency (cycles)
write_latency[180-199]         =         1471   # Write cmd latency (cycles)
write_latency[200-]            =       252523   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       316424   # Read request latency (cycles)
read_latency[40-59]            =       138801   # Read request latency (cycles)
read_latency[60-79]            =       134828   # Read request latency (cycles)
read_latency[80-99]            =        92005   # Read request latency (cycles)
read_latency[100-119]          =        76641   # Read request latency (cycles)
read_latency[120-139]          =        67526   # Read request latency (cycles)
read_latency[140-159]          =        56764   # Read request latency (cycles)
read_latency[160-179]          =        49968   # Read request latency (cycles)
read_latency[180-199]          =        44336   # Read request latency (cycles)
read_latency[200-]             =       665036   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.28835e+09   # Write energy
read_energy                    =  6.62189e+09   # Read energy
act_energy                     =  1.09255e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.38663e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.58027e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92974e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.90457e+09   # Active standby energy rank.1
average_read_latency           =      305.031   # Average read request latency (cycles)
average_interarrival           =      5.26166   # Average request interarrival latency (cycles)
total_energy                   =  2.20384e+10   # Total energy (pJ)
average_power                  =      2203.84   # Average power (mW)
average_bandwidth              =      16.2171   # Average bandwidth
