-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kria_starter_kit_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgRgb_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    imgRgb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRgb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRgb_empty_n : IN STD_LOGIC;
    imgRgb_read : OUT STD_LOGIC;
    imgUnzip_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    imgUnzip_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgUnzip_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgUnzip_full_n : IN STD_LOGIC;
    imgUnzip_write : OUT STD_LOGIC;
    p_0_0_0477645_lcssa660684 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0478643_lcssa657682 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0479647_lcssa654681 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_lcssa679 : IN STD_LOGIC_VECTOR (4 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (16 downto 0);
    zext_ln1085 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_0480_1659_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0480_1659_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0481_1656_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0481_1656_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0482_1653_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0482_1653_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0480_1651_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0480_1651_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0480_1651_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0481_1650_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0481_1650_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0481_1650_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0482_1649_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0482_1649_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0482_1649_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0483_1648_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0483_1648_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0483_1648_out_o_ap_vld : OUT STD_LOGIC;
    phi_ln1132_out : OUT STD_LOGIC_VECTOR (4 downto 0);
    phi_ln1132_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of kria_starter_kit_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln1101_reg_715 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1107_reg_719 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op41_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln1159_reg_723 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1159_reg_723_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1101_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal imgRgb_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgUnzip_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln1101_reg_715_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1101_reg_715_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1107_fu_229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1159_fu_235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1159_reg_723_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1159_reg_723_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_0_0482_1653_load_reg_727 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0482_1653_load_reg_727_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0481_1656_load_reg_735 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0481_1656_load_reg_735_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0480_1659_load_reg_743 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0480_1659_load_reg_743_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0482_1653_load_1_reg_751 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0480_1659_load_1_reg_756 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1_reg_761 : STD_LOGIC_VECTOR (4 downto 0);
    signal g_s_reg_768 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv3_i_i663_fu_613_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv3_i_i663_reg_773 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv3_i_i79662_fu_620_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv3_i_i79662_reg_778 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv3_i_i188661_fu_626_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv3_i_i188661_reg_783 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal zext_ln1101_fu_454_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal x_fu_110 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal x_2_fu_223_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_0_0_0483_1652_fu_114 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal p_0_0_0482_1653_fu_118 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_0481_1656_fu_122 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal trunc_ln1109_fu_255_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0480_1659_fu_126 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal imgRgb_read_local : STD_LOGIC;
    signal or_ln1161_3_fu_653_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal imgUnzip_write_local : STD_LOGIC;
    signal zext_ln1085_cast_fu_179_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_307_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln1129_1_fu_321_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln1129_2_fu_335_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_fu_349_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1129_4_fu_359_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1129_1_fu_317_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1129_fu_363_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1129_fu_369_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1129_2_fu_331_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1129_1_fu_373_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1129_3_fu_345_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lum_fu_379_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1_fu_395_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1148_fu_402_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1148_2_fu_410_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1148_fu_414_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1148_3_fu_420_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1148_1_fu_406_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1148_1_fu_424_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1144_1_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1144_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1144_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1144_2_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1144_1_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1144_3_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_519_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1147_fu_526_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1147_2_fu_533_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1147_fu_537_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1147_3_fu_543_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1147_1_fu_529_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1147_1_fu_547_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln2_fu_563_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1149_fu_570_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1149_2_fu_577_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1149_fu_581_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1149_3_fu_587_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1149_1_fu_573_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1149_1_fu_591_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln1144_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1144_1_fu_513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1144_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_s_fu_597_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_s_fu_553_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_540 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    p_0_0_0480_1659_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0480_1659_fu_126 <= p_0_0_0477645_lcssa660684;
                elsif ((ap_const_boolean_1 = ap_condition_540)) then 
                    p_0_0_0480_1659_fu_126 <= imgRgb_dout(15 downto 8);
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0481_1656_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0481_1656_fu_122 <= p_0_0_0478643_lcssa657682;
                elsif ((ap_const_boolean_1 = ap_condition_540)) then 
                    p_0_0_0481_1656_fu_122 <= trunc_ln1109_fu_255_p1;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0482_1653_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0482_1653_fu_118 <= p_0_0_0479647_lcssa654681;
                elsif ((ap_const_boolean_1 = ap_condition_540)) then 
                    p_0_0_0482_1653_fu_118 <= imgRgb_dout(23 downto 16);
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0483_1652_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0483_1652_fu_114 <= conv2_i_i_lcssa679;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    p_0_0_0483_1652_fu_114 <= trunc_ln1_reg_761;
                end if;
            end if; 
        end if;
    end process;

    x_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln1101_fu_217_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_110 <= x_2_fu_223_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_110 <= ap_const_lv17_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln1101_reg_715 <= icmp_ln1101_fu_217_p2;
                icmp_ln1101_reg_715_pp0_iter1_reg <= icmp_ln1101_reg_715;
                icmp_ln1107_reg_719 <= icmp_ln1107_fu_229_p2;
                icmp_ln1159_reg_723 <= icmp_ln1159_fu_235_p2;
                icmp_ln1159_reg_723_pp0_iter1_reg <= icmp_ln1159_reg_723;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                conv3_i_i188661_reg_783 <= conv3_i_i188661_fu_626_p3;
                conv3_i_i663_reg_773 <= conv3_i_i663_fu_613_p3;
                conv3_i_i79662_reg_778 <= conv3_i_i79662_fu_620_p3;
                g_s_reg_768 <= add_ln1148_1_fu_424_p2(9 downto 2);
                icmp_ln1101_reg_715_pp0_iter2_reg <= icmp_ln1101_reg_715_pp0_iter1_reg;
                icmp_ln1159_reg_723_pp0_iter2_reg <= icmp_ln1159_reg_723_pp0_iter1_reg;
                icmp_ln1159_reg_723_pp0_iter3_reg <= icmp_ln1159_reg_723_pp0_iter2_reg;
                p_0_0_0480_1659_load_1_reg_756 <= p_0_0_0480_1659_fu_126;
                p_0_0_0480_1659_load_reg_743_pp0_iter2_reg <= p_0_0_0480_1659_load_reg_743;
                p_0_0_0481_1656_load_reg_735_pp0_iter2_reg <= p_0_0_0481_1656_load_reg_735;
                p_0_0_0482_1653_load_1_reg_751 <= p_0_0_0482_1653_fu_118;
                p_0_0_0482_1653_load_reg_727_pp0_iter2_reg <= p_0_0_0482_1653_load_reg_727;
                trunc_ln1_reg_761 <= lum_fu_379_p2(7 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_0_0_0480_1659_load_reg_743 <= p_0_0_0480_1659_fu_126;
                p_0_0_0481_1656_load_reg_735 <= p_0_0_0481_1656_fu_122;
                p_0_0_0482_1653_load_reg_727 <= p_0_0_0482_1653_fu_118;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1129_1_fu_373_p2 <= std_logic_vector(unsigned(zext_ln1129_fu_369_p1) + unsigned(zext_ln1129_2_fu_331_p1));
    add_ln1129_fu_363_p2 <= std_logic_vector(unsigned(zext_ln1129_4_fu_359_p1) + unsigned(zext_ln1129_1_fu_317_p1));
    add_ln1147_1_fu_547_p2 <= std_logic_vector(unsigned(zext_ln1147_3_fu_543_p1) + unsigned(zext_ln1147_1_fu_529_p1));
    add_ln1147_fu_537_p2 <= std_logic_vector(unsigned(zext_ln1147_fu_526_p1) + unsigned(zext_ln1147_2_fu_533_p1));
    add_ln1148_1_fu_424_p2 <= std_logic_vector(unsigned(zext_ln1148_3_fu_420_p1) + unsigned(zext_ln1148_1_fu_406_p1));
    add_ln1148_fu_414_p2 <= std_logic_vector(unsigned(zext_ln1148_fu_402_p1) + unsigned(zext_ln1148_2_fu_410_p1));
    add_ln1149_1_fu_591_p2 <= std_logic_vector(unsigned(zext_ln1149_3_fu_587_p1) + unsigned(zext_ln1149_1_fu_573_p1));
    add_ln1149_fu_581_p2 <= std_logic_vector(unsigned(zext_ln1149_fu_570_p1) + unsigned(zext_ln1149_2_fu_577_p1));
    and_ln1144_1_fu_513_p2 <= (xor_ln1144_1_fu_502_p2 and icmp_ln1144_3_fu_508_p2);
    and_ln1144_fu_490_p2 <= (xor_ln1144_fu_484_p2 and icmp_ln1144_fu_473_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(imgRgb_empty_n, ap_predicate_op41_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op41_read_state2 = ap_const_boolean_1) and (imgRgb_empty_n = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(imgUnzip_full_n, icmp_ln1159_reg_723_pp0_iter3_reg)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((icmp_ln1159_reg_723_pp0_iter3_reg = ap_const_lv1_0) and (imgUnzip_full_n = ap_const_logic_0));
    end process;


    ap_condition_540_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln1101_reg_715, icmp_ln1107_reg_719)
    begin
                ap_condition_540 <= ((icmp_ln1107_reg_719 = ap_const_lv1_1) and (icmp_ln1101_reg_715 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1101_fu_217_p2)
    begin
        if (((icmp_ln1101_fu_217_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1101_reg_715, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln1101_reg_715 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter3_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op41_read_state2_assign_proc : process(icmp_ln1101_reg_715, icmp_ln1107_reg_719)
    begin
                ap_predicate_op41_read_state2 <= ((icmp_ln1107_reg_719 = ap_const_lv1_1) and (icmp_ln1101_reg_715 = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_110)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_1 <= ap_const_lv17_0;
        else 
            ap_sig_allocacmp_x_1 <= x_fu_110;
        end if; 
    end process;

    b_s_fu_597_p4 <= add_ln1149_1_fu_591_p2(9 downto 2);
    conv3_i_i188661_fu_626_p3 <= 
        r_s_fu_553_p4 when (or_ln1144_fu_607_p2(0) = '1') else 
        p_0_0_0482_1653_load_reg_727_pp0_iter2_reg;
    conv3_i_i663_fu_613_p3 <= 
        b_s_fu_597_p4 when (or_ln1144_fu_607_p2(0) = '1') else 
        p_0_0_0480_1659_load_reg_743_pp0_iter2_reg;
    conv3_i_i79662_fu_620_p3 <= 
        g_s_reg_768 when (or_ln1144_fu_607_p2(0) = '1') else 
        p_0_0_0481_1656_load_reg_735_pp0_iter2_reg;
    icmp_ln1101_fu_217_p2 <= "1" when (ap_sig_allocacmp_x_1 = loopWidth) else "0";
    icmp_ln1107_fu_229_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_1) < unsigned(zext_ln1085_cast_fu_179_p1)) else "0";
    icmp_ln1144_1_fu_479_p2 <= "1" when (unsigned(p_0_0_0483_1652_fu_114) < unsigned(trunc_ln1_reg_761)) else "0";
    icmp_ln1144_2_fu_496_p2 <= "1" when (unsigned(p_0_0_0483_1648_out_i) < unsigned(zext_ln1101_fu_454_p1)) else "0";
    icmp_ln1144_3_fu_508_p2 <= "1" when (unsigned(p_0_0_0483_1652_fu_114) < unsigned(trunc_ln1_reg_761)) else "0";
    icmp_ln1144_fu_473_p2 <= "1" when (unsigned(p_0_0_0483_1648_out_i) < unsigned(zext_ln1101_fu_454_p1)) else "0";
    icmp_ln1159_fu_235_p2 <= "1" when (ap_sig_allocacmp_x_1 = ap_const_lv17_0) else "0";

    imgRgb_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, imgRgb_empty_n, ap_predicate_op41_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op41_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgRgb_blk_n <= imgRgb_empty_n;
        else 
            imgRgb_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgRgb_read <= imgRgb_read_local;

    imgRgb_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op41_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op41_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgRgb_read_local <= ap_const_logic_1;
        else 
            imgRgb_read_local <= ap_const_logic_0;
        end if; 
    end process;


    imgUnzip_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, imgUnzip_full_n, icmp_ln1159_reg_723_pp0_iter3_reg, ap_block_pp0_stage0)
    begin
        if (((icmp_ln1159_reg_723_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            imgUnzip_blk_n <= imgUnzip_full_n;
        else 
            imgUnzip_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgUnzip_din <= or_ln1161_3_fu_653_p4;
    imgUnzip_write <= imgUnzip_write_local;

    imgUnzip_write_local_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln1159_reg_723_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln1159_reg_723_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            imgUnzip_write_local <= ap_const_logic_1;
        else 
            imgUnzip_write_local <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln1129_1_fu_321_p4 <= p_0_0_0481_1656_fu_122(7 downto 1);
    lshr_ln1129_2_fu_335_p4 <= p_0_0_0481_1656_fu_122(7 downto 3);
    lum_fu_379_p2 <= std_logic_vector(unsigned(add_ln1129_1_fu_373_p2) + unsigned(zext_ln1129_3_fu_345_p1));
    or_ln1144_fu_607_p2 <= (and_ln1144_fu_490_p2 or and_ln1144_1_fu_513_p2);
    or_ln1161_3_fu_653_p4 <= ((conv3_i_i188661_reg_783 & conv3_i_i663_reg_773) & conv3_i_i79662_reg_778);

    p_0_0_0480_1651_out_o_assign_proc : process(ap_enable_reg_pp0_iter3, p_0_0_0480_1651_out_i, ap_block_pp0_stage0, p_0_0_0480_1659_load_reg_743_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_0_0_0480_1651_out_o <= p_0_0_0480_1659_load_reg_743_pp0_iter2_reg;
        else 
            p_0_0_0480_1651_out_o <= p_0_0_0480_1651_out_i;
        end if; 
    end process;


    p_0_0_0480_1651_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_0_0_0480_1651_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0480_1651_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0480_1659_out <= p_0_0_0480_1659_load_reg_743_pp0_iter2_reg;

    p_0_0_0480_1659_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1101_reg_715_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln1101_reg_715_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0480_1659_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0480_1659_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_0481_1650_out_o_assign_proc : process(ap_enable_reg_pp0_iter2, p_0_0_0481_1650_out_i, ap_block_pp0_stage0, p_0_0_0481_1656_load_reg_735)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_0_0481_1650_out_o <= p_0_0_0481_1656_load_reg_735;
        else 
            p_0_0_0481_1650_out_o <= p_0_0_0481_1650_out_i;
        end if; 
    end process;


    p_0_0_0481_1650_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_0_0481_1650_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0481_1650_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0481_1656_out <= p_0_0_0481_1656_load_reg_735_pp0_iter2_reg;

    p_0_0_0481_1656_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1101_reg_715_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln1101_reg_715_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0481_1656_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0481_1656_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_0482_1649_out_o_assign_proc : process(ap_enable_reg_pp0_iter3, p_0_0_0482_1649_out_i, ap_block_pp0_stage0, p_0_0_0482_1653_load_reg_727_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_0_0_0482_1649_out_o <= p_0_0_0482_1653_load_reg_727_pp0_iter2_reg;
        else 
            p_0_0_0482_1649_out_o <= p_0_0_0482_1649_out_i;
        end if; 
    end process;


    p_0_0_0482_1649_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_0_0_0482_1649_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0482_1649_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0482_1653_out <= p_0_0_0482_1653_load_reg_727_pp0_iter2_reg;

    p_0_0_0482_1653_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1101_reg_715_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln1101_reg_715_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0482_1653_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0482_1653_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_0483_1648_out_o_assign_proc : process(ap_enable_reg_pp0_iter3, p_0_0_0483_1648_out_i, ap_block_pp0_stage0, zext_ln1101_fu_454_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_0_0_0483_1648_out_o <= zext_ln1101_fu_454_p1;
        else 
            p_0_0_0483_1648_out_o <= p_0_0_0483_1648_out_i;
        end if; 
    end process;


    p_0_0_0483_1648_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_0_0_0483_1648_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0483_1648_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    phi_ln1132_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_loop_init, lum_fu_379_p2)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                phi_ln1132_out <= ap_const_lv5_0;
            elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                phi_ln1132_out <= lum_fu_379_p2(7 downto 3);
            else 
                phi_ln1132_out <= "XXXXX";
            end if;
        else 
            phi_ln1132_out <= "XXXXX";
        end if; 
    end process;


    phi_ln1132_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            phi_ln1132_out_ap_vld <= ap_const_logic_1;
        else 
            phi_ln1132_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    r_s_fu_553_p4 <= add_ln1147_1_fu_547_p2(9 downto 2);
    shl_ln1_fu_395_p3 <= (p_0_0_0481_1656_load_reg_735 & ap_const_lv1_0);
    shl_ln2_fu_563_p3 <= (p_0_0_0480_1659_load_reg_743_pp0_iter2_reg & ap_const_lv1_0);
    shl_ln_fu_519_p3 <= (p_0_0_0482_1653_load_reg_727_pp0_iter2_reg & ap_const_lv1_0);
    tmp_1_fu_349_p4 <= p_0_0_0480_1659_fu_126(7 downto 3);
    tmp_fu_307_p4 <= p_0_0_0482_1653_fu_118(7 downto 2);
    trunc_ln1109_fu_255_p1 <= imgRgb_dout(8 - 1 downto 0);
    x_2_fu_223_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_1) + unsigned(ap_const_lv17_1));
    xor_ln1144_1_fu_502_p2 <= (icmp_ln1144_2_fu_496_p2 xor ap_const_lv1_1);
    xor_ln1144_fu_484_p2 <= (icmp_ln1144_1_fu_479_p2 xor ap_const_lv1_1);
    zext_ln1085_cast_fu_179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1085),17));
    zext_ln1101_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_0_0483_1652_fu_114),8));
    zext_ln1129_1_fu_317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_307_p4),7));
    zext_ln1129_2_fu_331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1129_1_fu_321_p4),8));
    zext_ln1129_3_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1129_2_fu_335_p4),8));
    zext_ln1129_4_fu_359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_349_p4),7));
    zext_ln1129_fu_369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1129_fu_363_p2),8));
    zext_ln1147_1_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_519_p3),10));
    zext_ln1147_2_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_0_0482_1649_out_i),9));
    zext_ln1147_3_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1147_fu_537_p2),10));
    zext_ln1147_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_0_0482_1653_load_1_reg_751),9));
    zext_ln1148_1_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_395_p3),10));
    zext_ln1148_2_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_0_0481_1650_out_i),9));
    zext_ln1148_3_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1148_fu_414_p2),10));
    zext_ln1148_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_0_0481_1656_fu_122),9));
    zext_ln1149_1_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_563_p3),10));
    zext_ln1149_2_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_0_0480_1651_out_i),9));
    zext_ln1149_3_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1149_fu_581_p2),10));
    zext_ln1149_fu_570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_0_0480_1659_load_1_reg_756),9));
end behav;
