#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 11 18:19:13 2019
# Process ID: 14440
# Current directory: E:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.runs/spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0_synth_1
# Command line: vivado.exe -log spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0.tcl
# Log file: E:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.runs/spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0_synth_1/spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0.vds
# Journal file: E:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.runs/spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo/hdmi_full_gen_1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo/axi_hdmi_pixel_buff_1.1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo/hdmi_pixel_gen_1.1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo/test_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 304.988 ; gain = 57.625
Command: synth_design -top spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 423.730 ; gain = 98.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0' [e:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.srcs/sources_1/bd/spectrum_feb10_xadc_hdmi/ip/spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0/synth/spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'hdmi_full_gen_1_v1_0' [e:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.srcs/sources_1/bd/spectrum_feb10_xadc_hdmi/ipshared/0e42/hdl/hdmi_full_gen_1_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hdmi_full_gen_1_v1_0_S00_AXI' [e:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.srcs/sources_1/bd/spectrum_feb10_xadc_hdmi/ipshared/0e42/hdl/hdmi_full_gen_1_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
	Parameter V_front_porch bound to: 10 - type: integer 
	Parameter V_back_porch bound to: 34 - type: integer 
	Parameter V_sync_width bound to: 0 - type: integer 
	Parameter V_display_pix bound to: 480 - type: integer 
	Parameter V_t_pix bound to: 524 - type: integer 
	Parameter H_front_porch bound to: 16 - type: integer 
	Parameter H_back_porch bound to: 64 - type: integer 
	Parameter H_sync_width bound to: 0 - type: integer 
	Parameter H_display_pix bound to: 800 - type: integer 
	Parameter H_t_pix bound to: 980 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.srcs/sources_1/bd/spectrum_feb10_xadc_hdmi/ipshared/0e42/hdl/hdmi_full_gen_1_v1_0_S00_AXI.v:261]
INFO: [Synth 8-226] default block is never used [e:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.srcs/sources_1/bd/spectrum_feb10_xadc_hdmi/ipshared/0e42/hdl/hdmi_full_gen_1_v1_0_S00_AXI.v:498]
WARNING: [Synth 8-5788] Register CounterX_reg in module hdmi_full_gen_1_v1_0_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [e:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.srcs/sources_1/bd/spectrum_feb10_xadc_hdmi/ipshared/0e42/hdl/hdmi_full_gen_1_v1_0_S00_AXI.v:562]
WARNING: [Synth 8-5788] Register CounterY_reg in module hdmi_full_gen_1_v1_0_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [e:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.srcs/sources_1/bd/spectrum_feb10_xadc_hdmi/ipshared/0e42/hdl/hdmi_full_gen_1_v1_0_S00_AXI.v:567]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_full_gen_1_v1_0_S00_AXI' (1#1) [e:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.srcs/sources_1/bd/spectrum_feb10_xadc_hdmi/ipshared/0e42/hdl/hdmi_full_gen_1_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_full_gen_1_v1_0' (2#1) [e:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.srcs/sources_1/bd/spectrum_feb10_xadc_hdmi/ipshared/0e42/hdl/hdmi_full_gen_1_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0' (3#1) [e:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.srcs/sources_1/bd/spectrum_feb10_xadc_hdmi/ip/spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0/synth/spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0.v:57]
WARNING: [Synth 8-3331] design hdmi_full_gen_1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design hdmi_full_gen_1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design hdmi_full_gen_1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design hdmi_full_gen_1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design hdmi_full_gen_1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design hdmi_full_gen_1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 479.551 ; gain = 154.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 479.551 ; gain = 154.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 479.551 ; gain = 154.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.820 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 806.949 ; gain = 3.129
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.949 ; gain = 481.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.949 ; gain = 481.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 806.949 ; gain = 481.516
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "CounterX" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "CounterY" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CounterY" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 806.949 ; gain = 481.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 16    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  16 Input     32 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hdmi_full_gen_1_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 16    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  16 Input     32 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design hdmi_full_gen_1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design hdmi_full_gen_1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design hdmi_full_gen_1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design hdmi_full_gen_1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design hdmi_full_gen_1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design hdmi_full_gen_1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[0]' (FD) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[1]' (FD) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[2]' (FD) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[3]' (FD) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[4]' (FD) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[5]' (FD) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[0]' (FDS) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[1]' (FDS) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[2]' (FDS) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[3]' (FDS) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[5]' (FDS) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[6]' (FDS) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[0]' (FDS) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[1]' (FDS) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[2]' (FDR) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[3]' (FDR) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[4]' (FDS) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[6]' (FDR) to 'inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 806.949 ; gain = 481.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------+--------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                                  | RTL Object                                             | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------------------------+--------------------------------------------------------+-----------+----------------------+---------------+
|spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0 | inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg | Implied   | 1 K x 9              | RAM64M x 36   | 
+---------------------------------------------+--------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 806.949 ; gain = 481.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 806.949 ; gain = 481.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------------------------------------+--------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                                  | RTL Object                                             | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------------------------+--------------------------------------------------------+-----------+----------------------+---------------+
|spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0 | inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg | Implied   | 1 K x 9              | RAM64M x 36   | 
+---------------------------------------------+--------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 828.840 ; gain = 503.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 828.840 ; gain = 503.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 828.840 ; gain = 503.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 828.840 ; gain = 503.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 828.840 ; gain = 503.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 828.840 ; gain = 503.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 828.840 ; gain = 503.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    13|
|2     |LUT1   |     6|
|3     |LUT2   |    23|
|4     |LUT3   |    29|
|5     |LUT4   |    25|
|6     |LUT5   |    46|
|7     |LUT6   |   291|
|8     |MUXF7  |    73|
|9     |MUXF8  |    32|
|10    |RAM64M |    36|
|11    |FDCE   |    17|
|12    |FDRE   |   576|
|13    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |  1168|
|2     |  inst                                |hdmi_full_gen_1_v1_0         |  1168|
|3     |    hdmi_full_gen_1_v1_0_S00_AXI_inst |hdmi_full_gen_1_v1_0_S00_AXI |  1163|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 828.840 ; gain = 503.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 828.840 ; gain = 176.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 828.840 ; gain = 503.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0' is not ideal for floorplanning, since the cellview 'hdmi_full_gen_1_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 828.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 828.840 ; gain = 512.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 828.840 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.runs/spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0_synth_1/spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0, cache-ID = 65d1844812ad00eb
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 828.840 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/spectrum_analyzer_feb9/spectrum_analyzer_feb9.runs/spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0_synth_1/spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0_utilization_synth.rpt -pb spectrum_feb10_xadc_hdmi_hdmi_full_gen_1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 11 18:20:17 2019...
