
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.043809                       # Number of seconds simulated
sim_ticks                                 43808565500                       # Number of ticks simulated
final_tick                                43808565500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 178105                       # Simulator instruction rate (inst/s)
host_op_rate                                   178105                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              182234923                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185100                       # Number of bytes of host memory used
host_seconds                                   240.40                       # Real time elapsed on the host
sim_insts                                    42815689                       # Number of instructions simulated
sim_ops                                      42815689                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43808565500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4250880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         113408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4364288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4250880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4250880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               68192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          163                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                163                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          97033079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2588717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              99621797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     97033079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         97033079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         238127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               238127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         238127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         97033079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2588717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99859924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022996668500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          161                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          161                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               75467                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2739                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       68192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      66099                       # Number of write requests accepted
system.mem_ctrls.readBursts                     68192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    66099                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 240320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4123968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  180160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4364288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4230336                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  64437                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 63260                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   43808556000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 68192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                66099                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.971014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.608920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.654559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1159     52.49%     52.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          530     24.00%     76.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          167      7.56%     84.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          119      5.39%     89.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           64      2.90%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           83      3.76%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      1.90%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      0.54%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           32      1.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2208                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.279503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.454642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.374110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             78     48.45%     48.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            58     36.02%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             9      5.59%     90.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            11      6.83%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             2      1.24%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.62%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           161                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.484472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.436379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.313895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               59     36.65%     36.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.48%     39.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               72     44.72%     83.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17     10.56%     94.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      4.35%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.62%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           161                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       126912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       113408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       180160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2896967.717420466710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2588717.496353538241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4112437.783428448252                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        66099                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    117726250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    378748000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1188376815000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1772.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    213740.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17978741.21                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    426068000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               496474250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   18775000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    113466.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               132216.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         5.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     99.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2000                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2348                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     326221.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 11738160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  6212415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20606040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               13806900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         816856560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            292759410                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             58785120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2416218600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1680358080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       8236567740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            13554313635                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            309.398710                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          43012515500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    123006000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     345540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  33337904750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4375936500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     327469250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5298709000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4126920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2166945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 6204660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 887400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         486180240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            178440780                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             44482560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1230566160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1173400800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       9204580200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            12331234905                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            281.479997                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          43300720000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     99341000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     205660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  37546632750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3055736000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     202591250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2698604500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  43808565500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 5515128                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4172097                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            654864                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4357848                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3155016                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.398487                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  345644                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           56786                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              40094                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            16692                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      1157767                       # DTB read hits
system.cpu.dtb.read_misses                         28                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  1157795                       # DTB read accesses
system.cpu.dtb.write_hits                     1036815                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 1036821                       # DTB write accesses
system.cpu.dtb.data_hits                      2194582                       # DTB hits
system.cpu.dtb.data_misses                         34                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  2194616                       # DTB accesses
system.cpu.itb.fetch_hits                    27839162                       # ITB hits
system.cpu.itb.fetch_misses                        51                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                27839213                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99121                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     43808565500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         87617210                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           30190597                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       50109237                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5515128                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3540754                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      55800769                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1309926                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           800                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  27839162                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                200531                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           86647178                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.578314                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.834889                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 56170999     64.83%     64.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 10843121     12.51%     77.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 19633058     22.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             86647178                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062946                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.571911                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5479654                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              57423368                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2124901                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              21119791                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 499464                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              3092912                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                157524                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               45505396                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21138                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 499464                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5827184                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                48616214                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         835936                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2111456                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              28756924                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               44895338                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               7953993                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     11                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   3909                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            38358097                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              70684004                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         68968185                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1715806                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              37470582                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   887515                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             122899                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          99136                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  42235445                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1163105                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1036893                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                27                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   43213497                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               99154                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  43252329                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             24895                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          496961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        92676                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      86647178                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.499178                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.517882                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44183453     50.99%     50.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            41675121     48.10%     99.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              788604      0.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        86647178                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6877510     99.58%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 12776      0.18%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  2940      0.04%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 12906      0.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  240      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                53      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              39755984     91.92%     91.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               384355      0.89%     92.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     92.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              558810      1.29%     94.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               95692      0.22%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               81667      0.19%     94.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             158307      0.37%     94.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               13093      0.03%     94.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4363      0.01%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               886592      2.05%     96.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              938656      2.17%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          276521      0.64%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          98236      0.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               43252329                       # Type of FU issued
system.cpu.iq.rate                           0.493651                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6906372                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.159676                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          177480863                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          42495826                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     41819768                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2602240                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1313788                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1274722                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               48843097                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1315551                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        18385                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          148                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 499464                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  482107                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   162                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            44243651                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            237749                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1163105                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1036893                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              99137                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   157                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         241407                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       264458                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               505865                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              43095954                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1157795                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            156375                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        931000                       # number of nop insts executed
system.cpu.iew.exec_refs                      2194616                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4562516                       # Number of branches executed
system.cpu.iew.exec_stores                    1036821                       # Number of stores executed
system.cpu.iew.exec_rate                     0.491866                       # Inst execution rate
system.cpu.iew.wb_sent                       43094570                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      43094490                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   9330838                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9443519                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.491850                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.988068                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          508980                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           99154                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            499406                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     86132000                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.507763                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.537703                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     44084910     51.18%     51.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     40359555     46.86%     98.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1687535      1.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     86132000                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             43734625                       # Number of instructions committed
system.cpu.commit.committedOps               43734625                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2181465                       # Number of memory references committed
system.cpu.commit.loads                       1144720                       # Number of loads committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.branches                    4508235                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1261108                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  41461874                       # Number of committed integer instructions.
system.cpu.commit.function_calls               299013                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       918943      2.10%      2.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         39357983     89.99%     92.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          384355      0.88%     92.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     92.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         543854      1.24%     94.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          91476      0.21%     94.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          81645      0.19%     94.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        157433      0.36%     94.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          13093      0.03%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4361      0.01%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          873664      2.00%     97.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         938572      2.15%     99.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       271072      0.62%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        98174      0.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          43734625                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1687535                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    128687355                       # The number of ROB reads
system.cpu.rob.rob_writes                    89002388                       # The number of ROB writes
system.cpu.timesIdled                           41774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          970032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    42815689                       # Number of Instructions Simulated
system.cpu.committedOps                      42815689                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.046381                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.046381                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.488668                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.488668                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 68575336                       # number of integer regfile reads
system.cpu.int_regfile_writes                36861905                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1693412                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1035310                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  403144                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43808565500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           893.967284                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              150635                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               769                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            195.884265                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   893.967284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.873015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.873015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1003                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          961                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.979492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4390796                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4390796                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  43808565500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1155412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1155412                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1036130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1036130                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      2191542                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2191542                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2191542                       # number of overall hits
system.cpu.dcache.overall_hits::total         2191542                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2339                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          599                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          599                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2938                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2938                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2938                       # number of overall misses
system.cpu.dcache.overall_misses::total          2938                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    639803500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    639803500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33313500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33313500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       134000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       134000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    673117000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    673117000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    673117000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    673117000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1157751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1157751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1036729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1036729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2194480                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2194480                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2194480                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2194480                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002020                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002020                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000578                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001339                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001339                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001339                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001339                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 273537.195383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 273537.195383                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55615.191987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55615.191987                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        67000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        67000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 229107.215793                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 229107.215793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 229107.215793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 229107.215793                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          163                       # number of writebacks
system.cpu.dcache.writebacks::total               163                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          718                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          718                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          450                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1168                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1621                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1770                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    424914000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    424914000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9846000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9846000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    434760000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    434760000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    434760000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    434760000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000807                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000807                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000807                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000807                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 262130.783467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 262130.783467                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66080.536913                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66080.536913                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        66000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        66000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 245627.118644                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 245627.118644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 245627.118644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 245627.118644                       # average overall mshr miss latency
system.cpu.dcache.replacements                    769                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  43808565500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           471.739821                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3392671                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             65936                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.454001                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   471.739821                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.921367                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.921367                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          55744744                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         55744744                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  43808565500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     27768359                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27768359                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     27768359                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27768359                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27768359                       # number of overall hits
system.cpu.icache.overall_hits::total        27768359                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        70803                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         70803                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        70803                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          70803                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        70803                       # number of overall misses
system.cpu.icache.overall_misses::total         70803                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1708787000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1708787000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst   1708787000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1708787000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1708787000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1708787000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27839162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27839162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     27839162                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27839162                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27839162                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27839162                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002543                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002543                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002543                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002543                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002543                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002543                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24134.386961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24134.386961                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24134.386961                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24134.386961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24134.386961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24134.386961                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        65936                       # number of writebacks
system.cpu.icache.writebacks::total             65936                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4383                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4383                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         4383                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4383                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4383                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4383                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66420                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        66420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66420                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1549043500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1549043500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1549043500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1549043500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1549043500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1549043500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002386                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002386                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002386                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002386                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002386                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002386                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23321.943692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23321.943692                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23321.943692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23321.943692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23321.943692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23321.943692                       # average overall mshr miss latency
system.cpu.icache.replacements                  65936                       # number of replacements
system.membus.snoop_filter.tot_requests        134897                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        66706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  43808565500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68043                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          163                       # Transaction distribution
system.membus.trans_dist::WritebackClean        65936                       # Transaction distribution
system.membus.trans_dist::CleanEvict              606                       # Transaction distribution
system.membus.trans_dist::ReadExReq               149                       # Transaction distribution
system.membus.trans_dist::ReadExResp              149                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1623                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       198776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 203089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8470784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       123840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8594624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             68192                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000015                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003829                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   68191    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               68192                       # Request fanout histogram
system.membus.reqLayer0.occupancy           407838500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          332701999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9474750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
