#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug  9 15:32:49 2019
# Process ID: 23736
# Current directory: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log TD4_vanilla.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TD4_vanilla.tcl
# Log file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.runs/synth_1/TD4_vanilla.vds
# Journal file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TD4_vanilla.tcl -notrace
Command: synth_design -top TD4_vanilla -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22292 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 408.945 ; gain = 96.598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TD4_vanilla' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gen_reg' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:1]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_reg' (1#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:1]
INFO: [Synth 8-6157] synthesizing module 'inc_reg' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:14]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'inc_reg' (2#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:14]
INFO: [Synth 8-6157] synthesizing module 'mux_4to1' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:28]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'mux_4to1' (3#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:28]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:46]
INFO: [Synth 8-6157] synthesizing module 'gen_reg__parameterized0' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:1]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_reg__parameterized0' (4#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vanilla_decoder' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'vanilla_decoder' (5#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'TD4_vanilla' (6#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 463.930 ; gain = 151.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 463.930 ; gain = 151.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 463.930 ; gain = 151.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 463.930 ; gain = 151.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gen_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module inc_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mux_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module gen_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module vanilla_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 633.180 ; gain = 320.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 633.180 ; gain = 320.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 633.180 ; gain = 320.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 633.180 ; gain = 320.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 633.180 ; gain = 320.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 633.180 ; gain = 320.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 633.180 ; gain = 320.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 633.180 ; gain = 320.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 633.180 ; gain = 320.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |LUT3 |     3|
|5     |LUT4 |     5|
|6     |LUT5 |     7|
|7     |LUT6 |     9|
|8     |FDCE |    17|
|9     |IBUF |    14|
|10    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+----------+------------------------+------+
|      |Instance  |Module                  |Cells |
+------+----------+------------------------+------+
|1     |top       |                        |    68|
|2     |  flag    |gen_reg__parameterized0 |     2|
|3     |  reg_A   |gen_reg                 |    13|
|4     |  reg_B   |gen_reg_0               |    11|
|5     |  reg_Out |gen_reg_1               |     7|
|6     |  reg_PC  |inc_reg                 |    12|
+------+----------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 633.180 ; gain = 320.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 633.180 ; gain = 320.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 633.180 ; gain = 320.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 736.664 ; gain = 437.324
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.runs/synth_1/TD4_vanilla.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TD4_vanilla_utilization_synth.rpt -pb TD4_vanilla_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 736.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Aug  9 15:33:14 2019...
