(synth-fun verifier.error ((x0 Bool) (x1 Bool) (x2 Bool) ) Bool)
(synth-fun mainventry ((x0 Int) (x1 Int) (x2 (Array Int Int)) (x3 Int) ) Bool)
(synth-fun mainv_84 ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 Int) (x11 (Array Int Int)) (x12 Int) (x13 (Array Int Int)) (x14 Int) (x15 (Array Int Int)) (x16 Int) (x17 (Array Int Int)) (x18 Int) (x19 (Array Int Int)) (x20 (Array Int Int)) (x21 Int) (x22 (Array Int Int)) (x23 Int) (x24 (Array Int Int)) (x25 Int) (x26 Int) (x27 Int) (x28 Int) ) Bool)
(synth-fun mainv.critedge3 ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 Int) (x11 (Array Int Int)) (x12 Int) (x13 (Array Int Int)) (x14 Int) (x15 (Array Int Int)) (x16 Int) (x17 (Array Int Int)) (x18 Int) (x19 (Array Int Int)) (x20 (Array Int Int)) (x21 Int) (x22 (Array Int Int)) (x23 Int) (x24 (Array Int Int)) (x25 Int) (x26 Int) (x27 Int) ) Bool)
(synth-fun mainv.critedge4.thread ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 Int) (x11 (Array Int Int)) (x12 Int) (x13 (Array Int Int)) (x14 Int) (x15 (Array Int Int)) (x16 Int) (x17 (Array Int Int)) (x18 Int) (x19 (Array Int Int)) (x20 (Array Int Int)) (x21 Int) (x22 (Array Int Int)) (x23 Int) (x24 (Array Int Int)) (x25 Int) (x26 Int) (x27 Int) ) Bool)
(synth-fun mainvAllRepair_correct_alt_sep_test.exit.i.split () Bool)
(synth-fun mainventry!_BAD () Bool)
(synth-fun mainv_84!_Cond ((x0 Int) (x1 Int) (x2 Int) (x3 Int) (x4 Int) (x5 Int) (x6 Int) (x7 Int) (x8 Int) (x9 Int) (x10 Int) (x11 Int) (x12 Int) (x13 Int) (x14 (Array Int Int)) (x15 (Array Int Int)) (x16 (Array Int Int)) (x17 (Array Int Int)) (x18 (Array Int Int)) (x19 (Array Int Int)) (x20 (Array Int Int)) (x21 (Array Int Int)) (x22 (Array Int Int)) (x23 (Array Int Int)) (x24 (Array Int Int)) (x25 (Array Int Int)) (x26 (Array Int Int)) (x27 Int) (x28 Int) ) Bool)
(synth-fun mainv_84!_FwdCond ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 Int) (x11 (Array Int Int)) (x12 Int) (x13 (Array Int Int)) (x14 Int) (x15 (Array Int Int)) (x16 Int) (x17 (Array Int Int)) (x18 Int) (x19 (Array Int Int)) (x20 (Array Int Int)) (x21 Int) (x22 (Array Int Int)) (x23 Int) (x24 (Array Int Int)) (x25 Int) (x26 Int) (x27 Int) (x28 Int) ) Bool)
(declare-var mainv%_164_0 Bool )
(declare-var mainv%_163_0 Bool )
(declare-var mainv%_161_0 Bool )
(declare-var mainv%_158_0 Bool )
(declare-var mainv%_159_0 Bool )
(declare-var mainv%or.cond7.i16.i_0 Bool )
(declare-var mainv%_148_0 Int )
(declare-var mainv%_149_0 Int )
(declare-var mainv%_150_0 Int )
(declare-var mainv%_151_0 Bool )
(declare-var mainv%_146_0 Bool )
(declare-var mainv%_154_0 Int )
(declare-var mainv%_155_0 Int )
(declare-var mainv%_156_0 Int )
(declare-var mainv%_157_0 Bool )
(declare-var mainv%_160_4 Int )
(declare-var mainv%_153_0 Bool )
(declare-var mainv%_141_0 Bool )
(declare-var mainv%_127_0 Int )
(declare-var mainv%_128_0 Int )
(declare-var mainv%_129_0 Int )
(declare-var mainv%_130_0 Bool )
(declare-var mainv%_125_0 Bool )
(declare-var mainv%_135_0 Int )
(declare-var mainv%_136_0 Int )
(declare-var mainv%_137_0 Int )
(declare-var mainv%_138_0 Bool )
(declare-var mainv%_134_0 Bool )
(declare-var mainv%_115_0 Int )
(declare-var mainv%_116_0 Bool )
(declare-var mainv%_118_0 Int )
(declare-var mainv%_119_0 Int )
(declare-var mainv%_107_0 Int )
(declare-var mainv%_108_0 Bool )
(declare-var mainv%_109_0 Int )
(declare-var mainv%_110_0 Bool )
(declare-var mainv%_111_0 Int )
(declare-var mainv%_112_0 Bool )
(declare-var mainv%_113_0 Bool )
(declare-var mainv%or.cond5.i10.i_0 Bool )
(declare-var mainv%_96_0 Int )
(declare-var mainv%sm41_0 (Array Int Int) )
(declare-var mainv%_97_0 Int )
(declare-var mainv%sm42_0 (Array Int Int) )
(declare-var mainv%_98_0 Int )
(declare-var mainv%sm43_0 (Array Int Int) )
(declare-var mainv%_99_0 Int )
(declare-var mainv%_100_0 Int )
(declare-var mainv%_101_0 Bool )
(declare-var mainv%_102_0 Int )
(declare-var mainv%_103_0 Bool )
(declare-var mainv%or.cond.i8.i_0 Bool )
(declare-var mainv%_104_0 Int )
(declare-var mainv%_105_0 Bool )
(declare-var mainv%or.cond11.i9.i_0 Bool )
(declare-var mainv%.0.i18.i_5 Int )
(declare-var mainv%_95_0 Bool )
(declare-var mainv%_93_0 Bool )
(declare-var mainv%_90_0 Bool )
(declare-var mainv%_91_0 Bool )
(declare-var mainv%or.cond7.i.i_0 Bool )
(declare-var mainv%_80_0 Int )
(declare-var mainv%_81_0 Int )
(declare-var mainv%_82_0 Int )
(declare-var mainv%_83_0 Bool )
(declare-var mainv%_79_0 Bool )
(declare-var mainv%_87_0 Int )
(declare-var vg_0 Int )
(declare-var mainv%_85_0 Int )
(declare-var vfind_condition_0 Int )
(declare-var mainv%_86_0 Bool )
(declare-var mainv%_76_0 Bool )
(declare-var mainv%_66_0 Int )
(declare-var mainv%_67_0 Int )
(declare-var mainv%_68_0 Int )
(declare-var mainv%_69_0 Bool )
(declare-var mainv%_64_0 Bool )
(declare-var mainv%_72_0 Int )
(declare-var mainv%_73_0 Int )
(declare-var mainv%_74_0 Int )
(declare-var mainv%_75_0 Bool )
(declare-var mainv%_71_0 Bool )
(declare-var mainv%_59_0 Bool )
(declare-var mainv%_60_0 Int )
(declare-var mainv%_61_0 Int )
(declare-var mainv%_51_0 Int )
(declare-var mainv%_52_0 Bool )
(declare-var mainv%_53_0 Int )
(declare-var mainv%_54_0 Bool )
(declare-var mainv%_55_0 Int )
(declare-var mainv%_56_0 Bool )
(declare-var mainv%_57_0 Bool )
(declare-var mainv%or.cond5.i.i_0 Bool )
(declare-var mainv%sm45_0 (Array Int Int) )
(declare-var mainv%sm47_0 (Array Int Int) )
(declare-var mainv%sm48_0 (Array Int Int) )
(declare-var mainv%sm49_0 (Array Int Int) )
(declare-var mainv%sm50_0 (Array Int Int) )
(declare-var mainv%sm51_0 (Array Int Int) )
(declare-var mainv%sm52_0 (Array Int Int) )
(declare-var mainv%sm53_0 (Array Int Int) )
(declare-var mainv%sm54_0 (Array Int Int) )
(declare-var mainv%sm55_0 (Array Int Int) )
(declare-var mainv%sm56_0 (Array Int Int) )
(declare-var mainv%sm57_0 (Array Int Int) )
(declare-var mainv%sm46_0 (Array Int Int) )
(declare-var mainv%sm_0 (Array Int Int) )
(declare-var mainv%sm1_0 (Array Int Int) )
(declare-var mainv%sm2_0 (Array Int Int) )
(declare-var mainv%sm3_0 (Array Int Int) )
(declare-var mainv%sm4_0 (Array Int Int) )
(declare-var mainv%sm5_0 (Array Int Int) )
(declare-var mainv%sm6_0 (Array Int Int) )
(declare-var mainv%sm7_0 (Array Int Int) )
(declare-var mainv%sm8_0 (Array Int Int) )
(declare-var mainv%sm9_0 (Array Int Int) )
(declare-var mainv%sm10_0 (Array Int Int) )
(declare-var mainv%sm11_0 (Array Int Int) )
(declare-var mainv%sm12_0 (Array Int Int) )
(declare-var mainv%sm13_0 (Array Int Int) )
(declare-var mainv%sm14_0 (Array Int Int) )
(declare-var mainv%sm15_0 (Array Int Int) )
(declare-var mainv%sm16_0 (Array Int Int) )
(declare-var mainv%sm17_0 (Array Int Int) )
(declare-var mainv%sm18_0 (Array Int Int) )
(declare-var mainv%sm19_0 (Array Int Int) )
(declare-var mainv%sm20_0 (Array Int Int) )
(declare-var mainv%sm21_0 (Array Int Int) )
(declare-var mainv%sm22_0 (Array Int Int) )
(declare-var mainv%sm23_0 (Array Int Int) )
(declare-var mainv%sm24_0 (Array Int Int) )
(declare-var mainv%_0_0 Int )
(declare-var vnd_0 Int )
(declare-var mainv%_1_0 Int )
(declare-var mainv%_2_0 Int )
(declare-var mainv%_3_0 Int )
(declare-var mainv%_4_0 Bool )
(declare-var mainv%_5_0 Int )
(declare-var mainv%_6_0 Int )
(declare-var mainv%_7_0 Bool )
(declare-var mainv%_8_0 Int )
(declare-var mainv%_9_0 Int )
(declare-var mainv%_10_0 Int )
(declare-var mainv%_11_0 Int )
(declare-var mainv%_12_0 Int )
(declare-var mainv%_13_0 Int )
(declare-var mainv%_14_0 Int )
(declare-var mainv%_15_0 Int )
(declare-var mainv%_16_0 Bool )
(declare-var mainv%_17_0 Int )
(declare-var mainv%_18_0 Int )
(declare-var mainv%_19_0 Int )
(declare-var mainv%_20_0 Int )
(declare-var mainv%_21_0 Int )
(declare-var mainv%_22_0 Int )
(declare-var mainv%_23_0 Bool )
(declare-var mainv%_24_0 Int )
(declare-var mainv%_25_0 Int )
(declare-var mainv%_26_0 Bool )
(declare-var mainv%_27_0 Int )
(declare-var mainv%_29_0 Bool )
(declare-var mainv%_31_0 Bool )
(declare-var mainv%_33_0 Bool )
(declare-var mainv%or.cond.i_0 Bool )
(declare-var mainv%_35_0 Bool )
(declare-var mainv%or.cond3.i_0 Bool )
(declare-var mainv%_37_0 Bool )
(declare-var mainv%or.cond5.i_0 Bool )
(declare-var mainv%_38_0 Int )
(declare-var mainv%_39_0 Bool )
(declare-var mainv%or.cond7.i_0 Bool )
(declare-var mainv%_40_0 Int )
(declare-var mainv%_41_0 Bool )
(declare-var mainv%spec.select_0 Bool )
(declare-var mainv%_42_0 Int )
(declare-var mainv%sm37_0 (Array Int Int) )
(declare-var mainv%_43_0 Int )
(declare-var mainv%sm38_0 (Array Int Int) )
(declare-var mainv%_44_0 Int )
(declare-var mainv%sm39_0 (Array Int Int) )
(declare-var mainv%_45_0 Int )
(declare-var mainv%_46_0 Int )
(declare-var mainv%_47_0 Bool )
(declare-var mainv%_48_0 Bool )
(declare-var mainv%or.cond.i.i_0 Bool )
(declare-var mainv%_49_0 Bool )
(declare-var mainv%or.cond11.i.i_0 Bool )
(declare-var mainventry_0 Bool )
(declare-var vPositive_RA_Alt_Thresh_0 Int )
(declare-var mainv%Alt_Layer_Value_0 Int )
(declare-var mainv%Climb_Inhibit_0 Int )
(declare-var mainv%Up_Separation_0 Int )
(declare-var mainv%Down_Separation_0 Int )
(declare-var mainv%Cur_Vertical_Sep_0 Int )
(declare-var mainv%Own_Tracked_Alt_0 Int )
(declare-var mainv%Other_Tracked_Alt_0 Int )
(declare-var mainv%High_Confidence_0 Int )
(declare-var mainv%Own_Tracked_Alt_Rate_0 Int )
(declare-var mainv%Other_Capability_0 Int )
(declare-var mainv%Two_of_Three_Reports_Valid_0 Int )
(declare-var mainv%Other_RAC_0 Int )
(declare-var mainv%sm25_0 (Array Int Int) )
(declare-var mainv%sm26_0 (Array Int Int) )
(declare-var mainv%sm27_0 (Array Int Int) )
(declare-var mainv%sm28_0 (Array Int Int) )
(declare-var mainv%sm29_0 (Array Int Int) )
(declare-var mainv%sm30_0 (Array Int Int) )
(declare-var mainv%sm31_0 (Array Int Int) )
(declare-var mainv%sm32_0 (Array Int Int) )
(declare-var mainv%sm33_0 (Array Int Int) )
(declare-var mainv%sm34_0 (Array Int Int) )
(declare-var mainv%sm35_0 (Array Int Int) )
(declare-var mainv%_28_0 Int )
(declare-var mainv%sm36_0 (Array Int Int) )
(declare-var mainv%_30_0 Int )
(declare-var mainv%_32_0 Int )
(declare-var mainv%_34_0 Int )
(declare-var mainv%_36_0 Int )
(declare-var mainv%sm40_0 (Array Int Int) )
(declare-var mainv_50_0 Bool )
(declare-var mainv_58_0 Bool )
(declare-var mainv%_62_0 Bool )
(declare-var mainv_70_0 Bool )
(declare-var mainvNon_Crossing_Biased_Climb.exit.i.i_0 Bool )
(declare-var mainv_63_0 Bool )
(declare-var mainv_65_0 Bool )
(declare-var mainv.critedge_0 Bool )
(declare-var |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)| Bool )
(declare-var |tuple(mainv_65_0, mainv.critedge_0)| Bool )
(declare-var |tuple(mainv_63_0, mainv.critedge_0)| Bool )
(declare-var mainv%phitmp.i.i_0 Int )
(declare-var mainv.critedge1_0 Bool )
(declare-var |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)| Bool )
(declare-var |tuple(mainv_65_0, mainv.critedge1_0)| Bool )
(declare-var |tuple(mainv_70_0, mainv.critedge1_0)| Bool )
(declare-var mainv%_77_0 Int )
(declare-var mainv%_77_1 Int )
(declare-var mainv%_77_2 Int )
(declare-var mainv%_77_3 Int )
(declare-var mainv%_77_4 Int )
(declare-var mainv_84_0 Bool )
(declare-var mainv_78_0 Bool )
(declare-var mainvNon_Crossing_Biased_Descend.exit.i.i_0 Bool )
(declare-var mainv.critedge4_0 Bool )
(declare-var mainv%_88_0 Int )
(declare-var mainv%_89_0 Int )
(declare-var mainv%_88_1 Int )
(declare-var mainv%_89_1 Int )
(declare-var mainv%phitmp9.i.i_0 Int )
(declare-var mainv.critedge4.thread_0 Bool )
(declare-var |tuple(mainv_78_0, mainv.critedge4.thread_0)| Bool )
(declare-var |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge4.thread_0)| Bool )
(declare-var |tuple(mainv.critedge4_0, mainv.critedge4.thread_0)| Bool )
(declare-var mainv%_92_0 Int )
(declare-var mainv%_92_1 Int )
(declare-var mainv%_92_2 Int )
(declare-var mainv%_92_3 Int )
(declare-var mainvalt_sep_test.exit.i_0 Bool )
(declare-var |tuple(mainv.critedge4_0, mainvalt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)| Bool )
(declare-var mainv%.0.i.i_0 Int )
(declare-var mainv%.0.i.i_1 Int )
(declare-var mainv%.0.i.i_2 Int )
(declare-var mainv%.0.i.i_3 Int )
(declare-var mainv%sm44_0 (Array Int Int) )
(declare-var mainv_106_0 Bool )
(declare-var mainv_114_0 Bool )
(declare-var mainv%_117_0 Int )
(declare-var mainv%_120_0 Int )
(declare-var mainv%_121_0 Bool )
(declare-var mainv_131_0 Bool )
(declare-var mainv%_132_0 Int )
(declare-var mainv%_133_0 Int )
(declare-var mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0 Bool )
(declare-var mainv_122_0 Bool )
(declare-var mainv%_123_0 Int )
(declare-var mainv%_124_0 Int )
(declare-var mainv_126_0 Bool )
(declare-var mainv.critedge6_0 Bool )
(declare-var |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)| Bool )
(declare-var |tuple(mainv_126_0, mainv.critedge6_0)| Bool )
(declare-var |tuple(mainv_122_0, mainv.critedge6_0)| Bool )
(declare-var mainv%_139_0 Int )
(declare-var mainv%_140_0 Int )
(declare-var mainv%_139_1 Int )
(declare-var mainv%_140_1 Int )
(declare-var mainv%_139_2 Int )
(declare-var mainv%_140_2 Int )
(declare-var mainv%_139_3 Int )
(declare-var mainv%_140_3 Int )
(declare-var mainv%phitmp.i13.i_0 Int )
(declare-var mainv.critedge7_0 Bool )
(declare-var |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)| Bool )
(declare-var |tuple(mainv_126_0, mainv.critedge7_0)| Bool )
(declare-var |tuple(mainv_131_0, mainv.critedge7_0)| Bool )
(declare-var mainv%_142_0 Int )
(declare-var mainv%_143_0 Int )
(declare-var mainv%_144_0 Int )
(declare-var mainv%_142_1 Int )
(declare-var mainv%_143_1 Int )
(declare-var mainv%_144_1 Int )
(declare-var mainv%_142_2 Int )
(declare-var mainv%_143_2 Int )
(declare-var mainv%_144_2 Int )
(declare-var mainv%_142_3 Int )
(declare-var mainv%_143_3 Int )
(declare-var mainv%_144_3 Int )
(declare-var mainv%_142_4 Int )
(declare-var mainv%_143_4 Int )
(declare-var mainv%_144_4 Int )
(declare-var mainv_152_0 Bool )
(declare-var mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0 Bool )
(declare-var mainv_145_0 Bool )
(declare-var mainv_147_0 Bool )
(declare-var mainv.critedge9_0 Bool )
(declare-var |tuple(mainv_147_0, mainv.critedge9_0)| Bool )
(declare-var |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)| Bool )
(declare-var |tuple(mainv_152_0, mainv.critedge9_0)| Bool )
(declare-var mainv%phitmp9.i15.i_0 Int )
(declare-var mainv.critedge9.thread_0 Bool )
(declare-var |tuple(mainv_147_0, mainv.critedge9.thread_0)| Bool )
(declare-var |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)| Bool )
(declare-var |tuple(mainv_145_0, mainv.critedge9.thread_0)| Bool )
(declare-var |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)| Bool )
(declare-var mainv%_160_0 Int )
(declare-var mainv%_160_1 Int )
(declare-var mainv%_160_2 Int )
(declare-var mainv%_160_3 Int )
(declare-var mainv_162_0 Bool )
(declare-var mainv%..i17.i_0 Int )
(declare-var mainvAllRepair_correct_alt_sep_test.exit.i_0 Bool )
(declare-var |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)| Bool )
(declare-var mainv%.0.i18.i_0 Int )
(declare-var mainv%.0.i18.i_1 Int )
(declare-var mainv%.0.i18.i_2 Int )
(declare-var mainv%.0.i18.i_3 Int )
(declare-var mainv%.0.i18.i_4 Int )
(declare-var mainvAllRepair_correct_alt_sep_test.exit.i.split_0 Bool )
(declare-var mainv.critedge3_0 Bool )
(declare-var mainv%.pre14_0 Int )
(declare-var mainv%.pre15_0 Int )
(declare-var mainv_94_0 Bool )
(declare-var mainv%..i.i_0 Int )
(declare-var |tuple(mainv.critedge4.thread_0, mainvalt_sep_test.exit.i_0)| Bool )
(constraint (verifier.error false false false))
(constraint (verifier.error false true true))
(constraint (verifier.error true false true))
(constraint (verifier.error true true true))
(constraint (mainventry vg_0 vfind_condition_0 mainv%sm46_0 vnd_0))
(constraint (let ((a!1 (= mainv%_42_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!2 (= mainv%_43_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!3 (= mainv%_44_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!4 (= mainv%_45_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!5 (=> mainv_50_0 (= mainv%_54_0 (not (= mainv%_53_0 0)))))
      (a!6 (= mainv%_73_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_72_0 4))))
      (a!7 (= mainv%_67_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_66_0 4)))))
(let ((a!8 (and (mainventry vg_0 vfind_condition_0 mainv%sm46_0 vnd_0)
                true
                (= mainv%sm_0 mainv%sm46_0)
                (> mainv%Alt_Layer_Value_0 0)
                (= mainv%sm1_0 (store mainv%sm50_0 mainv%Alt_Layer_Value_0 0))
                (> mainv%Climb_Inhibit_0 0)
                (= mainv%sm2_0 (store mainv%sm57_0 mainv%Climb_Inhibit_0 0))
                (> mainv%Up_Separation_0 0)
                (= mainv%sm3_0 (store mainv%sm45_0 mainv%Up_Separation_0 0))
                (> mainv%Down_Separation_0 0)
                (= mainv%sm4_0 (store mainv%sm54_0 mainv%Down_Separation_0 0))
                (> mainv%Cur_Vertical_Sep_0 0)
                (= mainv%sm5_0 (store mainv%sm47_0 mainv%Cur_Vertical_Sep_0 0))
                (> mainv%Own_Tracked_Alt_0 0)
                (= mainv%sm6_0 (store mainv%sm52_0 mainv%Own_Tracked_Alt_0 0))
                (> mainv%Other_Tracked_Alt_0 0)
                (= mainv%sm7_0 (store mainv%sm49_0 mainv%Other_Tracked_Alt_0 0))
                (> mainv%High_Confidence_0 0)
                (= mainv%sm8_0 (store mainv%sm48_0 mainv%High_Confidence_0 0))
                (> mainv%Own_Tracked_Alt_Rate_0 0)
                (= mainv%sm9_0
                   (store mainv%sm55_0 mainv%Own_Tracked_Alt_Rate_0 0))
                (> mainv%Other_Capability_0 0)
                (= mainv%sm10_0 (store mainv%sm51_0 mainv%Other_Capability_0 0))
                (> mainv%Two_of_Three_Reports_Valid_0 0)
                (= mainv%sm11_0
                   (store mainv%sm53_0 mainv%Two_of_Three_Reports_Valid_0 0))
                (> mainv%Other_RAC_0 0)
                (= mainv%sm12_0 (store mainv%sm56_0 mainv%Other_RAC_0 0))
                (= mainv%sm13_0 (store mainv%sm1_0 mainv%Alt_Layer_Value_0 0))
                (= mainv%sm14_0 (store mainv%sm2_0 mainv%Climb_Inhibit_0 0))
                (= mainv%sm15_0 (store mainv%sm3_0 mainv%Up_Separation_0 0))
                (= mainv%sm16_0 (store mainv%sm4_0 mainv%Down_Separation_0 0))
                (= mainv%sm17_0 (store mainv%sm5_0 mainv%Cur_Vertical_Sep_0 0))
                (= mainv%sm18_0 (store mainv%sm6_0 mainv%Own_Tracked_Alt_0 0))
                (= mainv%sm19_0 (store mainv%sm7_0 mainv%Other_Tracked_Alt_0 0))
                (= mainv%sm20_0 (store mainv%sm8_0 mainv%High_Confidence_0 0))
                (= mainv%sm21_0
                   (store mainv%sm9_0 mainv%Own_Tracked_Alt_Rate_0 0))
                (= mainv%sm22_0 (store mainv%sm10_0 mainv%Other_Capability_0 0))
                (= mainv%sm23_0
                   (store mainv%sm11_0 mainv%Two_of_Three_Reports_Valid_0 0))
                (= mainv%sm24_0 (store mainv%sm12_0 mainv%Other_RAC_0 0))
                (= mainv%_0_0 vnd_0)
                (= mainv%sm25_0
                   (store mainv%sm17_0 mainv%Cur_Vertical_Sep_0 mainv%_1_0))
                (= mainv%_2_0 vnd_0)
                (= mainv%sm26_0
                   (store mainv%sm20_0 mainv%High_Confidence_0 mainv%_3_0))
                (= mainv%_4_0 (ite (>= mainv%_3_0 0) (< mainv%_3_0 2) false))
                mainv%_4_0
                (= mainv%_5_0 vnd_0)
                (= mainv%sm27_0
                   (store mainv%sm23_0
                          mainv%Two_of_Three_Reports_Valid_0
                          mainv%_6_0))
                (= mainv%_7_0 (ite (>= mainv%_6_0 0) (< mainv%_6_0 2) false))
                mainv%_7_0
                (= mainv%_8_0 vnd_0)
                (= mainv%sm28_0
                   (store mainv%sm18_0 mainv%Own_Tracked_Alt_0 mainv%_9_0))
                (= mainv%_10_0 vnd_0)
                (= mainv%sm29_0
                   (store mainv%sm21_0 mainv%Own_Tracked_Alt_Rate_0 mainv%_11_0))
                (= mainv%_12_0 vnd_0)
                (= mainv%sm30_0
                   (store mainv%sm19_0 mainv%Other_Tracked_Alt_0 mainv%_13_0))
                (= mainv%_14_0 vnd_0)
                (= mainv%sm31_0
                   (store mainv%sm13_0 mainv%Alt_Layer_Value_0 mainv%_15_0))
                (= mainv%_16_0 (ite (>= mainv%_15_0 0) (< mainv%_15_0 4) false))
                mainv%_16_0
                (= mainv%_17_0 vnd_0)
                (= mainv%sm32_0
                   (store mainv%sm15_0 mainv%Up_Separation_0 mainv%_18_0))
                (= mainv%_19_0 vnd_0)
                (= mainv%sm33_0
                   (store mainv%sm16_0 mainv%Down_Separation_0 mainv%_20_0))
                (= mainv%_21_0 vnd_0)
                (= mainv%sm34_0
                   (store mainv%sm24_0 mainv%Other_RAC_0 mainv%_22_0))
                (= mainv%_23_0 (ite (>= mainv%_22_0 0) (< mainv%_22_0 2) false))
                mainv%_23_0
                (= mainv%_24_0 vnd_0)
                (= mainv%sm35_0
                   (store mainv%sm22_0 mainv%Other_Capability_0 mainv%_25_0))
                (= mainv%_26_0 (ite (>= mainv%_25_0 0) (< mainv%_25_0 2) false))
                mainv%_26_0
                (= mainv%_27_0 vnd_0)
                (= mainv%sm36_0
                   (store mainv%sm14_0 mainv%Climb_Inhibit_0 mainv%_28_0))
                (= mainv%_29_0 (ite (>= mainv%_28_0 0) (< mainv%_28_0 2) false))
                mainv%_29_0
                (= mainv%_30_0 (select mainv%sm28_0 mainv%Own_Tracked_Alt_0))
                (= mainv%_31_0 (< mainv%_30_0 100001))
                (= mainv%_32_0 (select mainv%sm30_0 mainv%Other_Tracked_Alt_0))
                (= mainv%_33_0 (< mainv%_32_0 100001))
                (= mainv%or.cond.i_0 (and mainv%_31_0 mainv%_33_0))
                (= mainv%_34_0 (select mainv%sm32_0 mainv%Up_Separation_0))
                (= mainv%_35_0 (< mainv%_34_0 100001))
                (= mainv%or.cond3.i_0 (and mainv%or.cond.i_0 mainv%_35_0))
                (= mainv%_36_0 (select mainv%sm33_0 mainv%Down_Separation_0))
                (= mainv%_37_0 (< mainv%_36_0 100001))
                (= mainv%or.cond5.i_0 (and mainv%or.cond3.i_0 mainv%_37_0))
                (= mainv%_38_0 (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0))
                (= mainv%_39_0 (< mainv%_38_0 100001))
                (= mainv%or.cond7.i_0 (and mainv%or.cond5.i_0 mainv%_39_0))
                (= mainv%_40_0
                   (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0))
                (= mainv%_41_0 (< mainv%_40_0 100001))
                (= mainv%spec.select_0 (and mainv%or.cond7.i_0 mainv%_41_0))
                mainv%spec.select_0
                a!1
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_42_0 0))
                (= mainv%sm37_0 (store mainv%sm_0 mainv%_42_0 400))
                a!2
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_43_0 0))
                (> vPositive_RA_Alt_Thresh_0 0)
                (= mainv%sm38_0 (store mainv%sm37_0 mainv%_43_0 500))
                a!3
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_44_0 0))
                (> vPositive_RA_Alt_Thresh_0 0)
                (= mainv%sm39_0 (store mainv%sm38_0 mainv%_44_0 640))
                a!4
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_45_0 0))
                (> vPositive_RA_Alt_Thresh_0 0)
                (= mainv%sm40_0 (store mainv%sm39_0 mainv%_45_0 740))
                (= mainv%_46_0 (select mainv%sm26_0 mainv%High_Confidence_0))
                (= mainv%_47_0 (not (= mainv%_46_0 0)))
                (= mainv%_48_0 (< mainv%_40_0 601))
                (= mainv%or.cond.i.i_0 (and mainv%_47_0 mainv%_48_0))
                (= mainv%_49_0 (> mainv%_38_0 600))
                (= mainv%or.cond11.i.i_0 (and mainv%_49_0 mainv%or.cond.i.i_0))
                (=> mainv_50_0 (and mainv_50_0 mainventry_0))
                (=> (and mainv_50_0 mainventry_0) mainv%or.cond11.i.i_0)
                (=> mainv_50_0
                    (= mainv%_51_0
                       (select mainv%sm35_0 mainv%Other_Capability_0)))
                (=> mainv_50_0 (= mainv%_52_0 (= mainv%_51_0 1)))
                (=> mainv_50_0
                    (= mainv%_53_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                a!5
                (=> mainv_50_0
                    (= mainv%_55_0
                       (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                (=> mainv_50_0 (= mainv%_56_0 (= mainv%_55_0 0)))
                (=> mainv_50_0 (= mainv%_57_0 (or mainv%_54_0 mainv%_56_0)))
                (=> mainv_50_0
                    (= mainv%or.cond5.i.i_0 (and mainv%_52_0 mainv%_57_0)))
                (=> mainv_58_0 (and mainv_58_0 mainv_50_0))
                (=> (and mainv_58_0 mainv_50_0) (not mainv%or.cond5.i.i_0))
                (=> mainv_58_0 (= mainv%_59_0 (= mainv%_28_0 0)))
                (=> mainv_58_0 (= mainv%_60_0 (+ mainv%_34_0 100)))
                (=> mainv_58_0
                    (= mainv%_61_0 (ite mainv%_59_0 mainv%_34_0 mainv%_60_0)))
                (=> mainv_58_0 (= mainv%_62_0 (> mainv%_61_0 mainv%_36_0)))
                (=> mainv_70_0 (and mainv_70_0 mainv_58_0))
                (=> (and mainv_70_0 mainv_58_0) (not mainv%_62_0))
                (=> mainv_70_0 (= mainv%_71_0 (< mainv%_32_0 mainv%_30_0)))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_70_0))
                (=> (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_70_0)
                    mainv%_71_0)
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (= mainv%_72_0
                       (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0 a!6)
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_73_0 0)))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (> vPositive_RA_Alt_Thresh_0 0))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (= mainv%_74_0 (select mainv%sm40_0 mainv%_73_0)))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (= mainv%_75_0 (< mainv%_34_0 mainv%_74_0)))
                (=> mainv_63_0 (and mainv_63_0 mainv_58_0))
                (=> (and mainv_63_0 mainv_58_0) mainv%_62_0)
                (=> mainv_63_0 (= mainv%_64_0 (< mainv%_30_0 mainv%_32_0)))
                (=> mainv_65_0 (and mainv_65_0 mainv_63_0))
                (=> (and mainv_65_0 mainv_63_0) mainv%_64_0)
                (=> mainv_65_0
                    (= mainv%_66_0
                       (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                (=> mainv_65_0 a!7)
                (=> mainv_65_0
                    (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_67_0 0)))
                (=> mainv_65_0 (> vPositive_RA_Alt_Thresh_0 0))
                (=> mainv_65_0
                    (= mainv%_68_0 (select mainv%sm40_0 mainv%_67_0)))
                (=> mainv_65_0 (= mainv%_69_0 (< mainv%_36_0 mainv%_68_0)))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    mainvNon_Crossing_Biased_Climb.exit.i.i_0)
                (=> |tuple(mainv_65_0, mainv.critedge_0)| mainv_65_0)
                (=> |tuple(mainv_63_0, mainv.critedge_0)| mainv_63_0)
                (=> mainv.critedge_0
                    (or |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                        |tuple(mainv_65_0, mainv.critedge_0)|
                        |tuple(mainv_63_0, mainv.critedge_0)|))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                    (not mainv%_75_0))
                (=> |tuple(mainv_65_0, mainv.critedge_0)| mainv%_69_0)
                (=> |tuple(mainv_63_0, mainv.critedge_0)| (not mainv%_64_0))
                (=> mainv.critedge_0
                    (= mainv%_76_0 (< mainv%_30_0 mainv%_32_0)))
                (=> mainv.critedge_0
                    (= mainv%phitmp.i.i_0 (ite mainv%_76_0 1 0)))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                    mainvNon_Crossing_Biased_Climb.exit.i.i_0)
                (=> |tuple(mainv_65_0, mainv.critedge1_0)| mainv_65_0)
                (=> |tuple(mainv_70_0, mainv.critedge1_0)| mainv_70_0)
                (=> mainv.critedge1_0
                    (or |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                        |tuple(mainv_65_0, mainv.critedge1_0)|
                        |tuple(mainv_70_0, mainv.critedge1_0)|
                        (and mainv.critedge1_0 mainv.critedge_0)))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                    mainv%_75_0)
                (=> |tuple(mainv_65_0, mainv.critedge1_0)| (not mainv%_69_0))
                (=> |tuple(mainv_70_0, mainv.critedge1_0)| (not mainv%_71_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                    (= mainv%_77_0 0))
                (=> |tuple(mainv_65_0, mainv.critedge1_0)| (= mainv%_77_1 0))
                (=> |tuple(mainv_70_0, mainv.critedge1_0)| (= mainv%_77_2 0))
                (=> (and mainv.critedge1_0 mainv.critedge_0)
                    (= mainv%_77_3 mainv%phitmp.i.i_0))
                (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                    (= mainv%_77_4 mainv%_77_0))
                (=> |tuple(mainv_65_0, mainv.critedge1_0)|
                    (= mainv%_77_4 mainv%_77_1))
                (=> |tuple(mainv_70_0, mainv.critedge1_0)|
                    (= mainv%_77_4 mainv%_77_2))
                (=> (and mainv.critedge1_0 mainv.critedge_0)
                    (= mainv%_77_4 mainv%_77_3))
                (=> mainv_84_0 (and mainv_84_0 mainv.critedge1_0))
                (=> (and mainv_84_0 mainv.critedge1_0) (not mainv%_62_0))
                mainv_84_0)))
  (=> a!8
      (mainv_84 mainv%sm31_0
                mainv%Alt_Layer_Value_0
                vPositive_RA_Alt_Thresh_0
                mainv%sm28_0
                mainv%Own_Tracked_Alt_0
                mainv%sm30_0
                mainv%Other_Tracked_Alt_0
                mainv%sm36_0
                mainv%Climb_Inhibit_0
                mainv%sm32_0
                mainv%Up_Separation_0
                mainv%sm33_0
                mainv%Down_Separation_0
                mainv%sm35_0
                mainv%Other_Capability_0
                mainv%sm34_0
                mainv%Other_RAC_0
                mainv%sm27_0
                mainv%Two_of_Three_Reports_Valid_0
                mainv%sm40_0
                mainv%sm26_0
                mainv%High_Confidence_0
                mainv%sm29_0
                mainv%Own_Tracked_Alt_Rate_0
                mainv%sm25_0
                mainv%Cur_Vertical_Sep_0
                mainv%_77_4
                vg_0
                vfind_condition_0)))))
(constraint (let ((a!1 (= mainv%_42_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!2 (= mainv%_43_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!3 (= mainv%_44_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!4 (= mainv%_45_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!5 (=> mainv_50_0 (= mainv%_54_0 (not (= mainv%_53_0 0)))))
      (a!6 (= mainv%_73_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_72_0 4))))
      (a!7 (= mainv%_67_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_66_0 4))))
      (a!8 (= mainv%_81_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_80_0 4))))
      (a!9 (=> mainv.critedge4_0 (= mainv%_91_0 (not (= mainv%_77_4 0))))))
(let ((a!10 (and (mainventry vg_0 vfind_condition_0 mainv%sm46_0 vnd_0)
                 true
                 (= mainv%sm_0 mainv%sm46_0)
                 (> mainv%Alt_Layer_Value_0 0)
                 (= mainv%sm1_0 (store mainv%sm50_0 mainv%Alt_Layer_Value_0 0))
                 (> mainv%Climb_Inhibit_0 0)
                 (= mainv%sm2_0 (store mainv%sm57_0 mainv%Climb_Inhibit_0 0))
                 (> mainv%Up_Separation_0 0)
                 (= mainv%sm3_0 (store mainv%sm45_0 mainv%Up_Separation_0 0))
                 (> mainv%Down_Separation_0 0)
                 (= mainv%sm4_0 (store mainv%sm54_0 mainv%Down_Separation_0 0))
                 (> mainv%Cur_Vertical_Sep_0 0)
                 (= mainv%sm5_0 (store mainv%sm47_0 mainv%Cur_Vertical_Sep_0 0))
                 (> mainv%Own_Tracked_Alt_0 0)
                 (= mainv%sm6_0 (store mainv%sm52_0 mainv%Own_Tracked_Alt_0 0))
                 (> mainv%Other_Tracked_Alt_0 0)
                 (= mainv%sm7_0
                    (store mainv%sm49_0 mainv%Other_Tracked_Alt_0 0))
                 (> mainv%High_Confidence_0 0)
                 (= mainv%sm8_0 (store mainv%sm48_0 mainv%High_Confidence_0 0))
                 (> mainv%Own_Tracked_Alt_Rate_0 0)
                 (= mainv%sm9_0
                    (store mainv%sm55_0 mainv%Own_Tracked_Alt_Rate_0 0))
                 (> mainv%Other_Capability_0 0)
                 (= mainv%sm10_0
                    (store mainv%sm51_0 mainv%Other_Capability_0 0))
                 (> mainv%Two_of_Three_Reports_Valid_0 0)
                 (= mainv%sm11_0
                    (store mainv%sm53_0 mainv%Two_of_Three_Reports_Valid_0 0))
                 (> mainv%Other_RAC_0 0)
                 (= mainv%sm12_0 (store mainv%sm56_0 mainv%Other_RAC_0 0))
                 (= mainv%sm13_0 (store mainv%sm1_0 mainv%Alt_Layer_Value_0 0))
                 (= mainv%sm14_0 (store mainv%sm2_0 mainv%Climb_Inhibit_0 0))
                 (= mainv%sm15_0 (store mainv%sm3_0 mainv%Up_Separation_0 0))
                 (= mainv%sm16_0 (store mainv%sm4_0 mainv%Down_Separation_0 0))
                 (= mainv%sm17_0 (store mainv%sm5_0 mainv%Cur_Vertical_Sep_0 0))
                 (= mainv%sm18_0 (store mainv%sm6_0 mainv%Own_Tracked_Alt_0 0))
                 (= mainv%sm19_0
                    (store mainv%sm7_0 mainv%Other_Tracked_Alt_0 0))
                 (= mainv%sm20_0 (store mainv%sm8_0 mainv%High_Confidence_0 0))
                 (= mainv%sm21_0
                    (store mainv%sm9_0 mainv%Own_Tracked_Alt_Rate_0 0))
                 (= mainv%sm22_0
                    (store mainv%sm10_0 mainv%Other_Capability_0 0))
                 (= mainv%sm23_0
                    (store mainv%sm11_0 mainv%Two_of_Three_Reports_Valid_0 0))
                 (= mainv%sm24_0 (store mainv%sm12_0 mainv%Other_RAC_0 0))
                 (= mainv%_0_0 vnd_0)
                 (= mainv%sm25_0
                    (store mainv%sm17_0 mainv%Cur_Vertical_Sep_0 mainv%_1_0))
                 (= mainv%_2_0 vnd_0)
                 (= mainv%sm26_0
                    (store mainv%sm20_0 mainv%High_Confidence_0 mainv%_3_0))
                 (= mainv%_4_0 (ite (>= mainv%_3_0 0) (< mainv%_3_0 2) false))
                 mainv%_4_0
                 (= mainv%_5_0 vnd_0)
                 (= mainv%sm27_0
                    (store mainv%sm23_0
                           mainv%Two_of_Three_Reports_Valid_0
                           mainv%_6_0))
                 (= mainv%_7_0 (ite (>= mainv%_6_0 0) (< mainv%_6_0 2) false))
                 mainv%_7_0
                 (= mainv%_8_0 vnd_0)
                 (= mainv%sm28_0
                    (store mainv%sm18_0 mainv%Own_Tracked_Alt_0 mainv%_9_0))
                 (= mainv%_10_0 vnd_0)
                 (= mainv%sm29_0
                    (store mainv%sm21_0
                           mainv%Own_Tracked_Alt_Rate_0
                           mainv%_11_0))
                 (= mainv%_12_0 vnd_0)
                 (= mainv%sm30_0
                    (store mainv%sm19_0 mainv%Other_Tracked_Alt_0 mainv%_13_0))
                 (= mainv%_14_0 vnd_0)
                 (= mainv%sm31_0
                    (store mainv%sm13_0 mainv%Alt_Layer_Value_0 mainv%_15_0))
                 (= mainv%_16_0
                    (ite (>= mainv%_15_0 0) (< mainv%_15_0 4) false))
                 mainv%_16_0
                 (= mainv%_17_0 vnd_0)
                 (= mainv%sm32_0
                    (store mainv%sm15_0 mainv%Up_Separation_0 mainv%_18_0))
                 (= mainv%_19_0 vnd_0)
                 (= mainv%sm33_0
                    (store mainv%sm16_0 mainv%Down_Separation_0 mainv%_20_0))
                 (= mainv%_21_0 vnd_0)
                 (= mainv%sm34_0
                    (store mainv%sm24_0 mainv%Other_RAC_0 mainv%_22_0))
                 (= mainv%_23_0
                    (ite (>= mainv%_22_0 0) (< mainv%_22_0 2) false))
                 mainv%_23_0
                 (= mainv%_24_0 vnd_0)
                 (= mainv%sm35_0
                    (store mainv%sm22_0 mainv%Other_Capability_0 mainv%_25_0))
                 (= mainv%_26_0
                    (ite (>= mainv%_25_0 0) (< mainv%_25_0 2) false))
                 mainv%_26_0
                 (= mainv%_27_0 vnd_0)
                 (= mainv%sm36_0
                    (store mainv%sm14_0 mainv%Climb_Inhibit_0 mainv%_28_0))
                 (= mainv%_29_0
                    (ite (>= mainv%_28_0 0) (< mainv%_28_0 2) false))
                 mainv%_29_0
                 (= mainv%_30_0 (select mainv%sm28_0 mainv%Own_Tracked_Alt_0))
                 (= mainv%_31_0 (< mainv%_30_0 100001))
                 (= mainv%_32_0 (select mainv%sm30_0 mainv%Other_Tracked_Alt_0))
                 (= mainv%_33_0 (< mainv%_32_0 100001))
                 (= mainv%or.cond.i_0 (and mainv%_31_0 mainv%_33_0))
                 (= mainv%_34_0 (select mainv%sm32_0 mainv%Up_Separation_0))
                 (= mainv%_35_0 (< mainv%_34_0 100001))
                 (= mainv%or.cond3.i_0 (and mainv%or.cond.i_0 mainv%_35_0))
                 (= mainv%_36_0 (select mainv%sm33_0 mainv%Down_Separation_0))
                 (= mainv%_37_0 (< mainv%_36_0 100001))
                 (= mainv%or.cond5.i_0 (and mainv%or.cond3.i_0 mainv%_37_0))
                 (= mainv%_38_0 (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0))
                 (= mainv%_39_0 (< mainv%_38_0 100001))
                 (= mainv%or.cond7.i_0 (and mainv%or.cond5.i_0 mainv%_39_0))
                 (= mainv%_40_0
                    (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0))
                 (= mainv%_41_0 (< mainv%_40_0 100001))
                 (= mainv%spec.select_0 (and mainv%or.cond7.i_0 mainv%_41_0))
                 mainv%spec.select_0
                 a!1
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_42_0 0))
                 (= mainv%sm37_0 (store mainv%sm_0 mainv%_42_0 400))
                 a!2
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_43_0 0))
                 (> vPositive_RA_Alt_Thresh_0 0)
                 (= mainv%sm38_0 (store mainv%sm37_0 mainv%_43_0 500))
                 a!3
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_44_0 0))
                 (> vPositive_RA_Alt_Thresh_0 0)
                 (= mainv%sm39_0 (store mainv%sm38_0 mainv%_44_0 640))
                 a!4
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_45_0 0))
                 (> vPositive_RA_Alt_Thresh_0 0)
                 (= mainv%sm40_0 (store mainv%sm39_0 mainv%_45_0 740))
                 (= mainv%_46_0 (select mainv%sm26_0 mainv%High_Confidence_0))
                 (= mainv%_47_0 (not (= mainv%_46_0 0)))
                 (= mainv%_48_0 (< mainv%_40_0 601))
                 (= mainv%or.cond.i.i_0 (and mainv%_47_0 mainv%_48_0))
                 (= mainv%_49_0 (> mainv%_38_0 600))
                 (= mainv%or.cond11.i.i_0 (and mainv%_49_0 mainv%or.cond.i.i_0))
                 (=> mainv_50_0 (and mainv_50_0 mainventry_0))
                 (=> (and mainv_50_0 mainventry_0) mainv%or.cond11.i.i_0)
                 (=> mainv_50_0
                     (= mainv%_51_0
                        (select mainv%sm35_0 mainv%Other_Capability_0)))
                 (=> mainv_50_0 (= mainv%_52_0 (= mainv%_51_0 1)))
                 (=> mainv_50_0
                     (= mainv%_53_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                 a!5
                 (=> mainv_50_0
                     (= mainv%_55_0
                        (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                 (=> mainv_50_0 (= mainv%_56_0 (= mainv%_55_0 0)))
                 (=> mainv_50_0 (= mainv%_57_0 (or mainv%_54_0 mainv%_56_0)))
                 (=> mainv_50_0
                     (= mainv%or.cond5.i.i_0 (and mainv%_52_0 mainv%_57_0)))
                 (=> mainv_58_0 (and mainv_58_0 mainv_50_0))
                 (=> (and mainv_58_0 mainv_50_0) (not mainv%or.cond5.i.i_0))
                 (=> mainv_58_0 (= mainv%_59_0 (= mainv%_28_0 0)))
                 (=> mainv_58_0 (= mainv%_60_0 (+ mainv%_34_0 100)))
                 (=> mainv_58_0
                     (= mainv%_61_0 (ite mainv%_59_0 mainv%_34_0 mainv%_60_0)))
                 (=> mainv_58_0 (= mainv%_62_0 (> mainv%_61_0 mainv%_36_0)))
                 (=> mainv_70_0 (and mainv_70_0 mainv_58_0))
                 (=> (and mainv_70_0 mainv_58_0) (not mainv%_62_0))
                 (=> mainv_70_0 (= mainv%_71_0 (< mainv%_32_0 mainv%_30_0)))
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                     (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_70_0))
                 (=> (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_70_0)
                     mainv%_71_0)
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_72_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0 a!6)
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_73_0 0)))
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_74_0 (select mainv%sm40_0 mainv%_73_0)))
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_75_0 (< mainv%_34_0 mainv%_74_0)))
                 (=> mainv_63_0 (and mainv_63_0 mainv_58_0))
                 (=> (and mainv_63_0 mainv_58_0) mainv%_62_0)
                 (=> mainv_63_0 (= mainv%_64_0 (< mainv%_30_0 mainv%_32_0)))
                 (=> mainv_65_0 (and mainv_65_0 mainv_63_0))
                 (=> (and mainv_65_0 mainv_63_0) mainv%_64_0)
                 (=> mainv_65_0
                     (= mainv%_66_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_65_0 a!7)
                 (=> mainv_65_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_67_0 0)))
                 (=> mainv_65_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_65_0
                     (= mainv%_68_0 (select mainv%sm40_0 mainv%_67_0)))
                 (=> mainv_65_0 (= mainv%_69_0 (< mainv%_36_0 mainv%_68_0)))
                 (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                     mainvNon_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_65_0, mainv.critedge_0)| mainv_65_0)
                 (=> |tuple(mainv_63_0, mainv.critedge_0)| mainv_63_0)
                 (=> mainv.critedge_0
                     (or |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                         |tuple(mainv_65_0, mainv.critedge_0)|
                         |tuple(mainv_63_0, mainv.critedge_0)|))
                 (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                     (not mainv%_75_0))
                 (=> |tuple(mainv_65_0, mainv.critedge_0)| mainv%_69_0)
                 (=> |tuple(mainv_63_0, mainv.critedge_0)| (not mainv%_64_0))
                 (=> mainv.critedge_0
                     (= mainv%_76_0 (< mainv%_30_0 mainv%_32_0)))
                 (=> mainv.critedge_0
                     (= mainv%phitmp.i.i_0 (ite mainv%_76_0 1 0)))
                 (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                     mainvNon_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_65_0, mainv.critedge1_0)| mainv_65_0)
                 (=> |tuple(mainv_70_0, mainv.critedge1_0)| mainv_70_0)
                 (=> mainv.critedge1_0
                     (or |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                         |tuple(mainv_65_0, mainv.critedge1_0)|
                         |tuple(mainv_70_0, mainv.critedge1_0)|
                         (and mainv.critedge1_0 mainv.critedge_0)))
                 (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                     mainv%_75_0)
                 (=> |tuple(mainv_65_0, mainv.critedge1_0)| (not mainv%_69_0))
                 (=> |tuple(mainv_70_0, mainv.critedge1_0)| (not mainv%_71_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                     (= mainv%_77_0 0))
                 (=> |tuple(mainv_65_0, mainv.critedge1_0)| (= mainv%_77_1 0))
                 (=> |tuple(mainv_70_0, mainv.critedge1_0)| (= mainv%_77_2 0))
                 (=> (and mainv.critedge1_0 mainv.critedge_0)
                     (= mainv%_77_3 mainv%phitmp.i.i_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                     (= mainv%_77_4 mainv%_77_0))
                 (=> |tuple(mainv_65_0, mainv.critedge1_0)|
                     (= mainv%_77_4 mainv%_77_1))
                 (=> |tuple(mainv_70_0, mainv.critedge1_0)|
                     (= mainv%_77_4 mainv%_77_2))
                 (=> (and mainv.critedge1_0 mainv.critedge_0)
                     (= mainv%_77_4 mainv%_77_3))
                 (=> mainv_78_0 (and mainv_78_0 mainv.critedge1_0))
                 (=> (and mainv_78_0 mainv.critedge1_0) mainv%_62_0)
                 (=> mainv_78_0 (= mainv%_79_0 (< mainv%_30_0 mainv%_32_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (and mainvNon_Crossing_Biased_Descend.exit.i.i_0
                          mainv_78_0))
                 (=> (and mainvNon_Crossing_Biased_Descend.exit.i.i_0
                          mainv_78_0)
                     mainv%_79_0)
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_80_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0 a!8)
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_81_0 0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_82_0 (select mainv%sm40_0 mainv%_81_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_83_0 (< mainv%_36_0 mainv%_82_0)))
                 (=> mainv.critedge4_0
                     (and mainv.critedge4_0
                          mainvNon_Crossing_Biased_Descend.exit.i.i_0))
                 (=> (and mainv.critedge4_0
                          mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                     (not mainv%_83_0))
                 (=> (and mainv.critedge4_0
                          mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                     (= mainv%_88_0 mainv%_30_0))
                 (=> (and mainv.critedge4_0
                          mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                     (= mainv%_89_0 mainv%_32_0))
                 (=> (and mainv.critedge4_0
                          mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                     (= mainv%_88_1 mainv%_88_0))
                 (=> (and mainv.critedge4_0
                          mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                     (= mainv%_89_1 mainv%_89_0))
                 (=> mainv.critedge4_0
                     (= mainv%_90_0 (< mainv%_89_1 mainv%_88_1)))
                 (=> mainv.critedge4_0
                     (= mainv%phitmp9.i.i_0 (ite mainv%_90_0 1 0)))
                 a!9
                 (=> mainv.critedge4_0
                     (= mainv%or.cond7.i.i_0 (and mainv%_91_0 mainv%_90_0)))
                 (=> |tuple(mainv_78_0, mainv.critedge4.thread_0)| mainv_78_0)
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge4.thread_0)|
                     mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv.critedge4_0, mainv.critedge4.thread_0)|
                     mainv.critedge4_0)
                 (=> mainv.critedge4.thread_0
                     (or |tuple(mainv_78_0, mainv.critedge4.thread_0)|
                         |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge4.thread_0)|
                         |tuple(mainv.critedge4_0, mainv.critedge4.thread_0)|))
                 (=> |tuple(mainv_78_0, mainv.critedge4.thread_0)|
                     (not mainv%_79_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge4.thread_0)|
                     mainv%_83_0)
                 (=> |tuple(mainv.critedge4_0, mainv.critedge4.thread_0)|
                     (not mainv%or.cond7.i.i_0))
                 (=> |tuple(mainv_78_0, mainv.critedge4.thread_0)|
                     (= mainv%_92_0 0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge4.thread_0)|
                     (= mainv%_92_1 0))
                 (=> |tuple(mainv.critedge4_0, mainv.critedge4.thread_0)|
                     (= mainv%_92_2 mainv%phitmp9.i.i_0))
                 (=> |tuple(mainv_78_0, mainv.critedge4.thread_0)|
                     (= mainv%_92_3 mainv%_92_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge4.thread_0)|
                     (= mainv%_92_3 mainv%_92_1))
                 (=> |tuple(mainv.critedge4_0, mainv.critedge4.thread_0)|
                     (= mainv%_92_3 mainv%_92_2))
                 mainv.critedge4.thread_0)))
  (=> a!10
      (mainv.critedge4.thread
        mainv%sm31_0
        mainv%Alt_Layer_Value_0
        vPositive_RA_Alt_Thresh_0
        mainv%sm28_0
        mainv%Own_Tracked_Alt_0
        mainv%sm30_0
        mainv%Other_Tracked_Alt_0
        mainv%sm36_0
        mainv%Climb_Inhibit_0
        mainv%sm32_0
        mainv%Up_Separation_0
        mainv%sm33_0
        mainv%Down_Separation_0
        mainv%sm35_0
        mainv%Other_Capability_0
        mainv%sm34_0
        mainv%Other_RAC_0
        mainv%sm27_0
        mainv%Two_of_Three_Reports_Valid_0
        mainv%sm40_0
        mainv%sm26_0
        mainv%High_Confidence_0
        mainv%sm29_0
        mainv%Own_Tracked_Alt_Rate_0
        mainv%sm25_0
        mainv%Cur_Vertical_Sep_0
        mainv%_92_3
        mainv%_77_4)))))
(constraint (let ((a!1 (= mainv%_42_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!2 (= mainv%_43_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!3 (= mainv%_44_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!4 (= mainv%_45_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!5 (=> mainv_50_0 (= mainv%_54_0 (not (= mainv%_53_0 0)))))
      (a!6 (= mainv%_73_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_72_0 4))))
      (a!7 (= mainv%_67_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_66_0 4))))
      (a!8 (= mainv%_81_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_80_0 4))))
      (a!9 (=> mainv.critedge4_0 (= mainv%_91_0 (not (= mainv%_77_4 0)))))
      (a!10 (= mainv%_96_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!11 (= mainv%_97_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!12 (= mainv%_98_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!13 (= mainv%_99_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!14 (=> mainvalt_sep_test.exit.i_0
                (= mainv%_101_0 (not (= mainv%_100_0 0)))))
      (a!15 (=> mainv_106_0 (= mainv%_110_0 (not (= mainv%_109_0 0)))))
      (a!16 (= mainv%_136_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_135_0 4))))
      (a!17 (= mainv%_128_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_127_0 4))))
      (a!18 (= mainv%_155_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_154_0 4))))
      (a!19 (= mainv%_149_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_148_0 4))))
      (a!20 (=> mainv.critedge9_0 (= mainv%_159_0 (not (= mainv%_144_4 0))))))
(let ((a!21 (and (mainventry vg_0 vfind_condition_0 mainv%sm46_0 vnd_0)
                 true
                 (= mainv%sm_0 mainv%sm46_0)
                 (> mainv%Alt_Layer_Value_0 0)
                 (= mainv%sm1_0 (store mainv%sm50_0 mainv%Alt_Layer_Value_0 0))
                 (> mainv%Climb_Inhibit_0 0)
                 (= mainv%sm2_0 (store mainv%sm57_0 mainv%Climb_Inhibit_0 0))
                 (> mainv%Up_Separation_0 0)
                 (= mainv%sm3_0 (store mainv%sm45_0 mainv%Up_Separation_0 0))
                 (> mainv%Down_Separation_0 0)
                 (= mainv%sm4_0 (store mainv%sm54_0 mainv%Down_Separation_0 0))
                 (> mainv%Cur_Vertical_Sep_0 0)
                 (= mainv%sm5_0 (store mainv%sm47_0 mainv%Cur_Vertical_Sep_0 0))
                 (> mainv%Own_Tracked_Alt_0 0)
                 (= mainv%sm6_0 (store mainv%sm52_0 mainv%Own_Tracked_Alt_0 0))
                 (> mainv%Other_Tracked_Alt_0 0)
                 (= mainv%sm7_0
                    (store mainv%sm49_0 mainv%Other_Tracked_Alt_0 0))
                 (> mainv%High_Confidence_0 0)
                 (= mainv%sm8_0 (store mainv%sm48_0 mainv%High_Confidence_0 0))
                 (> mainv%Own_Tracked_Alt_Rate_0 0)
                 (= mainv%sm9_0
                    (store mainv%sm55_0 mainv%Own_Tracked_Alt_Rate_0 0))
                 (> mainv%Other_Capability_0 0)
                 (= mainv%sm10_0
                    (store mainv%sm51_0 mainv%Other_Capability_0 0))
                 (> mainv%Two_of_Three_Reports_Valid_0 0)
                 (= mainv%sm11_0
                    (store mainv%sm53_0 mainv%Two_of_Three_Reports_Valid_0 0))
                 (> mainv%Other_RAC_0 0)
                 (= mainv%sm12_0 (store mainv%sm56_0 mainv%Other_RAC_0 0))
                 (= mainv%sm13_0 (store mainv%sm1_0 mainv%Alt_Layer_Value_0 0))
                 (= mainv%sm14_0 (store mainv%sm2_0 mainv%Climb_Inhibit_0 0))
                 (= mainv%sm15_0 (store mainv%sm3_0 mainv%Up_Separation_0 0))
                 (= mainv%sm16_0 (store mainv%sm4_0 mainv%Down_Separation_0 0))
                 (= mainv%sm17_0 (store mainv%sm5_0 mainv%Cur_Vertical_Sep_0 0))
                 (= mainv%sm18_0 (store mainv%sm6_0 mainv%Own_Tracked_Alt_0 0))
                 (= mainv%sm19_0
                    (store mainv%sm7_0 mainv%Other_Tracked_Alt_0 0))
                 (= mainv%sm20_0 (store mainv%sm8_0 mainv%High_Confidence_0 0))
                 (= mainv%sm21_0
                    (store mainv%sm9_0 mainv%Own_Tracked_Alt_Rate_0 0))
                 (= mainv%sm22_0
                    (store mainv%sm10_0 mainv%Other_Capability_0 0))
                 (= mainv%sm23_0
                    (store mainv%sm11_0 mainv%Two_of_Three_Reports_Valid_0 0))
                 (= mainv%sm24_0 (store mainv%sm12_0 mainv%Other_RAC_0 0))
                 (= mainv%_0_0 vnd_0)
                 (= mainv%sm25_0
                    (store mainv%sm17_0 mainv%Cur_Vertical_Sep_0 mainv%_1_0))
                 (= mainv%_2_0 vnd_0)
                 (= mainv%sm26_0
                    (store mainv%sm20_0 mainv%High_Confidence_0 mainv%_3_0))
                 (= mainv%_4_0 (ite (>= mainv%_3_0 0) (< mainv%_3_0 2) false))
                 mainv%_4_0
                 (= mainv%_5_0 vnd_0)
                 (= mainv%sm27_0
                    (store mainv%sm23_0
                           mainv%Two_of_Three_Reports_Valid_0
                           mainv%_6_0))
                 (= mainv%_7_0 (ite (>= mainv%_6_0 0) (< mainv%_6_0 2) false))
                 mainv%_7_0
                 (= mainv%_8_0 vnd_0)
                 (= mainv%sm28_0
                    (store mainv%sm18_0 mainv%Own_Tracked_Alt_0 mainv%_9_0))
                 (= mainv%_10_0 vnd_0)
                 (= mainv%sm29_0
                    (store mainv%sm21_0
                           mainv%Own_Tracked_Alt_Rate_0
                           mainv%_11_0))
                 (= mainv%_12_0 vnd_0)
                 (= mainv%sm30_0
                    (store mainv%sm19_0 mainv%Other_Tracked_Alt_0 mainv%_13_0))
                 (= mainv%_14_0 vnd_0)
                 (= mainv%sm31_0
                    (store mainv%sm13_0 mainv%Alt_Layer_Value_0 mainv%_15_0))
                 (= mainv%_16_0
                    (ite (>= mainv%_15_0 0) (< mainv%_15_0 4) false))
                 mainv%_16_0
                 (= mainv%_17_0 vnd_0)
                 (= mainv%sm32_0
                    (store mainv%sm15_0 mainv%Up_Separation_0 mainv%_18_0))
                 (= mainv%_19_0 vnd_0)
                 (= mainv%sm33_0
                    (store mainv%sm16_0 mainv%Down_Separation_0 mainv%_20_0))
                 (= mainv%_21_0 vnd_0)
                 (= mainv%sm34_0
                    (store mainv%sm24_0 mainv%Other_RAC_0 mainv%_22_0))
                 (= mainv%_23_0
                    (ite (>= mainv%_22_0 0) (< mainv%_22_0 2) false))
                 mainv%_23_0
                 (= mainv%_24_0 vnd_0)
                 (= mainv%sm35_0
                    (store mainv%sm22_0 mainv%Other_Capability_0 mainv%_25_0))
                 (= mainv%_26_0
                    (ite (>= mainv%_25_0 0) (< mainv%_25_0 2) false))
                 mainv%_26_0
                 (= mainv%_27_0 vnd_0)
                 (= mainv%sm36_0
                    (store mainv%sm14_0 mainv%Climb_Inhibit_0 mainv%_28_0))
                 (= mainv%_29_0
                    (ite (>= mainv%_28_0 0) (< mainv%_28_0 2) false))
                 mainv%_29_0
                 (= mainv%_30_0 (select mainv%sm28_0 mainv%Own_Tracked_Alt_0))
                 (= mainv%_31_0 (< mainv%_30_0 100001))
                 (= mainv%_32_0 (select mainv%sm30_0 mainv%Other_Tracked_Alt_0))
                 (= mainv%_33_0 (< mainv%_32_0 100001))
                 (= mainv%or.cond.i_0 (and mainv%_31_0 mainv%_33_0))
                 (= mainv%_34_0 (select mainv%sm32_0 mainv%Up_Separation_0))
                 (= mainv%_35_0 (< mainv%_34_0 100001))
                 (= mainv%or.cond3.i_0 (and mainv%or.cond.i_0 mainv%_35_0))
                 (= mainv%_36_0 (select mainv%sm33_0 mainv%Down_Separation_0))
                 (= mainv%_37_0 (< mainv%_36_0 100001))
                 (= mainv%or.cond5.i_0 (and mainv%or.cond3.i_0 mainv%_37_0))
                 (= mainv%_38_0 (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0))
                 (= mainv%_39_0 (< mainv%_38_0 100001))
                 (= mainv%or.cond7.i_0 (and mainv%or.cond5.i_0 mainv%_39_0))
                 (= mainv%_40_0
                    (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0))
                 (= mainv%_41_0 (< mainv%_40_0 100001))
                 (= mainv%spec.select_0 (and mainv%or.cond7.i_0 mainv%_41_0))
                 mainv%spec.select_0
                 a!1
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_42_0 0))
                 (= mainv%sm37_0 (store mainv%sm_0 mainv%_42_0 400))
                 a!2
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_43_0 0))
                 (> vPositive_RA_Alt_Thresh_0 0)
                 (= mainv%sm38_0 (store mainv%sm37_0 mainv%_43_0 500))
                 a!3
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_44_0 0))
                 (> vPositive_RA_Alt_Thresh_0 0)
                 (= mainv%sm39_0 (store mainv%sm38_0 mainv%_44_0 640))
                 a!4
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_45_0 0))
                 (> vPositive_RA_Alt_Thresh_0 0)
                 (= mainv%sm40_0 (store mainv%sm39_0 mainv%_45_0 740))
                 (= mainv%_46_0 (select mainv%sm26_0 mainv%High_Confidence_0))
                 (= mainv%_47_0 (not (= mainv%_46_0 0)))
                 (= mainv%_48_0 (< mainv%_40_0 601))
                 (= mainv%or.cond.i.i_0 (and mainv%_47_0 mainv%_48_0))
                 (= mainv%_49_0 (> mainv%_38_0 600))
                 (= mainv%or.cond11.i.i_0 (and mainv%_49_0 mainv%or.cond.i.i_0))
                 (=> mainv_50_0 (and mainv_50_0 mainventry_0))
                 (=> (and mainv_50_0 mainventry_0) mainv%or.cond11.i.i_0)
                 (=> mainv_50_0
                     (= mainv%_51_0
                        (select mainv%sm35_0 mainv%Other_Capability_0)))
                 (=> mainv_50_0 (= mainv%_52_0 (= mainv%_51_0 1)))
                 (=> mainv_50_0
                     (= mainv%_53_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                 a!5
                 (=> mainv_50_0
                     (= mainv%_55_0
                        (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                 (=> mainv_50_0 (= mainv%_56_0 (= mainv%_55_0 0)))
                 (=> mainv_50_0 (= mainv%_57_0 (or mainv%_54_0 mainv%_56_0)))
                 (=> mainv_50_0
                     (= mainv%or.cond5.i.i_0 (and mainv%_52_0 mainv%_57_0)))
                 (=> mainv_58_0 (and mainv_58_0 mainv_50_0))
                 (=> (and mainv_58_0 mainv_50_0) (not mainv%or.cond5.i.i_0))
                 (=> mainv_58_0 (= mainv%_59_0 (= mainv%_28_0 0)))
                 (=> mainv_58_0 (= mainv%_60_0 (+ mainv%_34_0 100)))
                 (=> mainv_58_0
                     (= mainv%_61_0 (ite mainv%_59_0 mainv%_34_0 mainv%_60_0)))
                 (=> mainv_58_0 (= mainv%_62_0 (> mainv%_61_0 mainv%_36_0)))
                 (=> mainv_70_0 (and mainv_70_0 mainv_58_0))
                 (=> (and mainv_70_0 mainv_58_0) (not mainv%_62_0))
                 (=> mainv_70_0 (= mainv%_71_0 (< mainv%_32_0 mainv%_30_0)))
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                     (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_70_0))
                 (=> (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_70_0)
                     mainv%_71_0)
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_72_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0 a!6)
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_73_0 0)))
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_74_0 (select mainv%sm40_0 mainv%_73_0)))
                 (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_75_0 (< mainv%_34_0 mainv%_74_0)))
                 (=> mainv_63_0 (and mainv_63_0 mainv_58_0))
                 (=> (and mainv_63_0 mainv_58_0) mainv%_62_0)
                 (=> mainv_63_0 (= mainv%_64_0 (< mainv%_30_0 mainv%_32_0)))
                 (=> mainv_65_0 (and mainv_65_0 mainv_63_0))
                 (=> (and mainv_65_0 mainv_63_0) mainv%_64_0)
                 (=> mainv_65_0
                     (= mainv%_66_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_65_0 a!7)
                 (=> mainv_65_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_67_0 0)))
                 (=> mainv_65_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_65_0
                     (= mainv%_68_0 (select mainv%sm40_0 mainv%_67_0)))
                 (=> mainv_65_0 (= mainv%_69_0 (< mainv%_36_0 mainv%_68_0)))
                 (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                     mainvNon_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_65_0, mainv.critedge_0)| mainv_65_0)
                 (=> |tuple(mainv_63_0, mainv.critedge_0)| mainv_63_0)
                 (=> mainv.critedge_0
                     (or |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                         |tuple(mainv_65_0, mainv.critedge_0)|
                         |tuple(mainv_63_0, mainv.critedge_0)|))
                 (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge_0)|
                     (not mainv%_75_0))
                 (=> |tuple(mainv_65_0, mainv.critedge_0)| mainv%_69_0)
                 (=> |tuple(mainv_63_0, mainv.critedge_0)| (not mainv%_64_0))
                 (=> mainv.critedge_0
                     (= mainv%_76_0 (< mainv%_30_0 mainv%_32_0)))
                 (=> mainv.critedge_0
                     (= mainv%phitmp.i.i_0 (ite mainv%_76_0 1 0)))
                 (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                     mainvNon_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_65_0, mainv.critedge1_0)| mainv_65_0)
                 (=> |tuple(mainv_70_0, mainv.critedge1_0)| mainv_70_0)
                 (=> mainv.critedge1_0
                     (or |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                         |tuple(mainv_65_0, mainv.critedge1_0)|
                         |tuple(mainv_70_0, mainv.critedge1_0)|
                         (and mainv.critedge1_0 mainv.critedge_0)))
                 (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                     mainv%_75_0)
                 (=> |tuple(mainv_65_0, mainv.critedge1_0)| (not mainv%_69_0))
                 (=> |tuple(mainv_70_0, mainv.critedge1_0)| (not mainv%_71_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                     (= mainv%_77_0 0))
                 (=> |tuple(mainv_65_0, mainv.critedge1_0)| (= mainv%_77_1 0))
                 (=> |tuple(mainv_70_0, mainv.critedge1_0)| (= mainv%_77_2 0))
                 (=> (and mainv.critedge1_0 mainv.critedge_0)
                     (= mainv%_77_3 mainv%phitmp.i.i_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge1_0)|
                     (= mainv%_77_4 mainv%_77_0))
                 (=> |tuple(mainv_65_0, mainv.critedge1_0)|
                     (= mainv%_77_4 mainv%_77_1))
                 (=> |tuple(mainv_70_0, mainv.critedge1_0)|
                     (= mainv%_77_4 mainv%_77_2))
                 (=> (and mainv.critedge1_0 mainv.critedge_0)
                     (= mainv%_77_4 mainv%_77_3))
                 (=> mainv_78_0 (and mainv_78_0 mainv.critedge1_0))
                 (=> (and mainv_78_0 mainv.critedge1_0) mainv%_62_0)
                 (=> mainv_78_0 (= mainv%_79_0 (< mainv%_30_0 mainv%_32_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (and mainvNon_Crossing_Biased_Descend.exit.i.i_0
                          mainv_78_0))
                 (=> (and mainvNon_Crossing_Biased_Descend.exit.i.i_0
                          mainv_78_0)
                     mainv%_79_0)
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_80_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0 a!8)
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_81_0 0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_82_0 (select mainv%sm40_0 mainv%_81_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_83_0 (< mainv%_36_0 mainv%_82_0)))
                 (=> mainv.critedge4_0
                     (and mainv.critedge4_0
                          mainvNon_Crossing_Biased_Descend.exit.i.i_0))
                 (=> (and mainv.critedge4_0
                          mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                     (not mainv%_83_0))
                 (=> (and mainv.critedge4_0
                          mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                     (= mainv%_88_0 mainv%_30_0))
                 (=> (and mainv.critedge4_0
                          mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                     (= mainv%_89_0 mainv%_32_0))
                 (=> (and mainv.critedge4_0
                          mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                     (= mainv%_88_1 mainv%_88_0))
                 (=> (and mainv.critedge4_0
                          mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                     (= mainv%_89_1 mainv%_89_0))
                 (=> mainv.critedge4_0
                     (= mainv%_90_0 (< mainv%_89_1 mainv%_88_1)))
                 (=> mainv.critedge4_0
                     (= mainv%phitmp9.i.i_0 (ite mainv%_90_0 1 0)))
                 a!9
                 (=> mainv.critedge4_0
                     (= mainv%or.cond7.i.i_0 (and mainv%_91_0 mainv%_90_0)))
                 (=> |tuple(mainv.critedge4_0, mainvalt_sep_test.exit.i_0)|
                     mainv.critedge4_0)
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)| mainv_50_0)
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     mainventry_0)
                 (=> mainvalt_sep_test.exit.i_0
                     (or |tuple(mainv.critedge4_0, mainvalt_sep_test.exit.i_0)|
                         |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                         |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv.critedge4_0, mainvalt_sep_test.exit.i_0)|
                     mainv%or.cond7.i.i_0)
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     mainv%or.cond5.i.i_0)
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (not mainv%or.cond11.i.i_0))
                 (=> |tuple(mainv.critedge4_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_0 0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_1 0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_2 0))
                 (=> |tuple(mainv.critedge4_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_3 mainv%.0.i.i_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_3 mainv%.0.i.i_1))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_3 mainv%.0.i.i_2))
                 (=> mainvalt_sep_test.exit.i_0 a!10)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_96_0 0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm41_0 (store mainv%sm40_0 mainv%_96_0 400)))
                 (=> mainvalt_sep_test.exit.i_0 a!11)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_97_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm42_0 (store mainv%sm41_0 mainv%_97_0 500)))
                 (=> mainvalt_sep_test.exit.i_0 a!12)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_98_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm43_0 (store mainv%sm42_0 mainv%_98_0 640)))
                 (=> mainvalt_sep_test.exit.i_0 a!13)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_99_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm44_0 (store mainv%sm43_0 mainv%_99_0 740)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_100_0
                        (select mainv%sm26_0 mainv%High_Confidence_0)))
                 a!14
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_102_0
                        (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_103_0 (< mainv%_102_0 601)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond.i8.i_0 (and mainv%_101_0 mainv%_103_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_104_0
                        (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_105_0 (> mainv%_104_0 600)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond11.i9.i_0
                        (and mainv%or.cond.i8.i_0 mainv%_105_0)))
                 (=> mainv_106_0 (and mainv_106_0 mainvalt_sep_test.exit.i_0))
                 (=> (and mainv_106_0 mainvalt_sep_test.exit.i_0)
                     mainv%or.cond11.i9.i_0)
                 (=> mainv_106_0
                     (= mainv%_107_0
                        (select mainv%sm35_0 mainv%Other_Capability_0)))
                 (=> mainv_106_0 (= mainv%_108_0 (= mainv%_107_0 1)))
                 (=> mainv_106_0
                     (= mainv%_109_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                 a!15
                 (=> mainv_106_0
                     (= mainv%_111_0
                        (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                 (=> mainv_106_0 (= mainv%_112_0 (= mainv%_111_0 0)))
                 (=> mainv_106_0
                     (= mainv%_113_0 (or mainv%_110_0 mainv%_112_0)))
                 (=> mainv_106_0
                     (= mainv%or.cond5.i10.i_0 (and mainv%_108_0 mainv%_113_0)))
                 (=> mainv_114_0 (and mainv_114_0 mainv_106_0))
                 (=> (and mainv_114_0 mainv_106_0) (not mainv%or.cond5.i10.i_0))
                 (=> mainv_114_0
                     (= mainv%_115_0
                        (select mainv%sm36_0 mainv%Climb_Inhibit_0)))
                 (=> mainv_114_0 (= mainv%_116_0 (= mainv%_115_0 0)))
                 (=> mainv_114_0
                     (= mainv%_117_0
                        (select mainv%sm32_0 mainv%Up_Separation_0)))
                 (=> mainv_114_0 (= mainv%_118_0 (+ mainv%_117_0 100)))
                 (=> mainv_114_0
                     (= mainv%_119_0
                        (ite mainv%_116_0 mainv%_117_0 mainv%_118_0)))
                 (=> mainv_114_0
                     (= mainv%_120_0
                        (select mainv%sm33_0 mainv%Down_Separation_0)))
                 (=> mainv_114_0 (= mainv%_121_0 (> mainv%_119_0 mainv%_120_0)))
                 (=> mainv_131_0 (and mainv_131_0 mainv_114_0))
                 (=> (and mainv_131_0 mainv_114_0) (not mainv%_121_0))
                 (=> mainv_131_0
                     (= mainv%_132_0
                        (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                 (=> mainv_131_0
                     (= mainv%_133_0
                        (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                 (=> mainv_131_0 (= mainv%_134_0 (< mainv%_132_0 mainv%_133_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_131_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_131_0)
                     mainv%_134_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_135_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     a!16)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_136_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_137_0 (select mainv%sm44_0 mainv%_136_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_138_0 (< mainv%_117_0 mainv%_137_0)))
                 (=> mainv_122_0 (and mainv_122_0 mainv_114_0))
                 (=> (and mainv_122_0 mainv_114_0) mainv%_121_0)
                 (=> mainv_122_0
                     (= mainv%_123_0
                        (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                 (=> mainv_122_0
                     (= mainv%_124_0
                        (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                 (=> mainv_122_0 (= mainv%_125_0 (< mainv%_123_0 mainv%_124_0)))
                 (=> mainv_126_0 (and mainv_126_0 mainv_122_0))
                 (=> (and mainv_126_0 mainv_122_0) mainv%_125_0)
                 (=> mainv_126_0
                     (= mainv%_127_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_126_0 a!17)
                 (=> mainv_126_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_128_0 0)))
                 (=> mainv_126_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_126_0
                     (= mainv%_129_0 (select mainv%sm44_0 mainv%_128_0)))
                 (=> mainv_126_0 (= mainv%_130_0 (< mainv%_120_0 mainv%_129_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)| mainv_126_0)
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)| mainv_122_0)
                 (=> mainv.critedge6_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                         |tuple(mainv_126_0, mainv.critedge6_0)|
                         |tuple(mainv_122_0, mainv.critedge6_0)|))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (not mainv%_138_0))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)| mainv%_130_0)
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)| (not mainv%_125_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (= mainv%_139_0 mainv%_132_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (= mainv%_140_0 mainv%_133_0))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)|
                     (= mainv%_139_1 mainv%_124_0))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)|
                     (= mainv%_140_1 mainv%_123_0))
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)|
                     (= mainv%_139_2 mainv%_124_0))
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)|
                     (= mainv%_140_2 mainv%_123_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (= mainv%_139_3 mainv%_139_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (= mainv%_140_3 mainv%_140_0))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)|
                     (= mainv%_139_3 mainv%_139_1))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)|
                     (= mainv%_140_3 mainv%_140_1))
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)|
                     (= mainv%_139_3 mainv%_139_2))
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)|
                     (= mainv%_140_3 mainv%_140_2))
                 (=> mainv.critedge6_0
                     (= mainv%_141_0 (< mainv%_140_3 mainv%_139_3)))
                 (=> mainv.critedge6_0
                     (= mainv%phitmp.i13.i_0 (ite mainv%_141_0 1 0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)| mainv_126_0)
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)| mainv_131_0)
                 (=> mainv.critedge7_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                         |tuple(mainv_126_0, mainv.critedge7_0)|
                         |tuple(mainv_131_0, mainv.critedge7_0)|
                         (and mainv.critedge7_0 mainv.critedge6_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     mainv%_138_0)
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)| (not mainv%_130_0))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)| (not mainv%_134_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_142_0 mainv%_133_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_143_0 mainv%_132_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_144_0 0))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_142_1 mainv%_123_0))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_143_1 mainv%_124_0))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)| (= mainv%_144_1 0))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_142_2 mainv%_133_0))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_143_2 mainv%_132_0))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)| (= mainv%_144_2 0))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_142_3 mainv%_140_3))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_143_3 mainv%_139_3))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_144_3 mainv%phitmp.i13.i_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_142_4 mainv%_142_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_143_4 mainv%_143_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_144_4 mainv%_144_0))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_142_4 mainv%_142_1))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_143_4 mainv%_143_1))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_144_4 mainv%_144_1))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_142_4 mainv%_142_2))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_143_4 mainv%_143_2))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_144_4 mainv%_144_2))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_142_4 mainv%_142_3))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_143_4 mainv%_143_3))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_144_4 mainv%_144_3))
                 (=> mainv_152_0 (and mainv_152_0 mainv.critedge7_0))
                 (=> (and mainv_152_0 mainv.critedge7_0) (not mainv%_121_0))
                 (=> mainv_152_0 (= mainv%_153_0 (< mainv%_143_4 mainv%_142_4)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_152_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_152_0)
                     mainv%_153_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_154_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     a!18)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_155_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_156_0 (select mainv%sm44_0 mainv%_155_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_157_0 (< mainv%_117_0 mainv%_156_0)))
                 (=> mainv_145_0 (and mainv_145_0 mainv.critedge7_0))
                 (=> (and mainv_145_0 mainv.critedge7_0) mainv%_121_0)
                 (=> mainv_145_0 (= mainv%_146_0 (< mainv%_142_4 mainv%_143_4)))
                 (=> mainv_147_0 (and mainv_147_0 mainv_145_0))
                 (=> (and mainv_147_0 mainv_145_0) mainv%_146_0)
                 (=> mainv_147_0
                     (= mainv%_148_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_147_0 a!19)
                 (=> mainv_147_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_149_0 0)))
                 (=> mainv_147_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_147_0
                     (= mainv%_150_0 (select mainv%sm44_0 mainv%_149_0)))
                 (=> mainv_147_0 (= mainv%_151_0 (< mainv%_120_0 mainv%_150_0)))
                 (=> |tuple(mainv_147_0, mainv.critedge9_0)| mainv_147_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_152_0, mainv.critedge9_0)| mainv_152_0)
                 (=> mainv.critedge9_0
                     (or |tuple(mainv_147_0, mainv.critedge9_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                         |tuple(mainv_152_0, mainv.critedge9_0)|))
                 (=> |tuple(mainv_147_0, mainv.critedge9_0)| (not mainv%_151_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                     (not mainv%_157_0))
                 (=> |tuple(mainv_152_0, mainv.critedge9_0)| (not mainv%_153_0))
                 (=> mainv.critedge9_0
                     (= mainv%_158_0 (< mainv%_143_4 mainv%_142_4)))
                 (=> mainv.critedge9_0
                     (= mainv%phitmp9.i15.i_0 (ite mainv%_158_0 1 0)))
                 a!20
                 (=> mainv.critedge9_0
                     (= mainv%or.cond7.i16.i_0 (and mainv%_159_0 mainv%_158_0)))
                 (=> |tuple(mainv_147_0, mainv.critedge9.thread_0)| mainv_147_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_145_0, mainv.critedge9.thread_0)| mainv_145_0)
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     mainv.critedge9_0)
                 (=> mainv.critedge9.thread_0
                     (or |tuple(mainv_147_0, mainv.critedge9.thread_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                         |tuple(mainv_145_0, mainv.critedge9.thread_0)|
                         |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|))
                 (=> |tuple(mainv_147_0, mainv.critedge9.thread_0)|
                     mainv%_151_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     mainv%_157_0)
                 (=> |tuple(mainv_145_0, mainv.critedge9.thread_0)|
                     (not mainv%_146_0))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (not mainv%or.cond7.i16.i_0))
                 (=> |tuple(mainv_147_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_0 0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_1 0))
                 (=> |tuple(mainv_145_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_2 0))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_3 mainv%phitmp9.i15.i_0))
                 (=> |tuple(mainv_147_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_4 mainv%_160_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_4 mainv%_160_1))
                 (=> |tuple(mainv_145_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_4 mainv%_160_2))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_4 mainv%_160_3))
                 (=> mainv.critedge9.thread_0
                     (= mainv%_161_0 (= mainv%_144_4 0)))
                 (=> mainv_162_0 (and mainv_162_0 mainv.critedge9.thread_0))
                 (=> (and mainv_162_0 mainv.critedge9.thread_0) mainv%_161_0)
                 (=> mainv_162_0 (= mainv%_163_0 (= mainv%_160_4 0)))
                 (=> mainv_162_0 (= mainv%..i17.i_0 (ite mainv%_163_0 0 2)))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge9.thread_0)
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge9_0)
                 (=> |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv_106_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainvalt_sep_test.exit.i_0)
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (or (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                              mainv_162_0)
                         |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%_161_0))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond7.i16.i_0)
                 (=> |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond5.i10.i_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%or.cond11.i9.i_0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_162_0)
                     (= mainv%.0.i18.i_0 mainv%..i17.i_0))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_1 1))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_2 0))
                 (=> |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_3 0))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_4 0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_162_0)
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_0))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_1))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_2))
                 (=> |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_3))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_4))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (= mainv%_164_0 (= mainv%.0.i.i_3 mainv%.0.i18.i_5)))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (not mainv%_164_0))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                     (and mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                          mainvAllRepair_correct_alt_sep_test.exit.i_0))
                 mainvAllRepair_correct_alt_sep_test.exit.i.split_0)))
  (=> a!21 mainvAllRepair_correct_alt_sep_test.exit.i.split))))
(constraint (let ((a!1 (=> mainv.critedge4_0 (= mainv%_91_0 (not (= mainv%_77_0 0))))))
(let ((a!2 (and (mainv.critedge3 mainv%sm31_0
                                 mainv%Alt_Layer_Value_0
                                 vPositive_RA_Alt_Thresh_0
                                 mainv%sm28_0
                                 mainv%Own_Tracked_Alt_0
                                 mainv%sm30_0
                                 mainv%Other_Tracked_Alt_0
                                 mainv%sm36_0
                                 mainv%Climb_Inhibit_0
                                 mainv%sm32_0
                                 mainv%Up_Separation_0
                                 mainv%sm33_0
                                 mainv%Down_Separation_0
                                 mainv%sm35_0
                                 mainv%Other_Capability_0
                                 mainv%sm34_0
                                 mainv%Other_RAC_0
                                 mainv%sm27_0
                                 mainv%Two_of_Three_Reports_Valid_0
                                 mainv%sm40_0
                                 mainv%sm26_0
                                 mainv%High_Confidence_0
                                 mainv%sm29_0
                                 mainv%Own_Tracked_Alt_Rate_0
                                 mainv%sm25_0
                                 mainv%Cur_Vertical_Sep_0
                                 mainv%_77_0
                                 vg_0)
                true
                (= mainv%_87_0 vg_0)
                (= mainv%.pre14_0
                   (select mainv%sm30_0 mainv%Other_Tracked_Alt_0))
                (= mainv%.pre15_0 (select mainv%sm28_0 mainv%Own_Tracked_Alt_0))
                (=> mainv.critedge4_0 (and mainv.critedge4_0 mainv.critedge3_0))
                (=> (and mainv.critedge4_0 mainv.critedge3_0)
                    (= mainv%_88_0 mainv%.pre15_0))
                (=> (and mainv.critedge4_0 mainv.critedge3_0)
                    (= mainv%_89_0 mainv%.pre14_0))
                (=> (and mainv.critedge4_0 mainv.critedge3_0)
                    (= mainv%_88_1 mainv%_88_0))
                (=> (and mainv.critedge4_0 mainv.critedge3_0)
                    (= mainv%_89_1 mainv%_89_0))
                (=> mainv.critedge4_0
                    (= mainv%_90_0 (< mainv%_89_1 mainv%_88_1)))
                (=> mainv.critedge4_0
                    (= mainv%phitmp9.i.i_0 (ite mainv%_90_0 1 0)))
                a!1
                (=> mainv.critedge4_0
                    (= mainv%or.cond7.i.i_0 (and mainv%_91_0 mainv%_90_0)))
                (=> mainv.critedge4.thread_0
                    (and mainv.critedge4.thread_0 mainv.critedge4_0))
                (=> (and mainv.critedge4.thread_0 mainv.critedge4_0)
                    (not mainv%or.cond7.i.i_0))
                (=> (and mainv.critedge4.thread_0 mainv.critedge4_0)
                    (= mainv%_92_0 mainv%phitmp9.i.i_0))
                (=> (and mainv.critedge4.thread_0 mainv.critedge4_0)
                    (= mainv%_92_1 mainv%_92_0))
                mainv.critedge4.thread_0)))
  (=> a!2
      (mainv.critedge4.thread
        mainv%sm31_0
        mainv%Alt_Layer_Value_0
        vPositive_RA_Alt_Thresh_0
        mainv%sm28_0
        mainv%Own_Tracked_Alt_0
        mainv%sm30_0
        mainv%Other_Tracked_Alt_0
        mainv%sm36_0
        mainv%Climb_Inhibit_0
        mainv%sm32_0
        mainv%Up_Separation_0
        mainv%sm33_0
        mainv%Down_Separation_0
        mainv%sm35_0
        mainv%Other_Capability_0
        mainv%sm34_0
        mainv%Other_RAC_0
        mainv%sm27_0
        mainv%Two_of_Three_Reports_Valid_0
        mainv%sm40_0
        mainv%sm26_0
        mainv%High_Confidence_0
        mainv%sm29_0
        mainv%Own_Tracked_Alt_Rate_0
        mainv%sm25_0
        mainv%Cur_Vertical_Sep_0
        mainv%_92_1
        mainv%_77_0)))))
(constraint (let ((a!1 (=> mainv.critedge4_0 (= mainv%_91_0 (not (= mainv%_77_0 0)))))
      (a!2 (= mainv%_96_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!3 (= mainv%_97_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!4 (= mainv%_98_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!5 (= mainv%_99_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!6 (=> mainvalt_sep_test.exit.i_0
               (= mainv%_101_0 (not (= mainv%_100_0 0)))))
      (a!7 (=> mainv_106_0 (= mainv%_110_0 (not (= mainv%_109_0 0)))))
      (a!8 (= mainv%_136_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_135_0 4))))
      (a!9 (= mainv%_128_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_127_0 4))))
      (a!10 (= mainv%_155_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_154_0 4))))
      (a!11 (= mainv%_149_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_148_0 4))))
      (a!12 (=> mainv.critedge9_0 (= mainv%_159_0 (not (= mainv%_144_4 0))))))
(let ((a!13 (and (mainv.critedge3 mainv%sm31_0
                                  mainv%Alt_Layer_Value_0
                                  vPositive_RA_Alt_Thresh_0
                                  mainv%sm28_0
                                  mainv%Own_Tracked_Alt_0
                                  mainv%sm30_0
                                  mainv%Other_Tracked_Alt_0
                                  mainv%sm36_0
                                  mainv%Climb_Inhibit_0
                                  mainv%sm32_0
                                  mainv%Up_Separation_0
                                  mainv%sm33_0
                                  mainv%Down_Separation_0
                                  mainv%sm35_0
                                  mainv%Other_Capability_0
                                  mainv%sm34_0
                                  mainv%Other_RAC_0
                                  mainv%sm27_0
                                  mainv%Two_of_Three_Reports_Valid_0
                                  mainv%sm40_0
                                  mainv%sm26_0
                                  mainv%High_Confidence_0
                                  mainv%sm29_0
                                  mainv%Own_Tracked_Alt_Rate_0
                                  mainv%sm25_0
                                  mainv%Cur_Vertical_Sep_0
                                  mainv%_77_0
                                  vg_0)
                 true
                 (= mainv%_87_0 vg_0)
                 (= mainv%.pre14_0
                    (select mainv%sm30_0 mainv%Other_Tracked_Alt_0))
                 (= mainv%.pre15_0
                    (select mainv%sm28_0 mainv%Own_Tracked_Alt_0))
                 (=> mainv.critedge4_0
                     (and mainv.critedge4_0 mainv.critedge3_0))
                 (=> (and mainv.critedge4_0 mainv.critedge3_0)
                     (= mainv%_88_0 mainv%.pre15_0))
                 (=> (and mainv.critedge4_0 mainv.critedge3_0)
                     (= mainv%_89_0 mainv%.pre14_0))
                 (=> (and mainv.critedge4_0 mainv.critedge3_0)
                     (= mainv%_88_1 mainv%_88_0))
                 (=> (and mainv.critedge4_0 mainv.critedge3_0)
                     (= mainv%_89_1 mainv%_89_0))
                 (=> mainv.critedge4_0
                     (= mainv%_90_0 (< mainv%_89_1 mainv%_88_1)))
                 (=> mainv.critedge4_0
                     (= mainv%phitmp9.i.i_0 (ite mainv%_90_0 1 0)))
                 a!1
                 (=> mainv.critedge4_0
                     (= mainv%or.cond7.i.i_0 (and mainv%_91_0 mainv%_90_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (and mainvalt_sep_test.exit.i_0 mainv.critedge4_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv.critedge4_0)
                     mainv%or.cond7.i.i_0)
                 (=> (and mainvalt_sep_test.exit.i_0 mainv.critedge4_0)
                     (= mainv%.0.i.i_0 0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv.critedge4_0)
                     (= mainv%.0.i.i_1 mainv%.0.i.i_0))
                 (=> mainvalt_sep_test.exit.i_0 a!2)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_96_0 0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm41_0 (store mainv%sm40_0 mainv%_96_0 400)))
                 (=> mainvalt_sep_test.exit.i_0 a!3)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_97_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm42_0 (store mainv%sm41_0 mainv%_97_0 500)))
                 (=> mainvalt_sep_test.exit.i_0 a!4)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_98_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm43_0 (store mainv%sm42_0 mainv%_98_0 640)))
                 (=> mainvalt_sep_test.exit.i_0 a!5)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_99_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm44_0 (store mainv%sm43_0 mainv%_99_0 740)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_100_0
                        (select mainv%sm26_0 mainv%High_Confidence_0)))
                 a!6
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_102_0
                        (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_103_0 (< mainv%_102_0 601)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond.i8.i_0 (and mainv%_101_0 mainv%_103_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_104_0
                        (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_105_0 (> mainv%_104_0 600)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond11.i9.i_0
                        (and mainv%or.cond.i8.i_0 mainv%_105_0)))
                 (=> mainv_106_0 (and mainv_106_0 mainvalt_sep_test.exit.i_0))
                 (=> (and mainv_106_0 mainvalt_sep_test.exit.i_0)
                     mainv%or.cond11.i9.i_0)
                 (=> mainv_106_0
                     (= mainv%_107_0
                        (select mainv%sm35_0 mainv%Other_Capability_0)))
                 (=> mainv_106_0 (= mainv%_108_0 (= mainv%_107_0 1)))
                 (=> mainv_106_0
                     (= mainv%_109_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                 a!7
                 (=> mainv_106_0
                     (= mainv%_111_0
                        (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                 (=> mainv_106_0 (= mainv%_112_0 (= mainv%_111_0 0)))
                 (=> mainv_106_0
                     (= mainv%_113_0 (or mainv%_110_0 mainv%_112_0)))
                 (=> mainv_106_0
                     (= mainv%or.cond5.i10.i_0 (and mainv%_108_0 mainv%_113_0)))
                 (=> mainv_114_0 (and mainv_114_0 mainv_106_0))
                 (=> (and mainv_114_0 mainv_106_0) (not mainv%or.cond5.i10.i_0))
                 (=> mainv_114_0
                     (= mainv%_115_0
                        (select mainv%sm36_0 mainv%Climb_Inhibit_0)))
                 (=> mainv_114_0 (= mainv%_116_0 (= mainv%_115_0 0)))
                 (=> mainv_114_0
                     (= mainv%_117_0
                        (select mainv%sm32_0 mainv%Up_Separation_0)))
                 (=> mainv_114_0 (= mainv%_118_0 (+ mainv%_117_0 100)))
                 (=> mainv_114_0
                     (= mainv%_119_0
                        (ite mainv%_116_0 mainv%_117_0 mainv%_118_0)))
                 (=> mainv_114_0
                     (= mainv%_120_0
                        (select mainv%sm33_0 mainv%Down_Separation_0)))
                 (=> mainv_114_0 (= mainv%_121_0 (> mainv%_119_0 mainv%_120_0)))
                 (=> mainv_131_0 (and mainv_131_0 mainv_114_0))
                 (=> (and mainv_131_0 mainv_114_0) (not mainv%_121_0))
                 (=> mainv_131_0
                     (= mainv%_132_0
                        (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                 (=> mainv_131_0
                     (= mainv%_133_0
                        (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                 (=> mainv_131_0 (= mainv%_134_0 (< mainv%_132_0 mainv%_133_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_131_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_131_0)
                     mainv%_134_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_135_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     a!8)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_136_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_137_0 (select mainv%sm44_0 mainv%_136_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_138_0 (< mainv%_117_0 mainv%_137_0)))
                 (=> mainv_122_0 (and mainv_122_0 mainv_114_0))
                 (=> (and mainv_122_0 mainv_114_0) mainv%_121_0)
                 (=> mainv_122_0
                     (= mainv%_123_0
                        (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                 (=> mainv_122_0
                     (= mainv%_124_0
                        (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                 (=> mainv_122_0 (= mainv%_125_0 (< mainv%_123_0 mainv%_124_0)))
                 (=> mainv_126_0 (and mainv_126_0 mainv_122_0))
                 (=> (and mainv_126_0 mainv_122_0) mainv%_125_0)
                 (=> mainv_126_0
                     (= mainv%_127_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_126_0 a!9)
                 (=> mainv_126_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_128_0 0)))
                 (=> mainv_126_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_126_0
                     (= mainv%_129_0 (select mainv%sm44_0 mainv%_128_0)))
                 (=> mainv_126_0 (= mainv%_130_0 (< mainv%_120_0 mainv%_129_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)| mainv_126_0)
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)| mainv_122_0)
                 (=> mainv.critedge6_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                         |tuple(mainv_126_0, mainv.critedge6_0)|
                         |tuple(mainv_122_0, mainv.critedge6_0)|))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (not mainv%_138_0))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)| mainv%_130_0)
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)| (not mainv%_125_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (= mainv%_139_0 mainv%_132_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (= mainv%_140_0 mainv%_133_0))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)|
                     (= mainv%_139_1 mainv%_124_0))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)|
                     (= mainv%_140_1 mainv%_123_0))
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)|
                     (= mainv%_139_2 mainv%_124_0))
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)|
                     (= mainv%_140_2 mainv%_123_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (= mainv%_139_3 mainv%_139_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (= mainv%_140_3 mainv%_140_0))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)|
                     (= mainv%_139_3 mainv%_139_1))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)|
                     (= mainv%_140_3 mainv%_140_1))
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)|
                     (= mainv%_139_3 mainv%_139_2))
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)|
                     (= mainv%_140_3 mainv%_140_2))
                 (=> mainv.critedge6_0
                     (= mainv%_141_0 (< mainv%_140_3 mainv%_139_3)))
                 (=> mainv.critedge6_0
                     (= mainv%phitmp.i13.i_0 (ite mainv%_141_0 1 0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)| mainv_126_0)
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)| mainv_131_0)
                 (=> mainv.critedge7_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                         |tuple(mainv_126_0, mainv.critedge7_0)|
                         |tuple(mainv_131_0, mainv.critedge7_0)|
                         (and mainv.critedge7_0 mainv.critedge6_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     mainv%_138_0)
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)| (not mainv%_130_0))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)| (not mainv%_134_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_142_0 mainv%_133_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_143_0 mainv%_132_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_144_0 0))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_142_1 mainv%_123_0))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_143_1 mainv%_124_0))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)| (= mainv%_144_1 0))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_142_2 mainv%_133_0))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_143_2 mainv%_132_0))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)| (= mainv%_144_2 0))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_142_3 mainv%_140_3))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_143_3 mainv%_139_3))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_144_3 mainv%phitmp.i13.i_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_142_4 mainv%_142_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_143_4 mainv%_143_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_144_4 mainv%_144_0))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_142_4 mainv%_142_1))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_143_4 mainv%_143_1))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_144_4 mainv%_144_1))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_142_4 mainv%_142_2))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_143_4 mainv%_143_2))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_144_4 mainv%_144_2))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_142_4 mainv%_142_3))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_143_4 mainv%_143_3))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_144_4 mainv%_144_3))
                 (=> mainv_152_0 (and mainv_152_0 mainv.critedge7_0))
                 (=> (and mainv_152_0 mainv.critedge7_0) (not mainv%_121_0))
                 (=> mainv_152_0 (= mainv%_153_0 (< mainv%_143_4 mainv%_142_4)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_152_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_152_0)
                     mainv%_153_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_154_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     a!10)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_155_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_156_0 (select mainv%sm44_0 mainv%_155_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_157_0 (< mainv%_117_0 mainv%_156_0)))
                 (=> mainv_145_0 (and mainv_145_0 mainv.critedge7_0))
                 (=> (and mainv_145_0 mainv.critedge7_0) mainv%_121_0)
                 (=> mainv_145_0 (= mainv%_146_0 (< mainv%_142_4 mainv%_143_4)))
                 (=> mainv_147_0 (and mainv_147_0 mainv_145_0))
                 (=> (and mainv_147_0 mainv_145_0) mainv%_146_0)
                 (=> mainv_147_0
                     (= mainv%_148_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_147_0 a!11)
                 (=> mainv_147_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_149_0 0)))
                 (=> mainv_147_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_147_0
                     (= mainv%_150_0 (select mainv%sm44_0 mainv%_149_0)))
                 (=> mainv_147_0 (= mainv%_151_0 (< mainv%_120_0 mainv%_150_0)))
                 (=> |tuple(mainv_147_0, mainv.critedge9_0)| mainv_147_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_152_0, mainv.critedge9_0)| mainv_152_0)
                 (=> mainv.critedge9_0
                     (or |tuple(mainv_147_0, mainv.critedge9_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                         |tuple(mainv_152_0, mainv.critedge9_0)|))
                 (=> |tuple(mainv_147_0, mainv.critedge9_0)| (not mainv%_151_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                     (not mainv%_157_0))
                 (=> |tuple(mainv_152_0, mainv.critedge9_0)| (not mainv%_153_0))
                 (=> mainv.critedge9_0
                     (= mainv%_158_0 (< mainv%_143_4 mainv%_142_4)))
                 (=> mainv.critedge9_0
                     (= mainv%phitmp9.i15.i_0 (ite mainv%_158_0 1 0)))
                 a!12
                 (=> mainv.critedge9_0
                     (= mainv%or.cond7.i16.i_0 (and mainv%_159_0 mainv%_158_0)))
                 (=> |tuple(mainv_147_0, mainv.critedge9.thread_0)| mainv_147_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_145_0, mainv.critedge9.thread_0)| mainv_145_0)
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     mainv.critedge9_0)
                 (=> mainv.critedge9.thread_0
                     (or |tuple(mainv_147_0, mainv.critedge9.thread_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                         |tuple(mainv_145_0, mainv.critedge9.thread_0)|
                         |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|))
                 (=> |tuple(mainv_147_0, mainv.critedge9.thread_0)|
                     mainv%_151_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     mainv%_157_0)
                 (=> |tuple(mainv_145_0, mainv.critedge9.thread_0)|
                     (not mainv%_146_0))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (not mainv%or.cond7.i16.i_0))
                 (=> |tuple(mainv_147_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_0 0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_1 0))
                 (=> |tuple(mainv_145_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_2 0))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_3 mainv%phitmp9.i15.i_0))
                 (=> |tuple(mainv_147_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_4 mainv%_160_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_4 mainv%_160_1))
                 (=> |tuple(mainv_145_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_4 mainv%_160_2))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_4 mainv%_160_3))
                 (=> mainv.critedge9.thread_0
                     (= mainv%_161_0 (= mainv%_144_4 0)))
                 (=> mainv_162_0 (and mainv_162_0 mainv.critedge9.thread_0))
                 (=> (and mainv_162_0 mainv.critedge9.thread_0) mainv%_161_0)
                 (=> mainv_162_0 (= mainv%_163_0 (= mainv%_160_4 0)))
                 (=> mainv_162_0 (= mainv%..i17.i_0 (ite mainv%_163_0 0 2)))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge9.thread_0)
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge9_0)
                 (=> |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv_106_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainvalt_sep_test.exit.i_0)
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (or (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                              mainv_162_0)
                         |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%_161_0))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond7.i16.i_0)
                 (=> |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond5.i10.i_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%or.cond11.i9.i_0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_162_0)
                     (= mainv%.0.i18.i_0 mainv%..i17.i_0))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_1 1))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_2 0))
                 (=> |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_3 0))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_4 0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_162_0)
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_0))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_1))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_2))
                 (=> |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_3))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_4))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (= mainv%_164_0 (= mainv%.0.i.i_1 mainv%.0.i18.i_5)))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (not mainv%_164_0))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                     (and mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                          mainvAllRepair_correct_alt_sep_test.exit.i_0))
                 mainvAllRepair_correct_alt_sep_test.exit.i.split_0)))
  (=> a!13 mainvAllRepair_correct_alt_sep_test.exit.i.split))))
(constraint (let ((a!1 (= mainv%_96_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!2 (= mainv%_97_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!3 (= mainv%_98_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!4 (= mainv%_99_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!5 (=> mainvalt_sep_test.exit.i_0
               (= mainv%_101_0 (not (= mainv%_100_0 0)))))
      (a!6 (=> mainv_106_0 (= mainv%_110_0 (not (= mainv%_109_0 0)))))
      (a!7 (= mainv%_136_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_135_0 4))))
      (a!8 (= mainv%_128_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_127_0 4))))
      (a!9 (= mainv%_155_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_154_0 4))))
      (a!10 (= mainv%_149_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_148_0 4))))
      (a!11 (=> mainv.critedge9_0 (= mainv%_159_0 (not (= mainv%_144_4 0))))))
(let ((a!12 (and (mainv.critedge4.thread
                   mainv%sm31_0
                   mainv%Alt_Layer_Value_0
                   vPositive_RA_Alt_Thresh_0
                   mainv%sm28_0
                   mainv%Own_Tracked_Alt_0
                   mainv%sm30_0
                   mainv%Other_Tracked_Alt_0
                   mainv%sm36_0
                   mainv%Climb_Inhibit_0
                   mainv%sm32_0
                   mainv%Up_Separation_0
                   mainv%sm33_0
                   mainv%Down_Separation_0
                   mainv%sm35_0
                   mainv%Other_Capability_0
                   mainv%sm34_0
                   mainv%Other_RAC_0
                   mainv%sm27_0
                   mainv%Two_of_Three_Reports_Valid_0
                   mainv%sm40_0
                   mainv%sm26_0
                   mainv%High_Confidence_0
                   mainv%sm29_0
                   mainv%Own_Tracked_Alt_Rate_0
                   mainv%sm25_0
                   mainv%Cur_Vertical_Sep_0
                   mainv%_92_0
                   mainv%_77_0)
                 true
                 (= mainv%_93_0 (= mainv%_77_0 0))
                 (=> mainv_94_0 (and mainv_94_0 mainv.critedge4.thread_0))
                 (=> (and mainv_94_0 mainv.critedge4.thread_0) mainv%_93_0)
                 (=> mainv_94_0 (= mainv%_95_0 (= mainv%_92_0 0)))
                 (=> mainv_94_0 (= mainv%..i.i_0 (ite mainv%_95_0 0 2)))
                 (=> |tuple(mainv.critedge4.thread_0, mainvalt_sep_test.exit.i_0)|
                     mainv.critedge4.thread_0)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (and mainvalt_sep_test.exit.i_0 mainv_94_0)
                         |tuple(mainv.critedge4.thread_0, mainvalt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv.critedge4.thread_0, mainvalt_sep_test.exit.i_0)|
                     (not mainv%_93_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_94_0)
                     (= mainv%.0.i.i_0 mainv%..i.i_0))
                 (=> |tuple(mainv.critedge4.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_1 1))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_94_0)
                     (= mainv%.0.i.i_2 mainv%.0.i.i_0))
                 (=> |tuple(mainv.critedge4.thread_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_2 mainv%.0.i.i_1))
                 (=> mainvalt_sep_test.exit.i_0 a!1)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_96_0 0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm41_0 (store mainv%sm40_0 mainv%_96_0 400)))
                 (=> mainvalt_sep_test.exit.i_0 a!2)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_97_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm42_0 (store mainv%sm41_0 mainv%_97_0 500)))
                 (=> mainvalt_sep_test.exit.i_0 a!3)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_98_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm43_0 (store mainv%sm42_0 mainv%_98_0 640)))
                 (=> mainvalt_sep_test.exit.i_0 a!4)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_99_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm44_0 (store mainv%sm43_0 mainv%_99_0 740)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_100_0
                        (select mainv%sm26_0 mainv%High_Confidence_0)))
                 a!5
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_102_0
                        (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_103_0 (< mainv%_102_0 601)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond.i8.i_0 (and mainv%_101_0 mainv%_103_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_104_0
                        (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_105_0 (> mainv%_104_0 600)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond11.i9.i_0
                        (and mainv%or.cond.i8.i_0 mainv%_105_0)))
                 (=> mainv_106_0 (and mainv_106_0 mainvalt_sep_test.exit.i_0))
                 (=> (and mainv_106_0 mainvalt_sep_test.exit.i_0)
                     mainv%or.cond11.i9.i_0)
                 (=> mainv_106_0
                     (= mainv%_107_0
                        (select mainv%sm35_0 mainv%Other_Capability_0)))
                 (=> mainv_106_0 (= mainv%_108_0 (= mainv%_107_0 1)))
                 (=> mainv_106_0
                     (= mainv%_109_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                 a!6
                 (=> mainv_106_0
                     (= mainv%_111_0
                        (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                 (=> mainv_106_0 (= mainv%_112_0 (= mainv%_111_0 0)))
                 (=> mainv_106_0
                     (= mainv%_113_0 (or mainv%_110_0 mainv%_112_0)))
                 (=> mainv_106_0
                     (= mainv%or.cond5.i10.i_0 (and mainv%_108_0 mainv%_113_0)))
                 (=> mainv_114_0 (and mainv_114_0 mainv_106_0))
                 (=> (and mainv_114_0 mainv_106_0) (not mainv%or.cond5.i10.i_0))
                 (=> mainv_114_0
                     (= mainv%_115_0
                        (select mainv%sm36_0 mainv%Climb_Inhibit_0)))
                 (=> mainv_114_0 (= mainv%_116_0 (= mainv%_115_0 0)))
                 (=> mainv_114_0
                     (= mainv%_117_0
                        (select mainv%sm32_0 mainv%Up_Separation_0)))
                 (=> mainv_114_0 (= mainv%_118_0 (+ mainv%_117_0 100)))
                 (=> mainv_114_0
                     (= mainv%_119_0
                        (ite mainv%_116_0 mainv%_117_0 mainv%_118_0)))
                 (=> mainv_114_0
                     (= mainv%_120_0
                        (select mainv%sm33_0 mainv%Down_Separation_0)))
                 (=> mainv_114_0 (= mainv%_121_0 (> mainv%_119_0 mainv%_120_0)))
                 (=> mainv_131_0 (and mainv_131_0 mainv_114_0))
                 (=> (and mainv_131_0 mainv_114_0) (not mainv%_121_0))
                 (=> mainv_131_0
                     (= mainv%_132_0
                        (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                 (=> mainv_131_0
                     (= mainv%_133_0
                        (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                 (=> mainv_131_0 (= mainv%_134_0 (< mainv%_132_0 mainv%_133_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_131_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_131_0)
                     mainv%_134_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_135_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     a!7)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_136_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_137_0 (select mainv%sm44_0 mainv%_136_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_138_0 (< mainv%_117_0 mainv%_137_0)))
                 (=> mainv_122_0 (and mainv_122_0 mainv_114_0))
                 (=> (and mainv_122_0 mainv_114_0) mainv%_121_0)
                 (=> mainv_122_0
                     (= mainv%_123_0
                        (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                 (=> mainv_122_0
                     (= mainv%_124_0
                        (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                 (=> mainv_122_0 (= mainv%_125_0 (< mainv%_123_0 mainv%_124_0)))
                 (=> mainv_126_0 (and mainv_126_0 mainv_122_0))
                 (=> (and mainv_126_0 mainv_122_0) mainv%_125_0)
                 (=> mainv_126_0
                     (= mainv%_127_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_126_0 a!8)
                 (=> mainv_126_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_128_0 0)))
                 (=> mainv_126_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_126_0
                     (= mainv%_129_0 (select mainv%sm44_0 mainv%_128_0)))
                 (=> mainv_126_0 (= mainv%_130_0 (< mainv%_120_0 mainv%_129_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)| mainv_126_0)
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)| mainv_122_0)
                 (=> mainv.critedge6_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                         |tuple(mainv_126_0, mainv.critedge6_0)|
                         |tuple(mainv_122_0, mainv.critedge6_0)|))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (not mainv%_138_0))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)| mainv%_130_0)
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)| (not mainv%_125_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (= mainv%_139_0 mainv%_132_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (= mainv%_140_0 mainv%_133_0))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)|
                     (= mainv%_139_1 mainv%_124_0))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)|
                     (= mainv%_140_1 mainv%_123_0))
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)|
                     (= mainv%_139_2 mainv%_124_0))
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)|
                     (= mainv%_140_2 mainv%_123_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (= mainv%_139_3 mainv%_139_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge6_0)|
                     (= mainv%_140_3 mainv%_140_0))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)|
                     (= mainv%_139_3 mainv%_139_1))
                 (=> |tuple(mainv_126_0, mainv.critedge6_0)|
                     (= mainv%_140_3 mainv%_140_1))
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)|
                     (= mainv%_139_3 mainv%_139_2))
                 (=> |tuple(mainv_122_0, mainv.critedge6_0)|
                     (= mainv%_140_3 mainv%_140_2))
                 (=> mainv.critedge6_0
                     (= mainv%_141_0 (< mainv%_140_3 mainv%_139_3)))
                 (=> mainv.critedge6_0
                     (= mainv%phitmp.i13.i_0 (ite mainv%_141_0 1 0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)| mainv_126_0)
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)| mainv_131_0)
                 (=> mainv.critedge7_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                         |tuple(mainv_126_0, mainv.critedge7_0)|
                         |tuple(mainv_131_0, mainv.critedge7_0)|
                         (and mainv.critedge7_0 mainv.critedge6_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     mainv%_138_0)
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)| (not mainv%_130_0))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)| (not mainv%_134_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_142_0 mainv%_133_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_143_0 mainv%_132_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_144_0 0))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_142_1 mainv%_123_0))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_143_1 mainv%_124_0))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)| (= mainv%_144_1 0))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_142_2 mainv%_133_0))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_143_2 mainv%_132_0))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)| (= mainv%_144_2 0))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_142_3 mainv%_140_3))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_143_3 mainv%_139_3))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_144_3 mainv%phitmp.i13.i_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_142_4 mainv%_142_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_143_4 mainv%_143_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge7_0)|
                     (= mainv%_144_4 mainv%_144_0))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_142_4 mainv%_142_1))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_143_4 mainv%_143_1))
                 (=> |tuple(mainv_126_0, mainv.critedge7_0)|
                     (= mainv%_144_4 mainv%_144_1))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_142_4 mainv%_142_2))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_143_4 mainv%_143_2))
                 (=> |tuple(mainv_131_0, mainv.critedge7_0)|
                     (= mainv%_144_4 mainv%_144_2))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_142_4 mainv%_142_3))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_143_4 mainv%_143_3))
                 (=> (and mainv.critedge7_0 mainv.critedge6_0)
                     (= mainv%_144_4 mainv%_144_3))
                 (=> mainv_152_0 (and mainv_152_0 mainv.critedge7_0))
                 (=> (and mainv_152_0 mainv.critedge7_0) (not mainv%_121_0))
                 (=> mainv_152_0 (= mainv%_153_0 (< mainv%_143_4 mainv%_142_4)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_152_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_152_0)
                     mainv%_153_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_154_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     a!9)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_155_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_156_0 (select mainv%sm44_0 mainv%_155_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_157_0 (< mainv%_117_0 mainv%_156_0)))
                 (=> mainv_145_0 (and mainv_145_0 mainv.critedge7_0))
                 (=> (and mainv_145_0 mainv.critedge7_0) mainv%_121_0)
                 (=> mainv_145_0 (= mainv%_146_0 (< mainv%_142_4 mainv%_143_4)))
                 (=> mainv_147_0 (and mainv_147_0 mainv_145_0))
                 (=> (and mainv_147_0 mainv_145_0) mainv%_146_0)
                 (=> mainv_147_0
                     (= mainv%_148_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_147_0 a!10)
                 (=> mainv_147_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_149_0 0)))
                 (=> mainv_147_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_147_0
                     (= mainv%_150_0 (select mainv%sm44_0 mainv%_149_0)))
                 (=> mainv_147_0 (= mainv%_151_0 (< mainv%_120_0 mainv%_150_0)))
                 (=> |tuple(mainv_147_0, mainv.critedge9_0)| mainv_147_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_152_0, mainv.critedge9_0)| mainv_152_0)
                 (=> mainv.critedge9_0
                     (or |tuple(mainv_147_0, mainv.critedge9_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                         |tuple(mainv_152_0, mainv.critedge9_0)|))
                 (=> |tuple(mainv_147_0, mainv.critedge9_0)| (not mainv%_151_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9_0)|
                     (not mainv%_157_0))
                 (=> |tuple(mainv_152_0, mainv.critedge9_0)| (not mainv%_153_0))
                 (=> mainv.critedge9_0
                     (= mainv%_158_0 (< mainv%_143_4 mainv%_142_4)))
                 (=> mainv.critedge9_0
                     (= mainv%phitmp9.i15.i_0 (ite mainv%_158_0 1 0)))
                 a!11
                 (=> mainv.critedge9_0
                     (= mainv%or.cond7.i16.i_0 (and mainv%_159_0 mainv%_158_0)))
                 (=> |tuple(mainv_147_0, mainv.critedge9.thread_0)| mainv_147_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_145_0, mainv.critedge9.thread_0)| mainv_145_0)
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     mainv.critedge9_0)
                 (=> mainv.critedge9.thread_0
                     (or |tuple(mainv_147_0, mainv.critedge9.thread_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                         |tuple(mainv_145_0, mainv.critedge9.thread_0)|
                         |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|))
                 (=> |tuple(mainv_147_0, mainv.critedge9.thread_0)|
                     mainv%_151_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     mainv%_157_0)
                 (=> |tuple(mainv_145_0, mainv.critedge9.thread_0)|
                     (not mainv%_146_0))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (not mainv%or.cond7.i16.i_0))
                 (=> |tuple(mainv_147_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_0 0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_1 0))
                 (=> |tuple(mainv_145_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_2 0))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_3 mainv%phitmp9.i15.i_0))
                 (=> |tuple(mainv_147_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_4 mainv%_160_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_4 mainv%_160_1))
                 (=> |tuple(mainv_145_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_4 mainv%_160_2))
                 (=> |tuple(mainv.critedge9_0, mainv.critedge9.thread_0)|
                     (= mainv%_160_4 mainv%_160_3))
                 (=> mainv.critedge9.thread_0
                     (= mainv%_161_0 (= mainv%_144_4 0)))
                 (=> mainv_162_0 (and mainv_162_0 mainv.critedge9.thread_0))
                 (=> (and mainv_162_0 mainv.critedge9.thread_0) mainv%_161_0)
                 (=> mainv_162_0 (= mainv%_163_0 (= mainv%_160_4 0)))
                 (=> mainv_162_0 (= mainv%..i17.i_0 (ite mainv%_163_0 0 2)))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge9.thread_0)
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge9_0)
                 (=> |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv_106_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainvalt_sep_test.exit.i_0)
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (or (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                              mainv_162_0)
                         |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%_161_0))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond7.i16.i_0)
                 (=> |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond5.i10.i_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%or.cond11.i9.i_0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_162_0)
                     (= mainv%.0.i18.i_0 mainv%..i17.i_0))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_1 1))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_2 0))
                 (=> |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_3 0))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_4 0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_162_0)
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_0))
                 (=> |tuple(mainv.critedge9.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_1))
                 (=> |tuple(mainv.critedge9_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_2))
                 (=> |tuple(mainv_106_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_3))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i18.i_5 mainv%.0.i18.i_4))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (= mainv%_164_0 (= mainv%.0.i.i_2 mainv%.0.i18.i_5)))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (not mainv%_164_0))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                     (and mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                          mainvAllRepair_correct_alt_sep_test.exit.i_0))
                 mainvAllRepair_correct_alt_sep_test.exit.i.split_0)))
  (=> a!12 mainvAllRepair_correct_alt_sep_test.exit.i.split))))
(constraint (=> (and (mainv_84!_FwdCond
           mainv%sm31_0
           mainv%Alt_Layer_Value_0
           vPositive_RA_Alt_Thresh_0
           mainv%sm28_0
           mainv%Own_Tracked_Alt_0
           mainv%sm30_0
           mainv%Other_Tracked_Alt_0
           mainv%sm36_0
           mainv%Climb_Inhibit_0
           mainv%sm32_0
           mainv%Up_Separation_0
           mainv%sm33_0
           mainv%Down_Separation_0
           mainv%sm35_0
           mainv%Other_Capability_0
           mainv%sm34_0
           mainv%Other_RAC_0
           mainv%sm27_0
           mainv%Two_of_Three_Reports_Valid_0
           mainv%sm40_0
           mainv%sm26_0
           mainv%High_Confidence_0
           mainv%sm29_0
           mainv%Own_Tracked_Alt_Rate_0
           mainv%sm25_0
           mainv%Cur_Vertical_Sep_0
           mainv%_77_0
           vg_0
           vfind_condition_0)
         (mainv_84 mainv%sm31_0
                   mainv%Alt_Layer_Value_0
                   vPositive_RA_Alt_Thresh_0
                   mainv%sm28_0
                   mainv%Own_Tracked_Alt_0
                   mainv%sm30_0
                   mainv%Other_Tracked_Alt_0
                   mainv%sm36_0
                   mainv%Climb_Inhibit_0
                   mainv%sm32_0
                   mainv%Up_Separation_0
                   mainv%sm33_0
                   mainv%Down_Separation_0
                   mainv%sm35_0
                   mainv%Other_Capability_0
                   mainv%sm34_0
                   mainv%Other_RAC_0
                   mainv%sm27_0
                   mainv%Two_of_Three_Reports_Valid_0
                   mainv%sm40_0
                   mainv%sm26_0
                   mainv%High_Confidence_0
                   mainv%sm29_0
                   mainv%Own_Tracked_Alt_Rate_0
                   mainv%sm25_0
                   mainv%Cur_Vertical_Sep_0
                   mainv%_77_0
                   vg_0
                   vfind_condition_0)
         true
         (= mainv%_85_0 vfind_condition_0)
         (=> mainv.critedge3_0 (and mainv.critedge3_0 mainv_84_0))
         (=> (and mainv.critedge3_0 mainv_84_0) mainv%_86_0)
         mainv.critedge3_0)
    (mainv.critedge3 mainv%sm31_0
                     mainv%Alt_Layer_Value_0
                     vPositive_RA_Alt_Thresh_0
                     mainv%sm28_0
                     mainv%Own_Tracked_Alt_0
                     mainv%sm30_0
                     mainv%Other_Tracked_Alt_0
                     mainv%sm36_0
                     mainv%Climb_Inhibit_0
                     mainv%sm32_0
                     mainv%Up_Separation_0
                     mainv%sm33_0
                     mainv%Down_Separation_0
                     mainv%sm35_0
                     mainv%Other_Capability_0
                     mainv%sm34_0
                     mainv%Other_RAC_0
                     mainv%sm27_0
                     mainv%Two_of_Three_Reports_Valid_0
                     mainv%sm40_0
                     mainv%sm26_0
                     mainv%High_Confidence_0
                     mainv%sm29_0
                     mainv%Own_Tracked_Alt_Rate_0
                     mainv%sm25_0
                     mainv%Cur_Vertical_Sep_0
                     mainv%_77_0
                     vg_0)))
(constraint (=> (and (not (mainv_84!_FwdCond
                mainv%sm31_0
                mainv%Alt_Layer_Value_0
                vPositive_RA_Alt_Thresh_0
                mainv%sm28_0
                mainv%Own_Tracked_Alt_0
                mainv%sm30_0
                mainv%Other_Tracked_Alt_0
                mainv%sm36_0
                mainv%Climb_Inhibit_0
                mainv%sm32_0
                mainv%Up_Separation_0
                mainv%sm33_0
                mainv%Down_Separation_0
                mainv%sm35_0
                mainv%Other_Capability_0
                mainv%sm34_0
                mainv%Other_RAC_0
                mainv%sm27_0
                mainv%Two_of_Three_Reports_Valid_0
                mainv%sm40_0
                mainv%sm26_0
                mainv%High_Confidence_0
                mainv%sm29_0
                mainv%Own_Tracked_Alt_Rate_0
                mainv%sm25_0
                mainv%Cur_Vertical_Sep_0
                mainv%_77_0
                vg_0
                vfind_condition_0))
         (mainv_84 mainv%sm31_0
                   mainv%Alt_Layer_Value_0
                   vPositive_RA_Alt_Thresh_0
                   mainv%sm28_0
                   mainv%Own_Tracked_Alt_0
                   mainv%sm30_0
                   mainv%Other_Tracked_Alt_0
                   mainv%sm36_0
                   mainv%Climb_Inhibit_0
                   mainv%sm32_0
                   mainv%Up_Separation_0
                   mainv%sm33_0
                   mainv%Down_Separation_0
                   mainv%sm35_0
                   mainv%Other_Capability_0
                   mainv%sm34_0
                   mainv%Other_RAC_0
                   mainv%sm27_0
                   mainv%Two_of_Three_Reports_Valid_0
                   mainv%sm40_0
                   mainv%sm26_0
                   mainv%High_Confidence_0
                   mainv%sm29_0
                   mainv%Own_Tracked_Alt_Rate_0
                   mainv%sm25_0
                   mainv%Cur_Vertical_Sep_0
                   mainv%_77_0
                   vg_0
                   vfind_condition_0)
         true
         (= mainv%_85_0 vfind_condition_0)
         (=> mainv.critedge4.thread_0 (and mainv.critedge4.thread_0 mainv_84_0))
         (=> (and mainv.critedge4.thread_0 mainv_84_0) (not mainv%_86_0))
         (=> (and mainv.critedge4.thread_0 mainv_84_0) (= mainv%_92_0 0))
         (=> (and mainv.critedge4.thread_0 mainv_84_0)
             (= mainv%_92_1 mainv%_92_0))
         mainv.critedge4.thread_0)
    (mainv.critedge4.thread
      mainv%sm31_0
      mainv%Alt_Layer_Value_0
      vPositive_RA_Alt_Thresh_0
      mainv%sm28_0
      mainv%Own_Tracked_Alt_0
      mainv%sm30_0
      mainv%Other_Tracked_Alt_0
      mainv%sm36_0
      mainv%Climb_Inhibit_0
      mainv%sm32_0
      mainv%Up_Separation_0
      mainv%sm33_0
      mainv%Down_Separation_0
      mainv%sm35_0
      mainv%Other_Capability_0
      mainv%sm34_0
      mainv%Other_RAC_0
      mainv%sm27_0
      mainv%Two_of_Three_Reports_Valid_0
      mainv%sm40_0
      mainv%sm26_0
      mainv%High_Confidence_0
      mainv%sm29_0
      mainv%Own_Tracked_Alt_Rate_0
      mainv%sm25_0
      mainv%Cur_Vertical_Sep_0
      mainv%_92_1
      mainv%_77_0)))
(constraint (=> mainvAllRepair_correct_alt_sep_test.exit.i.split false))
(check-synth)
