#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun  2 13:16:59 2023
# Process ID: 9116
# Current directory: D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7684 D:\University\pulpino_vga_apb\pulpino_nexys_a7_100t\pulpino_nexys_a7_100t.xpr
# Log file: D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t/vivado.log
# Journal file: D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programs/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 865.164 ; gain = 219.191
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jun  2 13:17:47 2023] Launched synth_1...
Run output will be captured here: D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jun  2 13:20:20 2023] Launched synth_1...
Run output will be captured here: D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
[Fri Jun  2 13:22:51 2023] Launched synth_1...
Run output will be captured here: D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/synth_1/runme.log
create_run synth_2 -flow {Vivado Synthesis 2019}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100tcsg324-1
launch_runs synth_2 -jobs 4
[Fri Jun  2 13:24:18 2023] Launched synth_2...
Run output will be captured here: D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/synth_2/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/synth_1

launch_runs synth_1 -jobs 3
[Fri Jun  2 13:24:33 2023] Launched synth_1...
Run output will be captured here: D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/synth_1

current_run [get_runs synth_2]
delete_runs "synth_1"
INFO: [Vivado 12-3261] Dependent run, 'impl_1', will be deleted with parent run, 'synth_1'.
launch_runs impl_2 -jobs 3
[Fri Jun  2 13:30:25 2023] Launched impl_2...
Run output will be captured here: D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 3
[Fri Jun  2 13:37:13 2023] Launched impl_2...
Run output will be captured here: D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/impl_2/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-08:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 960.289 ; gain = 2.289
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0F054A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2206.242 ; gain = 1245.953
set_property PROGRAM.FILE {D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/impl_2/pulpino_nexys_a7.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/University/pulpino_vga_apb/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/impl_2/pulpino_nexys_a7.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a100t_0 and the probes file(s) .
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  2 13:39:53 2023...
