Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Sep  6 20:27:40 2025
| Host         : Peter-PC_Rig running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Counter16Bit_timing_summary_routed.rpt -pb Counter16Bit_timing_summary_routed.pb -rpx Counter16Bit_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter16Bit
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.970        0.000                      0                  201        0.185        0.000                      0                  201        3.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.970        0.000                      0                  201        0.185        0.000                      0                  201        3.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 counter/ticks_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/ticks_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.828ns (23.324%)  route 2.722ns (76.676%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.737     5.371    counter/CLK
    SLICE_X40Y24         FDRE                                         r  counter/ticks_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  counter/ticks_reg[18]/Q
                         net (fo=2, routed)           0.847     6.675    counter/ticks_reg[18]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  counter/counter[15]_i_2/O
                         net (fo=2, routed)           0.611     7.410    counter/counter[15]_i_2_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  counter/ticks[0]_i_3/O
                         net (fo=2, routed)           0.308     7.842    counter/ticks[0]_i_3_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.124     7.966 r  counter/ticks[0]_i_1/O
                         net (fo=25, routed)          0.955     8.921    counter/ticks[0]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  counter/ticks_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.568    14.926    counter/CLK
    SLICE_X40Y20         FDRE                                         r  counter/ticks_reg[0]/C
                         clock pessimism              0.429    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X40Y20         FDRE (Setup_fdre_C_R)       -0.429    14.891    counter/ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 counter/ticks_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/ticks_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.828ns (23.324%)  route 2.722ns (76.676%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.737     5.371    counter/CLK
    SLICE_X40Y24         FDRE                                         r  counter/ticks_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  counter/ticks_reg[18]/Q
                         net (fo=2, routed)           0.847     6.675    counter/ticks_reg[18]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  counter/counter[15]_i_2/O
                         net (fo=2, routed)           0.611     7.410    counter/counter[15]_i_2_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  counter/ticks[0]_i_3/O
                         net (fo=2, routed)           0.308     7.842    counter/ticks[0]_i_3_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.124     7.966 r  counter/ticks[0]_i_1/O
                         net (fo=25, routed)          0.955     8.921    counter/ticks[0]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  counter/ticks_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.568    14.926    counter/CLK
    SLICE_X40Y20         FDRE                                         r  counter/ticks_reg[1]/C
                         clock pessimism              0.429    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X40Y20         FDRE (Setup_fdre_C_R)       -0.429    14.891    counter/ticks_reg[1]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 counter/ticks_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/ticks_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.828ns (23.324%)  route 2.722ns (76.676%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.737     5.371    counter/CLK
    SLICE_X40Y24         FDRE                                         r  counter/ticks_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  counter/ticks_reg[18]/Q
                         net (fo=2, routed)           0.847     6.675    counter/ticks_reg[18]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  counter/counter[15]_i_2/O
                         net (fo=2, routed)           0.611     7.410    counter/counter[15]_i_2_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  counter/ticks[0]_i_3/O
                         net (fo=2, routed)           0.308     7.842    counter/ticks[0]_i_3_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.124     7.966 r  counter/ticks[0]_i_1/O
                         net (fo=25, routed)          0.955     8.921    counter/ticks[0]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  counter/ticks_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.568    14.926    counter/CLK
    SLICE_X40Y20         FDRE                                         r  counter/ticks_reg[2]/C
                         clock pessimism              0.429    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X40Y20         FDRE (Setup_fdre_C_R)       -0.429    14.891    counter/ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 counter/ticks_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/ticks_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.828ns (23.324%)  route 2.722ns (76.676%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.737     5.371    counter/CLK
    SLICE_X40Y24         FDRE                                         r  counter/ticks_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  counter/ticks_reg[18]/Q
                         net (fo=2, routed)           0.847     6.675    counter/ticks_reg[18]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  counter/counter[15]_i_2/O
                         net (fo=2, routed)           0.611     7.410    counter/counter[15]_i_2_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  counter/ticks[0]_i_3/O
                         net (fo=2, routed)           0.308     7.842    counter/ticks[0]_i_3_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.124     7.966 r  counter/ticks[0]_i_1/O
                         net (fo=25, routed)          0.955     8.921    counter/ticks[0]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  counter/ticks_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.568    14.926    counter/CLK
    SLICE_X40Y20         FDRE                                         r  counter/ticks_reg[3]/C
                         clock pessimism              0.429    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X40Y20         FDRE (Setup_fdre_C_R)       -0.429    14.891    counter/ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 counter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/match_led_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.616ns (40.098%)  route 2.414ns (59.902%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.745     5.379    counter/CLK
    SLICE_X41Y19         FDRE                                         r  counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  counter/counter_reg[3]/Q
                         net (fo=12, routed)          1.675     7.511    counter/Q[1]
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  counter/match_led0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.635    counter/match_led0_carry_i_3_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.185 r  counter/match_led0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.185    counter/match_led0_carry_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.342 r  counter/match_led0_carry__0/CO[1]
                         net (fo=1, routed)           0.739     9.080    counter/match_led0_carry__0_n_2
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.329     9.409 r  counter/match_led_i_1/O
                         net (fo=1, routed)           0.000     9.409    counter/match_led_i_1_n_0
    SLICE_X42Y23         FDRE                                         r  counter/match_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.564    14.922    counter/CLK
    SLICE_X42Y23         FDRE                                         r  counter/match_led_reg/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X42Y23         FDRE (Setup_fdre_C_D)        0.077    15.393    counter/match_led_reg
  -------------------------------------------------------------------
                         required time                         15.393    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 counter/ticks_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/ticks_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.828ns (24.642%)  route 2.532ns (75.358%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.737     5.371    counter/CLK
    SLICE_X40Y24         FDRE                                         r  counter/ticks_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  counter/ticks_reg[18]/Q
                         net (fo=2, routed)           0.847     6.675    counter/ticks_reg[18]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  counter/counter[15]_i_2/O
                         net (fo=2, routed)           0.611     7.410    counter/counter[15]_i_2_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  counter/ticks[0]_i_3/O
                         net (fo=2, routed)           0.308     7.842    counter/ticks[0]_i_3_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.124     7.966 r  counter/ticks[0]_i_1/O
                         net (fo=25, routed)          0.766     8.731    counter/ticks[0]_i_1_n_0
    SLICE_X40Y26         FDRE                                         r  counter/ticks_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.564    14.922    counter/CLK
    SLICE_X40Y26         FDRE                                         r  counter/ticks_reg[24]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X40Y26         FDRE (Setup_fdre_C_R)       -0.429    14.849    counter/ticks_reg[24]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 seven_seg_inst/ticks_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seven_seg_inst/display_idx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.828ns (22.674%)  route 2.824ns (77.326%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.741     5.375    seven_seg_inst/CLK
    SLICE_X36Y21         FDRE                                         r  seven_seg_inst/ticks_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  seven_seg_inst/ticks_reg[8]/Q
                         net (fo=2, routed)           0.700     6.531    seven_seg_inst/ticks_reg[8]
    SLICE_X37Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.655 f  seven_seg_inst/ticks[0]_i_4__0/O
                         net (fo=1, routed)           0.949     7.604    seven_seg_inst/ticks[0]_i_4__0_n_0
    SLICE_X37Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.728 r  seven_seg_inst/ticks[0]_i_1__0/O
                         net (fo=21, routed)          0.654     8.383    seven_seg_inst/clear
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.507 r  seven_seg_inst/display_idx[0]_i_1/O
                         net (fo=1, routed)           0.520     9.027    seven_seg_inst/display_idx[0]_i_1_n_0
    SLICE_X41Y26         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.564    14.922    seven_seg_inst/CLK
    SLICE_X41Y26         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X41Y26         FDRE (Setup_fdre_C_D)       -0.058    15.220    seven_seg_inst/display_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 counter/ticks_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/ticks_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.828ns (25.318%)  route 2.442ns (74.682%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.737     5.371    counter/CLK
    SLICE_X40Y24         FDRE                                         r  counter/ticks_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  counter/ticks_reg[18]/Q
                         net (fo=2, routed)           0.847     6.675    counter/ticks_reg[18]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  counter/counter[15]_i_2/O
                         net (fo=2, routed)           0.611     7.410    counter/counter[15]_i_2_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  counter/ticks[0]_i_3/O
                         net (fo=2, routed)           0.308     7.842    counter/ticks[0]_i_3_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.124     7.966 r  counter/ticks[0]_i_1/O
                         net (fo=25, routed)          0.676     8.642    counter/ticks[0]_i_1_n_0
    SLICE_X40Y21         FDRE                                         r  counter/ticks_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.567    14.925    counter/CLK
    SLICE_X40Y21         FDRE                                         r  counter/ticks_reg[4]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X40Y21         FDRE (Setup_fdre_C_R)       -0.429    14.890    counter/ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 counter/ticks_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/ticks_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.828ns (25.318%)  route 2.442ns (74.682%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.737     5.371    counter/CLK
    SLICE_X40Y24         FDRE                                         r  counter/ticks_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  counter/ticks_reg[18]/Q
                         net (fo=2, routed)           0.847     6.675    counter/ticks_reg[18]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  counter/counter[15]_i_2/O
                         net (fo=2, routed)           0.611     7.410    counter/counter[15]_i_2_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  counter/ticks[0]_i_3/O
                         net (fo=2, routed)           0.308     7.842    counter/ticks[0]_i_3_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.124     7.966 r  counter/ticks[0]_i_1/O
                         net (fo=25, routed)          0.676     8.642    counter/ticks[0]_i_1_n_0
    SLICE_X40Y21         FDRE                                         r  counter/ticks_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.567    14.925    counter/CLK
    SLICE_X40Y21         FDRE                                         r  counter/ticks_reg[5]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X40Y21         FDRE (Setup_fdre_C_R)       -0.429    14.890    counter/ticks_reg[5]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 counter/ticks_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/ticks_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.828ns (25.318%)  route 2.442ns (74.682%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.737     5.371    counter/CLK
    SLICE_X40Y24         FDRE                                         r  counter/ticks_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  counter/ticks_reg[18]/Q
                         net (fo=2, routed)           0.847     6.675    counter/ticks_reg[18]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  counter/counter[15]_i_2/O
                         net (fo=2, routed)           0.611     7.410    counter/counter[15]_i_2_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  counter/ticks[0]_i_3/O
                         net (fo=2, routed)           0.308     7.842    counter/ticks[0]_i_3_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.124     7.966 r  counter/ticks[0]_i_1/O
                         net (fo=25, routed)          0.676     8.642    counter/ticks[0]_i_1_n_0
    SLICE_X40Y21         FDRE                                         r  counter/ticks_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.567    14.925    counter/CLK
    SLICE_X40Y21         FDRE                                         r  counter/ticks_reg[6]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X40Y21         FDRE (Setup_fdre_C_R)       -0.429    14.890    counter/ticks_reg[6]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  6.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 counter_delta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.249ns (82.197%)  route 0.054ns (17.803%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.586     1.464    CLK100_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  counter_delta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter_delta_reg[3]/Q
                         net (fo=1, routed)           0.054     1.659    counter/counter_reg[11]_0[3]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.704 r  counter/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.704    counter/i__carry_i_2_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.767 r  counter/_inferred__2/i__carry/O[3]
                         net (fo=1, routed)           0.000     1.767    counter/counter[3]
    SLICE_X41Y19         FDRE                                         r  counter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.853     1.978    counter/CLK
    SLICE_X41Y19         FDRE                                         r  counter/counter_reg[3]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.105     1.582    counter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.581     1.459    CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  pre_counter_delta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.128     1.587 r  pre_counter_delta_reg[9]/Q
                         net (fo=1, routed)           0.053     1.640    pre_counter_delta[9]
    SLICE_X41Y25         FDRE                                         r  counter_delta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.847     1.972    CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  counter_delta_reg[9]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)        -0.007     1.452    counter_delta_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.586     1.464    CLK100_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  pre_counter_delta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  pre_counter_delta_reg[3]/Q
                         net (fo=1, routed)           0.115     1.720    pre_counter_delta[3]
    SLICE_X40Y19         FDRE                                         r  counter_delta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.853     1.978    CLK100_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  counter_delta_reg[3]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.066     1.530    counter_delta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.586     1.464    CLK100_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  pre_counter_delta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  pre_counter_delta_reg[1]/Q
                         net (fo=1, routed)           0.125     1.730    pre_counter_delta[1]
    SLICE_X40Y19         FDRE                                         r  counter_delta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.853     1.978    CLK100_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  counter_delta_reg[1]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.070     1.534    counter_delta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.868%)  route 0.111ns (44.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.581     1.459    CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  pre_counter_delta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  pre_counter_delta_reg[10]/Q
                         net (fo=1, routed)           0.111     1.711    pre_counter_delta[10]
    SLICE_X41Y25         FDRE                                         r  counter_delta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.847     1.972    CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  counter_delta_reg[10]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.046     1.505    counter_delta_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 counter_delta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.251ns (74.331%)  route 0.087ns (25.669%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.586     1.464    CLK100_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  counter_delta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter_delta_reg[1]/Q
                         net (fo=1, routed)           0.087     1.692    counter/counter_reg[11]_0[1]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.737 r  counter/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.737    counter/i__carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.802 r  counter/_inferred__2/i__carry/O[1]
                         net (fo=1, routed)           0.000     1.802    counter/counter[1]
    SLICE_X41Y19         FDRE                                         r  counter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.853     1.978    counter/CLK
    SLICE_X41Y19         FDRE                                         r  counter/counter_reg[1]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.105     1.582    counter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.589     1.467    CLK100_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  pre_counter_delta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  pre_counter_delta_reg[0]/Q
                         net (fo=1, routed)           0.116     1.747    pre_counter_delta[0]
    SLICE_X42Y16         FDRE                                         r  counter_delta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     1.981    CLK100_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  counter_delta_reg[0]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.059     1.526    counter_delta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.589     1.467    CLK100_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  pre_counter_delta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  pre_counter_delta_reg[2]/Q
                         net (fo=1, routed)           0.112     1.743    pre_counter_delta[2]
    SLICE_X42Y16         FDRE                                         r  counter_delta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     1.981    CLK100_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  counter_delta_reg[2]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.052     1.519    counter_delta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 counter/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/MATCH_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.306%)  route 0.192ns (57.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.584     1.462    counter/CLK
    SLICE_X41Y21         FDRE                                         r  counter/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[10]/Q
                         net (fo=11, routed)          0.192     1.795    counter/counter_reg_n_0_[10]
    SLICE_X38Y21         FDRE                                         r  counter/MATCH_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.849     1.974    counter/CLK
    SLICE_X38Y21         FDRE                                         r  counter/MATCH_reg[10]/C
                         clock pessimism             -0.480     1.494    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.076     1.570    counter/MATCH_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 pre_match_set_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            match_set_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.581     1.459    CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  pre_match_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.128     1.587 r  pre_match_set_reg/Q
                         net (fo=1, routed)           0.120     1.707    pre_match_set
    SLICE_X41Y25         FDRE                                         r  match_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.847     1.972    CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  match_set_reg/C
                         clock pessimism             -0.513     1.459    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.017     1.476    match_set_reg
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y16    counter_delta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y25    counter_delta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y19    counter_delta_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y16    counter_delta_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y19    counter_delta_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24    counter_delta_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24    counter_delta_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24    counter_delta_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24    counter_delta_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y16    counter_delta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y16    counter_delta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y25    counter_delta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y25    counter_delta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y19    counter_delta_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y19    counter_delta_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y16    counter_delta_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y16    counter_delta_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y19    counter_delta_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y19    counter_delta_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    counter_delta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    counter_delta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y25    counter_delta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y25    counter_delta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y19    counter_delta_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y19    counter_delta_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    counter_delta_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    counter_delta_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y19    counter_delta_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y19    counter_delta_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.241ns  (logic 4.928ns (48.119%)  route 5.313ns (51.881%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.744     5.378    counter/CLK
    SLICE_X41Y20         FDRE                                         r  counter/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456     5.834 f  counter/counter_reg[5]/Q
                         net (fo=11, routed)          0.888     6.722    counter/sel0[1]
    SLICE_X38Y20         LUT4 (Prop_lut4_I3_O)        0.153     6.875 r  counter/SS_CATHODE_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.496     7.371    counter/SS_CATHODE_OBUF[4]_inst_i_5_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.331     7.702 r  counter/SS_CATHODE_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.702    counter/SS_CATHODE_OBUF[4]_inst_i_3_n_0
    SLICE_X39Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     7.919 r  counter/SS_CATHODE_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.929    11.848    SS_CATHODE_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.771    15.619 r  SS_CATHODE_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.619    SS_CATHODE[4]
    M17                                                               r  SS_CATHODE[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.240ns  (logic 4.462ns (43.574%)  route 5.778ns (56.426%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.739     5.373    seven_seg_inst/CLK
    SLICE_X41Y26         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  seven_seg_inst/display_idx_reg[0]/Q
                         net (fo=27, routed)          1.668     7.497    seven_seg_inst/display_idx[0]
    SLICE_X37Y20         LUT4 (Prop_lut4_I1_O)        0.150     7.647 r  seven_seg_inst/SS_CATHODE_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.625     8.272    counter/SS_CATHODE[6]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.326     8.598 r  counter/SS_CATHODE_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.486    12.083    SS_CATHODE_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    15.613 r  SS_CATHODE_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.613    SS_CATHODE[6]
    H18                                                               r  SS_CATHODE[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.964ns  (logic 4.220ns (42.348%)  route 5.744ns (57.652%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.739     5.373    seven_seg_inst/CLK
    SLICE_X41Y26         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 r  seven_seg_inst/display_idx_reg[0]/Q
                         net (fo=27, routed)          1.834     7.663    counter/display_idx[0]
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.787 r  counter/SS_CATHODE_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.664     8.451    counter/SS_CATHODE_OBUF[1]_inst_i_3_n_0
    SLICE_X40Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.575 r  counter/SS_CATHODE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.247    11.822    SS_CATHODE_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    15.337 r  SS_CATHODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.337    SS_CATHODE[1]
    H15                                                               r  SS_CATHODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.836ns  (logic 4.884ns (49.649%)  route 4.953ns (50.351%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.745     5.379    counter/CLK
    SLICE_X41Y19         FDRE                                         r  counter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.835 f  counter/counter_reg[0]/Q
                         net (fo=11, routed)          1.005     6.840    counter/counter_reg_n_0_[0]
    SLICE_X38Y20         LUT4 (Prop_lut4_I0_O)        0.157     6.997 r  counter/SS_CATHODE_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.452     7.450    counter/SS_CATHODE_OBUF[2]_inst_i_4_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I5_O)        0.355     7.805 r  counter/SS_CATHODE_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.805    counter/SS_CATHODE_OBUF[2]_inst_i_2_n_0
    SLICE_X38Y20         MUXF7 (Prop_muxf7_I0_O)      0.209     8.014 r  counter/SS_CATHODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.495    11.509    SS_CATHODE_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.707    15.215 r  SS_CATHODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.215    SS_CATHODE[2]
    J18                                                               r  SS_CATHODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.720ns  (logic 4.265ns (43.877%)  route 5.455ns (56.123%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.739     5.373    seven_seg_inst/CLK
    SLICE_X41Y26         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 r  seven_seg_inst/display_idx_reg[0]/Q
                         net (fo=27, routed)          1.674     7.503    counter/display_idx[0]
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.627 r  counter/SS_CATHODE_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.689     8.317    counter/SS_CATHODE_OBUF[0]_inst_i_2_n_0
    SLICE_X42Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.441 r  counter/SS_CATHODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.092    11.533    SS_CATHODE_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    15.094 r  SS_CATHODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.094    SS_CATHODE[0]
    K14                                                               r  SS_CATHODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.367ns  (logic 4.455ns (47.565%)  route 4.911ns (52.435%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.745     5.379    counter/CLK
    SLICE_X41Y19         FDRE                                         r  counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  counter/counter_reg[3]/Q
                         net (fo=12, routed)          1.271     7.106    counter/Q[1]
    SLICE_X38Y22         LUT5 (Prop_lut5_I3_O)        0.150     7.256 f  counter/SS_CATHODE_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.811     8.068    counter/SS_CATHODE_OBUF[6]_inst_i_3_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.328     8.396 r  counter/SS_CATHODE_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.829    11.225    SS_CATHODE_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521    14.746 r  SS_CATHODE_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.746    SS_CATHODE[5]
    J16                                                               r  SS_CATHODE[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.178ns  (logic 4.352ns (47.417%)  route 4.826ns (52.583%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.742     5.376    seven_seg_inst/CLK
    SLICE_X37Y20         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.832 f  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=29, routed)          1.472     7.304    seven_seg_inst/display_idx[1]
    SLICE_X42Y26         LUT2 (Prop_lut2_I0_O)        0.146     7.450 r  seven_seg_inst/SS_ANODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.355    10.805    SS_ANODE_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.750    14.555 r  SS_ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.555    SS_ANODE[3]
    L16                                                               r  SS_ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 4.351ns (47.562%)  route 4.797ns (52.438%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.742     5.376    seven_seg_inst/CLK
    SLICE_X37Y20         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.832 r  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=29, routed)          1.299     7.132    seven_seg_inst/display_idx[1]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.150     7.282 r  seven_seg_inst/SS_ANODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.498    10.779    SS_ANODE_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.745    14.524 r  SS_ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.524    SS_ANODE[0]
    K19                                                               r  SS_ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 4.217ns (46.266%)  route 4.898ns (53.734%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.739     5.373    seven_seg_inst/CLK
    SLICE_X41Y26         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 r  seven_seg_inst/display_idx_reg[0]/Q
                         net (fo=27, routed)          1.746     7.575    counter/display_idx[0]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.699 f  counter/SS_CATHODE_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.466     8.165    counter/SS_CATHODE_OBUF[3]_inst_i_5_n_0
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.289 r  counter/SS_CATHODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.686    10.975    SS_CATHODE_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    14.488 r  SS_CATHODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.488    SS_CATHODE[3]
    J15                                                               r  SS_CATHODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.853ns  (logic 4.169ns (47.096%)  route 4.684ns (52.904%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.742     5.376    seven_seg_inst/CLK
    SLICE_X37Y20         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     5.832 f  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=29, routed)          1.472     7.304    seven_seg_inst/display_idx[1]
    SLICE_X42Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.428 r  seven_seg_inst/SS_ANODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.212    10.640    SS_ANODE_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589    14.229 r  SS_ANODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.229    SS_ANODE[2]
    M18                                                               r  SS_ANODE[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/match_led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.414ns (80.650%)  route 0.339ns (19.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.582     1.460    counter/CLK
    SLICE_X42Y23         FDRE                                         r  counter/match_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  counter/match_led_reg/Q
                         net (fo=2, routed)           0.339     1.963    LED_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     3.213 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.213    LED[0]
    N20                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.453ns (56.408%)  route 1.123ns (43.592%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.584     1.462    counter/CLK
    SLICE_X41Y22         FDRE                                         r  counter/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[14]/Q
                         net (fo=11, routed)          0.229     1.832    counter/counter_reg_n_0_[14]
    SLICE_X37Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.877 r  counter/SS_CATHODE_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.051     1.928    counter/SS_CATHODE_OBUF[5]_inst_i_5_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.973 r  counter/SS_CATHODE_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.843     2.816    SS_CATHODE_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.222     4.038 r  SS_CATHODE_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.038    SS_CATHODE[5]
    J16                                                               r  SS_CATHODE[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.445ns (55.600%)  route 1.154ns (44.400%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.584     1.462    counter/CLK
    SLICE_X41Y22         FDRE                                         r  counter/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[13]/Q
                         net (fo=12, routed)          0.218     1.820    counter/counter_reg_n_0_[13]
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  counter/SS_CATHODE_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.161     2.026    counter/SS_CATHODE_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.071 r  counter/SS_CATHODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.776     2.847    SS_CATHODE_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     4.061 r  SS_CATHODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.061    SS_CATHODE[3]
    J15                                                               r  SS_CATHODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.448ns (54.094%)  route 1.228ns (45.906%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.585     1.463    counter/CLK
    SLICE_X41Y20         FDRE                                         r  counter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  counter/counter_reg[4]/Q
                         net (fo=11, routed)          0.170     1.774    counter/sel0[0]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.819 r  counter/SS_CATHODE_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.058     1.877    counter/SS_CATHODE_OBUF[1]_inst_i_5_n_0
    SLICE_X40Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.922 r  counter/SS_CATHODE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.001     2.922    SS_CATHODE_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     4.139 r  SS_CATHODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.139    SS_CATHODE[1]
    H15                                                               r  SS_CATHODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.476ns (54.453%)  route 1.234ns (45.547%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.582     1.460    seven_seg_inst/CLK
    SLICE_X41Y26         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  seven_seg_inst/display_idx_reg[0]/Q
                         net (fo=27, routed)          0.265     1.866    seven_seg_inst/display_idx[0]
    SLICE_X42Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.911 r  seven_seg_inst/SS_ANODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.969     2.880    SS_ANODE_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         1.290     4.170 r  SS_ANODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.170    SS_ANODE[2]
    M18                                                               r  SS_ANODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.493ns (54.981%)  route 1.222ns (45.019%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.584     1.462    counter/CLK
    SLICE_X41Y21         FDRE                                         r  counter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  counter/counter_reg[8]/Q
                         net (fo=11, routed)          0.146     1.749    counter/counter_reg_n_0_[8]
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.794 r  counter/SS_CATHODE_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.122     1.916    counter/SS_CATHODE_OBUF[0]_inst_i_5_n_0
    SLICE_X42Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.961 r  counter/SS_CATHODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.954     2.915    SS_CATHODE_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     4.177 r  SS_CATHODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.177    SS_CATHODE[0]
    K14                                                               r  SS_CATHODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.400ns (51.067%)  route 1.342ns (48.933%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.582     1.460    seven_seg_inst/CLK
    SLICE_X41Y26         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  seven_seg_inst/display_idx_reg[0]/Q
                         net (fo=27, routed)          0.352     1.953    seven_seg_inst/display_idx[0]
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.998 r  seven_seg_inst/SS_ANODE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.990     2.988    SS_ANODE_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.214     4.202 r  SS_ANODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.202    SS_ANODE[1]
    H17                                                               r  SS_ANODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.833ns  (logic 1.493ns (52.695%)  route 1.340ns (47.305%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.582     1.460    seven_seg_inst/CLK
    SLICE_X41Y26         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  seven_seg_inst/display_idx_reg[0]/Q
                         net (fo=27, routed)          0.215     1.816    seven_seg_inst/display_idx[0]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.046     1.862 r  seven_seg_inst/SS_ANODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.125     2.987    SS_ANODE_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.306     4.293 r  SS_ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.293    SS_ANODE[0]
    K19                                                               r  SS_ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.834ns  (logic 1.500ns (52.923%)  route 1.334ns (47.077%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.582     1.460    seven_seg_inst/CLK
    SLICE_X41Y26         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  seven_seg_inst/display_idx_reg[0]/Q
                         net (fo=27, routed)          0.265     1.866    seven_seg_inst/display_idx[0]
    SLICE_X42Y26         LUT2 (Prop_lut2_I1_O)        0.046     1.912 r  seven_seg_inst/SS_ANODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.069     2.981    SS_ANODE_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         1.313     4.294 r  SS_ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.294    SS_ANODE[3]
    L16                                                               r  SS_ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.872ns  (logic 1.545ns (53.809%)  route 1.327ns (46.191%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.583     1.461    seven_seg_inst/CLK
    SLICE_X37Y20         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=29, routed)          0.202     1.804    counter/display_idx[1]
    SLICE_X38Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  counter/SS_CATHODE_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.849    counter/SS_CATHODE_OBUF[2]_inst_i_2_n_0
    SLICE_X38Y20         MUXF7 (Prop_muxf7_I0_O)      0.062     1.911 r  counter/SS_CATHODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.125     3.036    SS_CATHODE_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.297     4.333 r  SS_CATHODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.333    SS_CATHODE[2]
    J18                                                               r  SS_CATHODE[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            pre_counter_delta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.590ns  (logic 1.491ns (41.534%)  route 2.099ns (58.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    L15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           2.099     3.590    SW_IBUF[6]
    SLICE_X42Y24         FDRE                                         r  pre_counter_delta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.562     4.920    CLK100_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  pre_counter_delta_reg[6]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            pre_counter_delta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.534ns  (logic 1.474ns (41.719%)  route 2.059ns (58.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           2.059     3.534    SW_IBUF[3]
    SLICE_X40Y19         FDRE                                         r  pre_counter_delta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.568     4.926    CLK100_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  pre_counter_delta_reg[3]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            pre_counter_delta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.335ns  (logic 1.484ns (44.505%)  route 1.851ns (55.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    M15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.851     3.335    SW_IBUF[7]
    SLICE_X42Y24         FDRE                                         r  pre_counter_delta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.562     4.920    CLK100_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  pre_counter_delta_reg[7]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            pre_match_set_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.279ns  (logic 1.476ns (45.027%)  route 1.802ns (54.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=1, routed)           1.802     3.279    PB_IBUF[3]
    SLICE_X41Y25         FDRE                                         r  pre_match_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.562     4.920    CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  pre_match_set_reg/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            pre_counter_delta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.251ns  (logic 1.557ns (47.899%)  route 1.694ns (52.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T10                  IBUF (Prop_ibuf_I_O)         1.557     1.557 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           1.694     3.251    SW_IBUF[8]
    SLICE_X41Y26         FDRE                                         r  pre_counter_delta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.564     4.922    CLK100_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  pre_counter_delta_reg[8]/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            pre_counter_delta_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.115ns  (logic 1.565ns (50.238%)  route 1.550ns (49.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           1.550     3.115    SW_IBUF[10]
    SLICE_X41Y25         FDRE                                         r  pre_counter_delta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.562     4.920    CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  pre_counter_delta_reg[10]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            pre_counter_delta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.094ns  (logic 1.542ns (49.822%)  route 1.553ns (50.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    T12                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           1.553     3.094    SW_IBUF[9]
    SLICE_X41Y25         FDRE                                         r  pre_counter_delta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.562     4.920    CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  pre_counter_delta_reg[9]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            pre_counter_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.909ns  (logic 1.508ns (51.851%)  route 1.401ns (48.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           1.401     2.909    SW_IBUF[11]
    SLICE_X42Y22         FDRE                                         r  pre_counter_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.565     4.923    CLK100_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  pre_counter_mode_reg/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            pre_counter_delta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.894ns  (logic 1.517ns (52.427%)  route 1.377ns (47.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    P14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.377     2.894    SW_IBUF[5]
    SLICE_X42Y24         FDRE                                         r  pre_counter_delta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.562     4.920    CLK100_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  pre_counter_delta_reg[5]/C

Slack:                    inf
  Source:                 PB[0]
                            (input port)
  Destination:            pre_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.852ns  (logic 1.583ns (55.494%)  route 1.269ns (44.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  PB[0] (IN)
                         net (fo=0)                   0.000     0.000    PB[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  PB_IBUF[0]_inst/O
                         net (fo=1, routed)           1.269     2.852    PB_IBUF[0]
    SLICE_X41Y26         FDRE                                         r  pre_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.564     4.922    CLK100_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  pre_reset_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            pre_counter_delta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.219ns (37.269%)  route 0.369ns (62.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.369     0.588    SW_IBUF[2]
    SLICE_X42Y16         FDRE                                         r  pre_counter_delta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     1.981    CLK100_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  pre_counter_delta_reg[2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            pre_counter_delta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.247ns (40.962%)  route 0.355ns (59.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.355     0.602    SW_IBUF[1]
    SLICE_X40Y19         FDRE                                         r  pre_counter_delta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.853     1.978    CLK100_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  pre_counter_delta_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pre_counter_delta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.215ns (32.780%)  route 0.441ns (67.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.441     0.656    SW_IBUF[0]
    SLICE_X42Y16         FDRE                                         r  pre_counter_delta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.856     1.981    CLK100_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  pre_counter_delta_reg[0]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            pre_counter_delta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.280ns (33.791%)  route 0.549ns (66.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.549     0.829    SW_IBUF[4]
    SLICE_X42Y24         FDRE                                         r  pre_counter_delta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.847     1.972    CLK100_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  pre_counter_delta_reg[4]/C

Slack:                    inf
  Source:                 PB[0]
                            (input port)
  Destination:            pre_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.350ns (41.132%)  route 0.500ns (58.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  PB[0] (IN)
                         net (fo=0)                   0.000     0.000    PB[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  PB_IBUF[0]_inst/O
                         net (fo=1, routed)           0.500     0.850    PB_IBUF[0]
    SLICE_X41Y26         FDRE                                         r  pre_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.848     1.973    CLK100_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  pre_reset_reg/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            pre_counter_delta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.285ns (33.248%)  route 0.572ns (66.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.572     0.857    SW_IBUF[5]
    SLICE_X42Y24         FDRE                                         r  pre_counter_delta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.847     1.972    CLK100_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  pre_counter_delta_reg[5]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            pre_counter_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.276ns (32.178%)  route 0.582ns (67.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           0.582     0.858    SW_IBUF[11]
    SLICE_X42Y22         FDRE                                         r  pre_counter_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.850     1.975    CLK100_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  pre_counter_mode_reg/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            pre_counter_delta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.309ns (32.912%)  route 0.630ns (67.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    T12                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           0.630     0.939    SW_IBUF[9]
    SLICE_X41Y25         FDRE                                         r  pre_counter_delta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.847     1.972    CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  pre_counter_delta_reg[9]/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            pre_counter_delta_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.332ns (34.907%)  route 0.619ns (65.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.619     0.951    SW_IBUF[10]
    SLICE_X41Y25         FDRE                                         r  pre_counter_delta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.847     1.972    CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  pre_counter_delta_reg[10]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            pre_match_set_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.244ns (25.529%)  route 0.712ns (74.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PB_IBUF[3]_inst/O
                         net (fo=1, routed)           0.712     0.957    PB_IBUF[3]
    SLICE_X41Y25         FDRE                                         r  pre_match_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.847     1.972    CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  pre_match_set_reg/C





