Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Jan  3 22:48:33 2019
| Host         : hubbery-Lenovo-G480 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   177 |
| Unused register locations in slices containing registers |   486 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             212 |           80 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             448 |          147 |
| Yes          | No                    | No                     |            1681 |          456 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             997 |          273 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                               Enable Signal                                                                                               |                                                                        Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                         |                                                                                                                                                                |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                          |                                                                                                                                                                |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                       |                                                                                                                                                                |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0                     |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                             |                                                                                                                                                                |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                          |                                                                                                                                                                |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                               |                                                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                        |                                                                                                                                                                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                      |                                                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                      |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                    | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1066]_i_1_n_0                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1__0_n_0                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                |                                                                                                                                                                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                    |                                                                                                                                                                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                              | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                              |                                                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                     |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                     |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_len[4]_i_1__0_n_0                                                                                                                       | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                              |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_index0                                                                                                                                   | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_index[4]_i_1_n_0                                                                              |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                   | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/axi_awvalid_i_1_n_0                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_len[4]_i_1_n_0                                                                                                                          | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                              |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/memory_reg_0_31_30_31_i_1__0_n_0                                                                                                   | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt[5]_i_1_n_0                                                                     |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/wr_p_reg[0]                                                                                                                                   | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/fifo_cnt[5]_i_1__0_n_0                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                      |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual            |                                                                                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/rd_p[3]_i_1__0_n_0                                                                                                                 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/fifo_cnt[5]_i_1__0_n_0                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                   |                                                                                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                 |                                                                                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                   |                                                                                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/rd_p[3]_i_1_n_0                                                                                                                    | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt[5]_i_1_n_0                                                                     |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_index0                                                                                                                                  | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_index[4]_i_1_n_0                                                                             |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0           | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/fifo_cnt                                                                                                                           | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/fifo_cnt[5]_i_1__0_n_0                                                                  |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                  | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt                                                                                                                           | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt[5]_i_1_n_0                                                                     |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0          | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.fifo_node_payld_pop_early | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0          | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_cnt_reg[0][0]                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                  | system_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                  | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                   |                                                                                                                                                                |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg0[7]_i_1_n_0                                                                                                                                | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg1[15]_i_1_n_0                                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg2[7]_i_1_n_0                                                                                                                                | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                       |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg0[23]_i_1_n_0                                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg2[15]_i_1_n_0                                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg0[15]_i_1_n_0                                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg1[7]_i_1_n_0                                                                                                                                | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg0[31]_i_1_n_0                                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg3[7]_i_1_n_0                                                                                                                                | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg3[23]_i_1_n_0                                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                                                |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                           |                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg3[15]_i_1_n_0                                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg3[31]_i_1_n_0                                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg2[23]_i_1_n_0                                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg1[31]_i_1_n_0                                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg1[23]_i_1_n_0                                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg2[31]_i_1_n_0                                                                                                                               | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][2]                                                                            |                                                                                                                                                                |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][1]                                                                            |                                                                                                                                                                |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][0]                                                                            |                                                                                                                                                                |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                  |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                      |                                                                                                                                                                |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                       |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                       |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                        | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                      |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                        | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                      |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                             | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                       |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0 |                5 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                |                                                                                                                                                                |                6 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                 |                                                                                                                                                                |                6 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                          |                                                                                                                                                                |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                             |                                                                                                                                                                |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                           |                                                                                                                                                                |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                   |                                                                                                                                                                |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                |                7 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                              |                                                                                                                                                                |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                 |                7 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0 |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[19]_i_1_n_0                                                                                                                       | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                              |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[19]_i_1__0_n_0                                                                                                                    | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                              |                6 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                         | system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0 |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter                                                                                                                            | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/axi_araddr_reg[1]_0                                                                                |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter                                                                                                                           | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/axi_awvalid_i_1_n_0                                                                                |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                      |                                                                                                                                                                |                7 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                               |                                                                                                                                                                |                5 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                  |                                                                                                                                                                |                5 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                  |                                                                                                                                                                |                6 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                             |                                                                                                                                                                |                5 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                              | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |                9 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |                9 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/axi_arvalid0                                                                                                                                  | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/axi_araddr_reg[1]_0                                                                                |                8 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/axi_awvalid0                                                                                                                                  | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/axi_awvalid_i_1_n_0                                                                                |                8 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                         |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                       |                                                                                                                                                                |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                             |                                                                                                                                                                |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/slv_reg_rden__0                                                                                                                                    | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                     |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                         |                                                                                                                                                                |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                       |                                                                                                                                                                |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                |               11 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                   |               15 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                    |                                                                                                                                                                |                6 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                         |                                                                                                                                                                |                9 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                    |                                                                                                                                                                |                7 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                |                9 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                       |                                                                                                                                                                |               10 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                |               12 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                          |                                                                                                                                                                |                9 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                |                                                                                                                                                                |               14 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                |               11 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                              |                                                                                                                                                                |                7 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                       |                                                                                                                                                                |               10 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                |               15 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                           |                                                                                                                                                                |               13 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                |               15 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                    |                                                                                                                                                                |                9 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                |                                                                                                                                                                |               15 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                |               18 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                             |                                                                                                                                                                |                9 |             45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                           |                                                                                                                                                                |               10 |             45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                         |                                                                                                                                                                |               15 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                |               14 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                |               13 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                 |                                                                                                                                                                |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                         |                                                                                                                                                                |               15 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/wr_p_reg[0]                                                                                                                                   |                                                                                                                                                                |                6 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/memory_reg_0_31_30_31_i_1__0_n_0                                                                                                   |                                                                                                                                                                |                6 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/len_r_state                                                                                                                                   | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                              |               14 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/len_r_state                                                                                                                                   | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                              |               16 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                               | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |               14 |             58 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                     | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |               11 |             59 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                             |               17 |             59 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                          |               25 |             63 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                     |                                                                                                                                                                |               15 |             65 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                |               19 |             65 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                   |               20 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                |               21 |             73 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                     |                                                                                                                                                                |               12 |             73 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                |               10 |             80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                |               11 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                |               12 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                |               13 |            104 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/SR[0]                                                                                              |               38 |            154 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           |                                                                                                                                                                |               83 |            215 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     3 |
| 4      |                    20 |
| 5      |                    18 |
| 6      |                    13 |
| 7      |                     1 |
| 8      |                    25 |
| 9      |                     9 |
| 10     |                     2 |
| 12     |                     5 |
| 13     |                     4 |
| 14     |                     2 |
| 16+    |                    71 |
+--------+-----------------------+


