FSP Configuration
  Board "RA4|RA4C1|EK-RA4C1"
  R7FA4C1BD3CFP
    part_number: R7FA4C1BD3CFP
    rom_size_bytes: 524288
    ram_size_bytes: 98304
    data_flash_size_bytes: 8192
    package_style: LQFP
    package_pins: 100
    number of cores: 1
    
  R7FA4C1BD3CFP
  RA4C1
    series: 4
    
  RA4C1 Family
    Enable inline BSP IRQ functions: Enabled
    Security: Exceptions: Exception Response: Non-Maskable Interrupt
    Security: Exceptions: BusFault, HardFault, and NMI Target: Secure State
    Security: System Reset Request Accessibility: Secure State
    Security: Exceptions: Prioritize Secure Exceptions: Disabled
    Security: Cache Accessibility: Both Secure and Non-Secure State
    Security: System Reset Status Accessibility: Both Secure and Non-Secure State
    Security: SRAM Accessibility: SRAM Protection: Both Secure and Non-Secure State
    Security: SRAM Accessibility: SRAM ECC: Both Secure and Non-Secure State
    Security: BUS Accessibility: Bus Security Attribution Register A: Both Secure and Non-Secure State
    Security: BUS Accessibility: Bus Security Attribution Register B: Both Secure and Non-Secure State
    Security: Uninitialized Non-Secure Application Fallback: Enable Uninitialized Non-Secure Application Fallback
    Startup C-Cache Line Size: 32 Bytes
    Clocks: HOCO FLL Function: Disabled
    Main Oscillator Wait Time: 262144 cycles
    
  RA4C1 Device Options
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Enabled
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Start Mode: IWDT is stopped after a reset
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Timeout Period: 2048 cycles
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Dedicated Clock Frequency Divisor: 128
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Window End Position:  0% (no window end position)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Window Start Position: 100% (no window start position)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Reset Interrupt Request Select: Reset is enabled
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Stop Control: Stop counting when in Sleep,Snooze modec, or Software Standby
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Start Mode Select: Stop WDT after a reset (register-start mode)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Timeout Period: 16384 cycles
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Clock Frequency Division Ratio: 128
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Window End Position:  0% (no window end position)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Window Start Position: 100% (no window start position)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Reset Interrupt Request: Reset
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Stop Control: Stop counting when entering Sleep mode
    OFS Registers: DUALSEL (Dual Mode Select Register) Settings: Disabled
    OFS Registers: DUALSEL (Dual Mode Select Register) Settings: Bank Mode: Linear
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: Disabled
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: Voltage Detection 0 Circuit Start: Voltage monitor 0 reset is disabled after reset
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: Voltage Detection 0 Level: 1.90 V
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: HOCO Oscillation Enable: HOCO oscillation is disabled after reset
    OFS Registers: BANKSEL (Bank Select Register) Settings: Disabled
    OFS Registers: BANKSEL (Bank Select Register) Settings: Bank Swap Switch: Disabled
    OFS Registers: BANKSEL (Bank Select Register) Settings: Block Swap Select: Disabled
    OFS Registers: BPS (Block Protect Setting Register) Settings: Disabled
    OFS Registers: BPS (Block Protect Setting Register) Settings: BPS0: 
    OFS Registers: BPS (Block Protect Setting Register) Settings: BPS2: 
    OFS Registers: PBPS (Permanent Block Protect Setting Register) Settings: Disabled
    OFS Registers: PBPS (Permanent Block Protect Setting Register) Settings: PBPS0: 
    OFS Registers: PBPS (Permanent Block Protect Setting Register) Settings: PBPS2: 
    OFS Registers: OFS1_SEC (Option Function Select Register 1 Secure) Settings: Enabled
    OFS Registers: OFS1_SEC (Option Function Select Register 1 Secure) Settings: Voltage Detection 0 Circuit Start: Voltage monitor 0 reset is disabled after reset
    OFS Registers: OFS1_SEC (Option Function Select Register 1 Secure) Settings: Voltage Detection 0 Level: 1.90 V
    OFS Registers: OFS1_SEC (Option Function Select Register 1 Secure) Settings: HOCO Oscillation Enable: HOCO oscillation is disabled after reset
    OFS Registers: BANKSEL_SEC (Bank Select Register Secure) Settings: Disabled
    OFS Registers: BANKSEL_SEC (Bank Select Register Secure) Settings: Bank Swap Switch: Disabled
    OFS Registers: BANKSEL_SEC (Bank Select Register Secure) Settings: Block Swap Select: Disabled
    OFS Registers: BPS_SEC (Block Protect Setting Register Secure) Settings: Disabled
    OFS Registers: BPS_SEC (Block Protect Setting Register Secure) Settings: BPS_SEC0: 
    OFS Registers: BPS_SEC (Block Protect Setting Register Secure) Settings: BPS_SEC2: 
    OFS Registers: PBPS_SEC (Permanent Block Protect Setting Register Secure) Settings: Disabled
    OFS Registers: PBPS_SEC (Permanent Block Protect Setting Register Secure) Settings: PBPS_SEC0: 
    OFS Registers: PBPS_SEC (Permanent Block Protect Setting Register Secure) Settings: PBPS_SEC2: 
    OFS Registers: OFS1_SEL (OFS1 Register Select) Settings: Enabled
    OFS Registers: OFS1_SEL (OFS1 Register Select) Settings: Voltage Detection 0 Level Security Attribution: VDSEL setting loads from OFS1_SEC
    OFS Registers: OFS1_SEL (OFS1 Register Select) Settings: Voltage Detection 0 Circuit Start Security Attribution: LVDAS setting loads from OFS1_SEC
    OFS Registers: BANKSEL_SEL (Banksel Register Select) Settings: Disabled
    OFS Registers: BANKSEL_SEL (Banksel Register Select) Settings: Flash Bank Select Accessibility: Both Secure and Non-Secure State
    OFS Registers: BPS_SEL (BPS Register Select) Settings: Disabled
    OFS Registers: BPS_SEL (BPS Register Select) Settings: BPS_SEL0: 
    OFS Registers: BPS_SEL (BPS Register Select) Settings: BPS_SEL2: 
    
  RA4C1 event data
  RA Common
    Main stack size (bytes): 0x400
    Heap size (bytes): 0x400
    Bootloader Secondary XIP: Disabled
    MCU Vcc (mV): 3300
    Parameter checking: Disabled
    Assert Failures: Return FSP_ERR_ASSERTION
    Clock Registers not Reset Values during Startup: Disabled
    Main Oscillator Populated: Populated
    PFS Protect: Enabled
    C Runtime Initialization : Enabled
    Early BSP Initialization : Disabled
    Main Oscillator Clock Source: Crystal or Resonator
    Subclock Populated: Populated
    Subclock Drive (Drive capacitance availability varies by MCU): Standard/Normal mode
    Subclock Stabilization Time (ms): 500
    
  Clocks
    XTAL 8000000Hz
    HOCO 48MHz
    PLL Src: HOCO
    PLL Div /6
    PLL Mul x8.0
    Clock Src: PLL
    CLKOUT Disabled
    CANFDCLK Disabled
    UTASEL Src: Disabled
    ICLK Div /1
    PCLKA Div /1
    PCLKB Div /2
    PCLKC Div /2
    PCLKD Div /1
    FCLK Div /2
    CLKOUT Div /1
    CANFDCLK Div /8
    UARTA0 Src: UTASEL
    UARTA1 Src: UTASEL
    
  Pin Configurations
    RA4C1 EK -> g_bsp_pin_cfg
      AVCC0 92 SYSTEM_AVCC0 - - - - - - - - IO "Read only" - 
      AVSS0 93 SYSTEM_AVSS0 - - - - - - - - IO "Read only" - 
      P000 100 ADC0_AN005 ARDUINO_A5_MIKROBUS_AN - - "Analog mode" - - "ADC0: AN005; IRQ6: IRQ6" - I - - 
      P001 99 ADC0_AN006 ARDUINO_A4_AN006 - - "Analog mode" - - "ADC0: AN006; IRQ7: IRQ7" - I - - 
      P002 98 ADC0_AN000 ARDUINO_A0_AN000 - - "Analog mode" - - "ADC0: AN000; IRQ8: IRQ8" - I - - 
      P003 97 ADC0_AN001 ARDUINO_A1_AN001 - - "Analog mode" - - "ADC0: AN001" - I - - 
      P004 96 ADC0_AN002 ARDUINO_A2_AN002 - - "Analog mode" - - "ADC0: AN002; IRQ9: IRQ9" - I - - 
      P010 95 SYSTEM_VREFH0 VREFH0 - None "Peripheral mode" - - "ADC0: AN003; IRQ10: IRQ10; SYSTEM: VREFH0" - IO - - 
      P011 94 SYSTEM_VREFL0 VREFL0 - None "Peripheral mode" - - "ADC0: AN004; IRQ11: IRQ11; SYSTEM: VREFL0" - IO - - 
      P100 75 SPI2_MISO2 SLCD_SEG41_ARDUINO_D5 - None "Peripheral mode" - - "AGT0: AGTIO0; GPT5: GTIOC5B; GPT_POEGA: GTETRGA; IIC0: SDA0; IRQ2: IRQ2; QSPI: QIO1; SCI0: RXD0; SLCDC: SEG41; SPI2: MISO2" - IO - - 
      P101 74 SPI2_MOSI2 SLCD_SEG40_ARDUINO_D6 - None "Peripheral mode" - - "AGT0: AGTEE0; GPT5: GTIOC5A; GPT_POEGB: GTETRGB; IIC0: SCL0; IRQ1: IRQ1; QSPI: QIO0; SCI0: TXD0; SLCDC: SEG40; SPI2: MOSI2" - IO - - 
      P102 73 SPI2_RSPCK2 CANFD_TXD - - "Peripheral mode" - - "ADC0(Digital): ADTRG0; AGT0: AGTO0; CANFD0: CTX0; GPT_OPS: GTOWLO; QSPI: QIO3; SCI0: SCK0; SCI3: RXD3; SLCDC: SEG39; SPI2: RSPCK2" - IO - - 
      P103 72 - CANFD_RXD - - Disabled - - "CANFD0: CRX0; GPT_OPS: GTOWUP; QSPI: QIO2; SCI0: CTS_RTS0; SCI3: TXD3; SLCDC: SEG38; SPI2: SSLC0" - None - - 
      P104 71 - SLCD_SEG37_MIKROBUS_RST - - Disabled - - "GPT1: GTIOC1B; GPT_POEGB: GTETRGB; IRQ1: IRQ1; QSPI: QSPCLK; SCI3: SCK3; SLCDC: SEG37; SPI2: SSLC1" - None - - 
      P105 70 GPIO USER_SW2_IRQ0 - None "Input mode" - - "GPT1: GTIOC1A; GPT_POEGA: GTETRGA; IRQ0: IRQ0; SCI3: CTS_RTS3; SLCDC: SEG36; SPI2: SSLC2" - IO - - 
      P106 69 - SLCD_SEG35_ARDUINO_D4 - - Disabled - - "AGT0: AGTOB0; GPT_POEGD: GTETRGD; SCI3: CTS3; SLCDC: SEG35; SPI2: SSLC3" - None - - 
      P107 68 - SLCD_SEG34 - - Disabled - - "AGT0: AGTOA0; SLCDC: SEG34" - None - - 
      P108 51 JTAG/SWD_SWDIO DEBUG_SWDIO - - "Peripheral mode" - - "GPT0: GTIOC0B; GPT_OPS: GTOULO; JTAG/SWD: SWDIO; SCI9: CTS_RTS9; SLCDC: SEG24; SPI0: SSLA0" - IO - - 
      P109 52 - PMOD1_P2_MOSIA_TXD9 - - Disabled - - "CLKOUT: CLKOUT; GPT1: GTIOC1A; GPT_OPS: GTOVUP; SCI9: TXD9; SLCDC: COM4; SLCDC: SEG0; SPI0: MOSI0" - None - - 
      P110 53 - PMOD1_P3_MISOA_RXD9_P1_IRQ3 - - Disabled - - "GPT1: GTIOC1B; GPT_OPS: GTOVLO; IRQ3: IRQ3; SCI9: RXD9; SLCDC: COM5; SLCDC: SEG1; SPI0: MISO0" - None - - 
      P111 54 - PMOD1_P4_RSPCKA_SCK9_P2_RESET - - Disabled - - "IRQ4: IRQ4; SCI9: SCK9; SLCDC: COM6; SLCDC: SEG2; SPI0: RSPCK0" - None - - 
      P112 55 - PMOD1_P1_SSLA0_P4_CTS_RTS9 - - Disabled - - "QSPI: QSSL; SCI9: CTS_RTS9; SLCDC: COM7; SLCDC: SEG3; SPI0: SSLA0" - None - - 
      P113 56 - SLCD_SEG25 - - Disabled - - "AGT1: AGTIO1; IRQ10: IRQ10; SLCDC: SEG25" - None - - 
      P114 57 - PMOD1_P1_CTS9 - - Disabled - - "SCI9: CTS9; SLCDC: SEG26" - None - - 
      P115 58 - SLCD_SEG27 - - Disabled - - "GPT4: GTIOC4A; SCI1: TXD1; SLCDC: SEG27" - None - - 
      P200 40 IRQ_NMI NMI - NMI "IRQ mode" - - "IRQ: NMI" - IO - - 
      P201 39 SYSTEM_MD MD - - "Peripheral mode" - - "SYSTEM: MD" - IO - - 
      P204 33 - SLCD_SEG14_PMOD2_P10_GPIO - - Disabled - - "GPT_OPS: GTIU; QSPI: QSPCLK; SCI4: CTS_RTS4; SLCDC: SEG14; SPI0: SSLA0" - None - - 
      P205 32 - SLCD_COM0 - - Disabled - - "AGT1: AGTO1; CLKOUT: CLKOUT; GPT4: GTIOC4A; GPT_OPS: GTIV; IRQ1: IRQ1; SCI4: SCK4; SLCDC: COM0" - None - - 
      P206 31 SCI4_RXD4 JLINK_RXD - None "Peripheral mode" - - "GPT3: GTIOC3B; GPT_OPS: GTIU; IRQ0: IRQ0; SCI4: RXD4" - I - - 
      P207 30 SCI4_TXD4 JLINK_TXD - - "Peripheral mode" - - "GPT3: GTIOC3A; QSPI: QSSL; SCI4: TXD4" - O - - 
      P208 37 - SLCD_COM1 - - Disabled - - "GPT_OPS: GTOVLO; IRQ12: IRQ12; QSPI: QIO3; SLCDC: COM1" - None - - 
      P209 36 SPI0_RSPCK0 SLCD_SEG17_PMOD1_P10_GPIO - - "Peripheral mode" - - "GPT_OPS: GTOVUP; QSPI: QIO2; SLCDC: SEG17; SPI0: RSPCK0" - IO - - 
      P210 35 SPI0_MISO0 SLCD_SEG16_PMOD1_P9_GPIO - - "Peripheral mode" - - "GPT_OPS: GTIW; QSPI: QIO1; SLCDC: SEG16; SPI0: MISO0" - IO - - 
      P211 34 SPI0_MOSI0 SLCD_SEG15 - - "Peripheral mode" - - "GPT_OPS: GTIV; QSPI: QIO0; SLCDC: SEG15; SPI0: MOSI0" - IO - - 
      P212 14 CGC_EXTAL EXTAL - None "Peripheral mode" - - "AGT1: AGTEE1; CGC: EXTAL; GPT0: GTIOC0B; GPT_POEGD: GTETRGD; IRQ3: IRQ3; SCI0: RXD0" - IO - - 
      P213 13 CGC_XTAL XTAL - None "Peripheral mode" - - "CGC: XTAL; GPT0: GTIOC0A; GPT_POEGC: GTETRGC; IRQ2: IRQ2; SCI0: TXD0" - IO - - 
      P214 10 CGC_XCOUT XCOUT - - "Peripheral mode" - - "CGC: XCOUT" - IO - - 
      P215 9 CGC_XCIN XCIN - - "Peripheral mode" - - "CGC: XCIN" - IO - - 
      P300 50 JTAG/SWD_SWCLK DEBUG_SWCLK - - "Peripheral mode" - - "GPT0: GTIOC0A; GPT_OPS: GTOUUP; JTAG/SWD: SWCLK; SCI5: CTS5; SLCDC: SEG23; SPI0: SSLA1" - IO - - 
      P301 49 - SLCD_SEG22_ARDUINO_D0_RXD - - Disabled - - "AGT0: AGTIO0; GPT4: GTIOC4B; GPT_OPS: GTOULO; IIC0: SDA0; IRQ6: IRQ6; SCI5: RXD5; SLCDC: SEG22; SPI0: SSLA2" - None - - 
      P302 48 - SLCD_SEG21_ARDUINO_D1_TXD - - Disabled - - "ADC0(Digital): ADTRG0; GPT4: GTIOC4A; GPT_OPS: GTOUUP; IIC0: SCL0; IRQ5: IRQ5; SCI5: TXD5; SLCDC: SEG21; SPI0: SSLA3" - None - - 
      P303 47 - SLCD_COM3 - - Disabled - - "GPT3: GTIOC3B; SCI5: SCK5; SLCDC: COM3" - None - - 
      P304 44 - SLCD_COM2 - - Disabled - - "GPT3: GTIOC3A; GPT_OPS: GTOWLO; IRQ9: IRQ9; SCI5: CTS_RTS5; SLCDC: COM2; UARTA0: CLKA0" - None - - 
      P305 43 - SLCD_SEG20_PMOD2_P8_RST - - Disabled - - "GPT_OPS: GTOWUP; IRQ8: IRQ8; SLCDC: SEG20; UARTA0: RxDA0" - None - - 
      P306 42 - SLCD_SEG19 - - Disabled - - "GPT_OPS: GTOULO; SLCDC: SEG19; UARTA0: TxDA0" - None - - 
      P307 41 - SLCD_SEG18 - - Disabled - - "GPT_OPS: GTOUUP; SLCDC: SEG18" - None - - 
      P400 1 IIC1_SCL1 IIC_SYSTEM_SCL - None "Peripheral mode" - - "AGT1: AGTIO1; GPT2: GTIOC2A; GPT_POEGB: GTETRGB; IIC1: SCL1; IRQ0: IRQ0; SCI1: TXD1; SLCDC: SEG4" - IO - - 
      P401 2 IIC1_SDA1 IIC_SYSTEM_SDA - None "Peripheral mode" - - "CANFD0: CRX0; GPT2: GTIOC2B; GPT_POEGA: GTETRGA; IIC1: SDA1; IRQ5: IRQ5; SCI1: RXD1; SLCDC: SEG5" - IO - - 
      P402 3 - SLCD_SEG6_PMOD1_P8_RST - - Disabled - - "AGT0: AGTIO0; AGT1: AGTIO1; CAC: CACREF; CANFD0: CTX0; GPT_POEGC: GTETRGC; IRQ4: IRQ4; SCI1: CTS_RTS1; SLCDC: SEG6" - None - - 
      P403 4 - SLCDC_SEG7_ARDUINO_D2 - - Disabled - - "AGT0: AGTIO0; AGT1: AGTIO1; IRQ14: IRQ14; SCI1: SCK1; SLCDC: SEG7" - None - - 
      P404 5 GPIO USER_LED3_RED - - "Output mode (Initial Low)" - - "AGT0: AGTIO0; AGT1: AGTIO1; GPT1: GTIOC1B; IRQ15: IRQ15; SCI5: TXD5; SLCDC: SEG23" - IO - - 
      P405 6 - SLCD_SEG24 - - Disabled - - "GPT1: GTIOC1A; SCI5: RXD5; SLCDC: SEG24" - None - - 
      P407 25 GPIO USER_LED2_GREEN - - "Output mode (Initial Low)" - - "ADC0(Digital): ADTRG0; AGT0: AGTIO0; GPT2: GTIOC2A; RTC: RTCOUT; SCI4: CTS4; SLCDC: SEG13" - IO - - 
      P408 24 - SLCD_VL3_PMOD2_P4_RSPCKB - - Disabled - - "GPT2: GTIOC2B; GPT_OPS: GTOWLO; IRQ7: IRQ7; SCI3: RXD3; SCI4: CTS_RTS4; SLCDC: VL3; SPI1: RSPCK1" - None - - 
      P409 23 - SLCD_VL4_PMOD2_P3_MISOB - - Disabled - - "GPT_OPS: GTOWUP; IRQ6: IRQ6; SCI3: TXD3; SLCDC: VL4; SPI1: MISO1" - None - - 
      P410 22 - SLCD_VL2_PMOD2_P2_MOSIB - - Disabled - - "AGT1: AGTOB1; GPT_OPS: GTOVLO; IRQ5: IRQ5; SCI3: SCK3; SLCDC: VL2; SPI1: MOSI1" - None - - 
      P411 21 - SLCD_VL1_PMOD2_P1_SSLB - - Disabled - - "AGT1: AGTOA1; GPT_OPS: GTOVUP; IRQ4: IRQ4; SCI3: CTS_RTS3; SLCDC: VL1; SPI1: SSLB0" - None - - 
      P412 20 - SLCD_SEG12_PMOD2_P1_CTS3 - - Disabled - - "AGT1: AGTEE1; GPT_OPS: GTOULO; SCI3: CTS3; SLCDC: SEG12; SPI1: SSLB1" - None - - 
      P413 19 - SLCD_SEG11_PMOD2_P9_GPIO - - Disabled - - "GPT_OPS: GTOUUP; SLCDC: SEG11; SPI1: SSLB2" - None - - 
      P414 18 - SLCD_SEG10_PMOD2_P7_IRQ9 - - Disabled - - "GPT0: GTIOC0B; IRQ9: IRQ9; SLCDC: SEG10; SPI1: SSLB3" - None - - 
      P415 17 - SLCD_SEG9_ARDUINO_D3 - - Disabled - - "GPT0: GTIOC0A; IRQ8: IRQ8; SLCDC: SEG9" - None - - 
      P500 76 QSPI_QSPCLK QSPI_SCLK - - "Peripheral mode" - - "ADC0: AN021; AGT0: AGTOA0; CAC: CACREF; GPT_OPS: GTIU; QSPI: QSPCLK; SCI0: CTS0; SLCDC: SEG42" - IO - - 
      P501 77 QSPI_QSSL QSPI_SSL - None "Peripheral mode" - - "AGT0: AGTOB0; GPT_OPS: GTIV; IRQ11: IRQ11; QSPI: QSSL; SLCDC: SEG43" - IO - - 
      P502 78 QSPI_QIO0 QSPI_SIO0 - None "Peripheral mode" - - "GPT_OPS: GTIW; IRQ12: IRQ12; QSPI: QIO0; SLCDC: SEG44" - IO - - 
      P503 79 QSPI_QIO1 QSPI_SIO1 - - "Peripheral mode" - - "GPT_POEGC: GTETRGC; QSPI: QIO1; SLCDC: SEG45" - IO - - 
      P504 80 QSPI_QIO2 QSPI_SIO2 - - "Peripheral mode" - - "GPT_POEGD: GTETRGD; QSPI: QIO2; SLCDC: SEG46" - IO - - 
      P505 81 QSPI_QIO3 QSPI_SIO3 - None "Peripheral mode" - - "IRQ14: IRQ14; QSPI: QIO3; SLCDC: SEG47" - IO - - 
      P506 84 GPIO ARDUINO_D11_MOSIC_MIKROBUS_MOSIC - None "Input mode" - - "ADC0: AN020; GPT4: GTIOC4A; IRQ13: IRQ13; SCI5: TXD5; SPI2: MOSI2" - IO - - 
      P507 85 GPIO ARDUINO_D12_MISOC_MIKROBUS_MISOC - - "Input mode" - - "ADC0: AN019; GPT4: GTIOC4B; SCI5: RXD5; SPI2: MISO2; UARTA0: CLKA0" - IO - - 
      P508 86 GPIO ARDUINO_D13_RSPCKC_MIKROBUS_SCK - - "Input mode" - - "ADC0: AN018; EXLVDVBAT: EXLVDVBAT; SCI5: CTS_RTS5; SPI2: RSPCK2; UARTA0: TxDA0" - IO - - 
      P509 87 GPIO ARDUINO_D10_SSLC_MIKROBUS_CS - - "Input mode" - - "ADC0: AN017; EXLVD: EXLVD; SCI5: SCK5; SPI2: SSLC0; UARTA0: RxDA0" - IO - - 
      P510 88 GPIO ARDUINO_D7 - - "Input mode" - - "ADC0: AN025; SCI9: TXD9; SPI2: SSLC1" - IO - - 
      P511 89 GPIO ARDUINO_D8 - - "Input mode" - - "ADC0: AN024; SCI9: RXD9; SPI2: SSLC2; UARTA1: CLKA1" - IO - - 
      P512 90 GPIO AN023_ARDUINO_A3 - - "Input mode" - - "ADC0: AN023; SCI9: CTS_RTS9; SPI2: SSLC3; UARTA1: TxDA1" - IO - - 
      P513 91 GPIO USER_SW1_IRQ15 - None "Input mode" - - "ADC0: AN022; IRQ15: IRQ15; SCI9: SCK9; UARTA1: RxDA1" - IO - - 
      P600 67 - SLCD_SEG33_ARDUINO_D9 - - Disabled - - "CAC: CACREF; CLKOUT: CLKOUT; GPT2: GTIOC2B; SLCDC: SEG33" - None - - 
      P601 66 - SLCD_SEG32 - - Disabled - - "GPT2: GTIOC2A; SLCDC: SEG32" - None - - 
      P602 65 - SLCD_SEG31 - - Disabled - - "SLCDC: SEG31" - None - - 
      P608 59 - SLCD_SEG28 - - Disabled - - "GPT4: GTIOC4B; SCI1: RXD1; SLCDC: SEG28" - None - - 
      P609 60 - SLCD_SEG29 - - Disabled - - "GPT5: GTIOC5A; SCI1: SCK1; SLCDC: SEG29" - None - - 
      P610 61 GPIO USER_LED1_BLUE - - "Output mode (Initial Low)" - - "GPT5: GTIOC5B; SCI1: CTS_RTS1; SLCDC: SEG30" - IO - - 
      P708 16 GPIO PMOD1_P7_IRQ11 - None "Input mode" - - "CAC: CACREF; IRQ11: IRQ11; SLCDC: SEG8" - IO - - 
      P814 28 - SLCD_CAPL - - Disabled - - "CANFD0: CTX0; SLCDC: CAPL; UARTA1: RxDA1" - None - - 
      P815 27 - SLCD_CAPH - - Disabled - - "CANFD0: CRX0; SLCDC: CAPH; UARTA1: TxDA1" - None - - 
      RES 38 SYSTEM_RES - - - - - - - - IO "Read only" - 
      RTCIC0 7 SYSTEM_RTCIC0 - - - - - - - - IO "Read only" - 
      VCC 15 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 29 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 46 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 62 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 82 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCL 64 SYSTEM_VCL - - - - - - - - IO "Read only" - 
      VCL0 12 SYSTEM_VCL0 - - - - - - - - IO "Read only" - 
      VRTC 8 SYSTEM_VRTC - - - - - - - - IO "Read only" - 
      VSS 11 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 26 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 45 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 63 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 83 SYSTEM_VSS - - - - - - - - IO "Read only" - 
    R7FA4C1BD3CFP.pincfg -> 
      AVCC0 92 SYSTEM_AVCC0 - - - - - - - - IO "Read only" - 
      AVSS0 93 SYSTEM_AVSS0 - - - - - - - - IO "Read only" - 
      P000 100 - ARDUINO_A5_MIKROBUS_AN - - Disabled - - "ADC0: AN005; IRQ6: IRQ6" - I - - 
      P001 99 - ARDUINO_A4_AN006 - - Disabled - - "ADC0: AN006; IRQ7: IRQ7" - I - - 
      P002 98 - ARDUINO_A0_AN000 - - Disabled - - "ADC0: AN000; IRQ8: IRQ8" - I - - 
      P003 97 - ARDUINO_A1_AN001 - - Disabled - - "ADC0: AN001" - I - - 
      P004 96 - ARDUINO_A2_AN002 - - Disabled - - "ADC0: AN002; IRQ9: IRQ9" - I - - 
      P010 95 - VREFH0 - None Disabled - - "ADC0: AN003; IRQ10: IRQ10; SYSTEM: VREFH0" - IO - - 
      P011 94 - VREFL0 - None Disabled - - "ADC0: AN004; IRQ11: IRQ11; SYSTEM: VREFL0" - IO - - 
      P100 75 - SLCD_SEG41_ARDUINO_D5 - None Disabled - - "AGT0: AGTIO0; GPT5: GTIOC5B; GPT_POEGA: GTETRGA; IIC0: SDA0; IRQ2: IRQ2; QSPI: QIO1; SCI0: RXD0; SLCDC: SEG41; SPI2: MISO2" - IO - - 
      P101 74 - SLCD_SEG40_ARDUINO_D6 - None Disabled - - "AGT0: AGTEE0; GPT5: GTIOC5A; GPT_POEGB: GTETRGB; IIC0: SCL0; IRQ1: IRQ1; QSPI: QIO0; SCI0: TXD0; SLCDC: SEG40; SPI2: MOSI2" - IO - - 
      P102 73 - CANFD_TXD - - Disabled - - "ADC0(Digital): ADTRG0; AGT0: AGTO0; CANFD0: CTX0; GPT_OPS: GTOWLO; QSPI: QIO3; SCI0: SCK0; SCI3: RXD3; SLCDC: SEG39; SPI2: RSPCK2" - IO - - 
      P103 72 - CANFD_RXD - - Disabled - - "CANFD0: CRX0; GPT_OPS: GTOWUP; QSPI: QIO2; SCI0: CTS_RTS0; SCI3: TXD3; SLCDC: SEG38; SPI2: SSLC0" - None - - 
      P104 71 - SLCD_SEG37_MIKROBUS_RST - - Disabled - - "GPT1: GTIOC1B; GPT_POEGB: GTETRGB; IRQ1: IRQ1; QSPI: QSPCLK; SCI3: SCK3; SLCDC: SEG37; SPI2: SSLC1" - None - - 
      P105 70 - USER_SW2_IRQ0 - None Disabled - - "GPT1: GTIOC1A; GPT_POEGA: GTETRGA; IRQ0: IRQ0; SCI3: CTS_RTS3; SLCDC: SEG36; SPI2: SSLC2" - IO - - 
      P106 69 - SLCD_SEG35_ARDUINO_D4 - - Disabled - - "AGT0: AGTOB0; GPT_POEGD: GTETRGD; SCI3: CTS3; SLCDC: SEG35; SPI2: SSLC3" - None - - 
      P107 68 - SLCD_SEG34 - - Disabled - - "AGT0: AGTOA0; SLCDC: SEG34" - None - - 
      P108 51 JTAG/SWD_SWDIO DEBUG_SWDIO - - "Peripheral mode" - - "GPT0: GTIOC0B; GPT_OPS: GTOULO; JTAG/SWD: SWDIO; SCI9: CTS_RTS9; SLCDC: SEG24; SPI0: SSLA0" - IO - - 
      P109 52 - PMOD1_P2_MOSIA_TXD9 - - Disabled - - "CLKOUT: CLKOUT; GPT1: GTIOC1A; GPT_OPS: GTOVUP; SCI9: TXD9; SLCDC: COM4; SLCDC: SEG0; SPI0: MOSI0" - None - - 
      P110 53 - PMOD1_P3_MISOA_RXD9_P1_IRQ3 - - Disabled - - "GPT1: GTIOC1B; GPT_OPS: GTOVLO; IRQ3: IRQ3; SCI9: RXD9; SLCDC: COM5; SLCDC: SEG1; SPI0: MISO0" - None - - 
      P111 54 - PMOD1_P4_RSPCKA_SCK9_P2_RESET - - Disabled - - "IRQ4: IRQ4; SCI9: SCK9; SLCDC: COM6; SLCDC: SEG2; SPI0: RSPCK0" - None - - 
      P112 55 - PMOD1_P1_SSLA0_P4_CTS_RTS9 - - Disabled - - "QSPI: QSSL; SCI9: CTS_RTS9; SLCDC: COM7; SLCDC: SEG3; SPI0: SSLA0" - None - - 
      P113 56 - SLCD_SEG25 - - Disabled - - "AGT1: AGTIO1; IRQ10: IRQ10; SLCDC: SEG25" - None - - 
      P114 57 - PMOD1_P1_CTS9 - - Disabled - - "SCI9: CTS9; SLCDC: SEG26" - None - - 
      P115 58 - SLCD_SEG27 - - Disabled - - "GPT4: GTIOC4A; SCI1: TXD1; SLCDC: SEG27" - None - - 
      P200 40 - NMI - None Disabled - - "IRQ: NMI" - IO - - 
      P201 39 - MD - - Disabled - - "SYSTEM: MD" - IO - - 
      P204 33 - SLCD_SEG14_PMOD2_P10_GPIO - - Disabled - - "GPT_OPS: GTIU; QSPI: QSPCLK; SCI4: CTS_RTS4; SLCDC: SEG14; SPI0: SSLA0" - None - - 
      P205 32 - SLCD_COM0 - - Disabled - - "AGT1: AGTO1; CLKOUT: CLKOUT; GPT4: GTIOC4A; GPT_OPS: GTIV; IRQ1: IRQ1; SCI4: SCK4; SLCDC: COM0" - None - - 
      P206 31 - JLINK_RXD - None Disabled - - "GPT3: GTIOC3B; GPT_OPS: GTIU; IRQ0: IRQ0; SCI4: RXD4" - I - - 
      P207 30 - JLINK_TXD - - Disabled - - "GPT3: GTIOC3A; QSPI: QSSL; SCI4: TXD4" - O - - 
      P208 37 - SLCD_COM1 - - Disabled - - "GPT_OPS: GTOVLO; IRQ12: IRQ12; QSPI: QIO3; SLCDC: COM1" - None - - 
      P209 36 - SLCD_SEG17_PMOD1_P10_GPIO - - Disabled - - "GPT_OPS: GTOVUP; QSPI: QIO2; SLCDC: SEG17; SPI0: RSPCK0" - IO - - 
      P210 35 - SLCD_SEG16_PMOD1_P9_GPIO - - Disabled - - "GPT_OPS: GTIW; QSPI: QIO1; SLCDC: SEG16; SPI0: MISO0" - IO - - 
      P211 34 - SLCD_SEG15 - - Disabled - - "GPT_OPS: GTIV; QSPI: QIO0; SLCDC: SEG15; SPI0: MOSI0" - IO - - 
      P212 14 - EXTAL - None Disabled - - "AGT1: AGTEE1; CGC: EXTAL; GPT0: GTIOC0B; GPT_POEGD: GTETRGD; IRQ3: IRQ3; SCI0: RXD0" - IO - - 
      P213 13 - XTAL - None Disabled - - "CGC: XTAL; GPT0: GTIOC0A; GPT_POEGC: GTETRGC; IRQ2: IRQ2; SCI0: TXD0" - IO - - 
      P214 10 - XCOUT - - Disabled - - "CGC: XCOUT" - IO - - 
      P215 9 - XCIN - - Disabled - - "CGC: XCIN" - IO - - 
      P300 50 JTAG/SWD_SWCLK DEBUG_SWCLK - - "Peripheral mode" - - "GPT0: GTIOC0A; GPT_OPS: GTOUUP; JTAG/SWD: SWCLK; SCI5: CTS5; SLCDC: SEG23; SPI0: SSLA1" - IO - - 
      P301 49 - SLCD_SEG22_ARDUINO_D0_RXD - - Disabled - - "AGT0: AGTIO0; GPT4: GTIOC4B; GPT_OPS: GTOULO; IIC0: SDA0; IRQ6: IRQ6; SCI5: RXD5; SLCDC: SEG22; SPI0: SSLA2" - None - - 
      P302 48 - SLCD_SEG21_ARDUINO_D1_TXD - - Disabled - - "ADC0(Digital): ADTRG0; GPT4: GTIOC4A; GPT_OPS: GTOUUP; IIC0: SCL0; IRQ5: IRQ5; SCI5: TXD5; SLCDC: SEG21; SPI0: SSLA3" - None - - 
      P303 47 - SLCD_COM3 - - Disabled - - "GPT3: GTIOC3B; SCI5: SCK5; SLCDC: COM3" - None - - 
      P304 44 - SLCD_COM2 - - Disabled - - "GPT3: GTIOC3A; GPT_OPS: GTOWLO; IRQ9: IRQ9; SCI5: CTS_RTS5; SLCDC: COM2; UARTA0: CLKA0" - None - - 
      P305 43 - SLCD_SEG20_PMOD2_P8_RST - - Disabled - - "GPT_OPS: GTOWUP; IRQ8: IRQ8; SLCDC: SEG20; UARTA0: RxDA0" - None - - 
      P306 42 - SLCD_SEG19 - - Disabled - - "GPT_OPS: GTOULO; SLCDC: SEG19; UARTA0: TxDA0" - None - - 
      P307 41 - SLCD_SEG18 - - Disabled - - "GPT_OPS: GTOUUP; SLCDC: SEG18" - None - - 
      P400 1 - IIC_SYSTEM_SCL - None Disabled - - "AGT1: AGTIO1; GPT2: GTIOC2A; GPT_POEGB: GTETRGB; IIC1: SCL1; IRQ0: IRQ0; SCI1: TXD1; SLCDC: SEG4" - IO - - 
      P401 2 - IIC_SYSTEM_SDA - None Disabled - - "CANFD0: CRX0; GPT2: GTIOC2B; GPT_POEGA: GTETRGA; IIC1: SDA1; IRQ5: IRQ5; SCI1: RXD1; SLCDC: SEG5" - IO - - 
      P402 3 - SLCD_SEG6_PMOD1_P8_RST - - Disabled - - "AGT0: AGTIO0; AGT1: AGTIO1; CAC: CACREF; CANFD0: CTX0; GPT_POEGC: GTETRGC; IRQ4: IRQ4; SCI1: CTS_RTS1; SLCDC: SEG6" - None - - 
      P403 4 - SLCDC_SEG7_ARDUINO_D2 - - Disabled - - "AGT0: AGTIO0; AGT1: AGTIO1; IRQ14: IRQ14; SCI1: SCK1; SLCDC: SEG7" - None - - 
      P404 5 - USER_LED3_RED - - Disabled - - "AGT0: AGTIO0; AGT1: AGTIO1; GPT1: GTIOC1B; IRQ15: IRQ15; SCI5: TXD5; SLCDC: SEG23" - IO - - 
      P405 6 - SLCD_SEG24 - - Disabled - - "GPT1: GTIOC1A; SCI5: RXD5; SLCDC: SEG24" - None - - 
      P407 25 - USER_LED2_GREEN - - Disabled - - "ADC0(Digital): ADTRG0; AGT0: AGTIO0; GPT2: GTIOC2A; RTC: RTCOUT; SCI4: CTS4; SLCDC: SEG13" - IO - - 
      P408 24 - SLCD_VL3_PMOD2_P4_RSPCKB - - Disabled - - "GPT2: GTIOC2B; GPT_OPS: GTOWLO; IRQ7: IRQ7; SCI3: RXD3; SCI4: CTS_RTS4; SLCDC: VL3; SPI1: RSPCK1" - None - - 
      P409 23 - SLCD_VL4_PMOD2_P3_MISOB - - Disabled - - "GPT_OPS: GTOWUP; IRQ6: IRQ6; SCI3: TXD3; SLCDC: VL4; SPI1: MISO1" - None - - 
      P410 22 - SLCD_VL2_PMOD2_P2_MOSIB - - Disabled - - "AGT1: AGTOB1; GPT_OPS: GTOVLO; IRQ5: IRQ5; SCI3: SCK3; SLCDC: VL2; SPI1: MOSI1" - None - - 
      P411 21 - SLCD_VL1_PMOD2_P1_SSLB - - Disabled - - "AGT1: AGTOA1; GPT_OPS: GTOVUP; IRQ4: IRQ4; SCI3: CTS_RTS3; SLCDC: VL1; SPI1: SSLB0" - None - - 
      P412 20 - SLCD_SEG12_PMOD2_P1_CTS3 - - Disabled - - "AGT1: AGTEE1; GPT_OPS: GTOULO; SCI3: CTS3; SLCDC: SEG12; SPI1: SSLB1" - None - - 
      P413 19 - SLCD_SEG11_PMOD2_P9_GPIO - - Disabled - - "GPT_OPS: GTOUUP; SLCDC: SEG11; SPI1: SSLB2" - None - - 
      P414 18 - SLCD_SEG10_PMOD2_P7_IRQ9 - - Disabled - - "GPT0: GTIOC0B; IRQ9: IRQ9; SLCDC: SEG10; SPI1: SSLB3" - None - - 
      P415 17 - SLCD_SEG9_ARDUINO_D3 - - Disabled - - "GPT0: GTIOC0A; IRQ8: IRQ8; SLCDC: SEG9" - None - - 
      P500 76 - QSPI_SCLK - - Disabled - - "ADC0: AN021; AGT0: AGTOA0; CAC: CACREF; GPT_OPS: GTIU; QSPI: QSPCLK; SCI0: CTS0; SLCDC: SEG42" - IO - - 
      P501 77 - QSPI_SSL - None Disabled - - "AGT0: AGTOB0; GPT_OPS: GTIV; IRQ11: IRQ11; QSPI: QSSL; SLCDC: SEG43" - IO - - 
      P502 78 - QSPI_SIO0 - None Disabled - - "GPT_OPS: GTIW; IRQ12: IRQ12; QSPI: QIO0; SLCDC: SEG44" - IO - - 
      P503 79 - QSPI_SIO1 - - Disabled - - "GPT_POEGC: GTETRGC; QSPI: QIO1; SLCDC: SEG45" - IO - - 
      P504 80 - QSPI_SIO2 - - Disabled - - "GPT_POEGD: GTETRGD; QSPI: QIO2; SLCDC: SEG46" - IO - - 
      P505 81 - QSPI_SIO3 - None Disabled - - "IRQ14: IRQ14; QSPI: QIO3; SLCDC: SEG47" - IO - - 
      P506 84 - ARDUINO_D11_MOSIC_MIKROBUS_MOSIC - None Disabled - - "ADC0: AN020; GPT4: GTIOC4A; IRQ13: IRQ13; SCI5: TXD5; SPI2: MOSI2" - IO - - 
      P507 85 - ARDUINO_D12_MISOC_MIKROBUS_MISOC - - Disabled - - "ADC0: AN019; GPT4: GTIOC4B; SCI5: RXD5; SPI2: MISO2; UARTA0: CLKA0" - IO - - 
      P508 86 - ARDUINO_D13_RSPCKC_MIKROBUS_SCK - - Disabled - - "ADC0: AN018; EXLVDVBAT: EXLVDVBAT; SCI5: CTS_RTS5; SPI2: RSPCK2; UARTA0: TxDA0" - IO - - 
      P509 87 - ARDUINO_D10_SSLC_MIKROBUS_CS - - Disabled - - "ADC0: AN017; EXLVD: EXLVD; SCI5: SCK5; SPI2: SSLC0; UARTA0: RxDA0" - IO - - 
      P510 88 - ARDUINO_D7 - - Disabled - - "ADC0: AN025; SCI9: TXD9; SPI2: SSLC1" - IO - - 
      P511 89 - ARDUINO_D8 - - Disabled - - "ADC0: AN024; SCI9: RXD9; SPI2: SSLC2; UARTA1: CLKA1" - IO - - 
      P512 90 - AN023_ARDUINO_A3 - - Disabled - - "ADC0: AN023; SCI9: CTS_RTS9; SPI2: SSLC3; UARTA1: TxDA1" - IO - - 
      P513 91 - USER_SW1_IRQ15 - None Disabled - - "ADC0: AN022; IRQ15: IRQ15; SCI9: SCK9; UARTA1: RxDA1" - IO - - 
      P600 67 - SLCD_SEG33_ARDUINO_D9 - - Disabled - - "CAC: CACREF; CLKOUT: CLKOUT; GPT2: GTIOC2B; SLCDC: SEG33" - None - - 
      P601 66 - SLCD_SEG32 - - Disabled - - "GPT2: GTIOC2A; SLCDC: SEG32" - None - - 
      P602 65 - SLCD_SEG31 - - Disabled - - "SLCDC: SEG31" - None - - 
      P608 59 - SLCD_SEG28 - - Disabled - - "GPT4: GTIOC4B; SCI1: RXD1; SLCDC: SEG28" - None - - 
      P609 60 - SLCD_SEG29 - - Disabled - - "GPT5: GTIOC5A; SCI1: SCK1; SLCDC: SEG29" - None - - 
      P610 61 - USER_LED1_BLUE - - Disabled - - "GPT5: GTIOC5B; SCI1: CTS_RTS1; SLCDC: SEG30" - IO - - 
      P708 16 - PMOD1_P7_IRQ11 - None Disabled - - "CAC: CACREF; IRQ11: IRQ11; SLCDC: SEG8" - IO - - 
      P814 28 - SLCD_CAPL - - Disabled - - "CANFD0: CTX0; SLCDC: CAPL; UARTA1: RxDA1" - None - - 
      P815 27 - SLCD_CAPH - - Disabled - - "CANFD0: CRX0; SLCDC: CAPH; UARTA1: TxDA1" - None - - 
      RES 38 SYSTEM_RES - - - - - - - - IO "Read only" - 
      RTCIC0 7 SYSTEM_RTCIC0 - - - - - - - - IO "Read only" - 
      VCC 15 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 29 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 46 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 62 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 82 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCL 64 SYSTEM_VCL - - - - - - - - IO "Read only" - 
      VCL0 12 SYSTEM_VCL0 - - - - - - - - IO "Read only" - 
      VRTC 8 SYSTEM_VRTC - - - - - - - - IO "Read only" - 
      VSS 11 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 26 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 45 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 63 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 83 SYSTEM_VSS - - - - - - - - IO "Read only" - 
    
  User Events
    
  User Event Links
    
  Linker Section Mappings
    
  Module "I/O Port (r_ioport)"
    Parameter Checking: Default (BSP)
    
  Module "SPI (r_spi)"
    Parameter Checking: Default (BSP)
    Enable Support for using a transfer API: Enabled
    Enable Transmitting from RXI Interrupt: Disabled
    
  Module "Transfer (r_dmac)"
    Parameter Checking: Default (BSP)
    
  HAL
    Instance "g_ioport I/O Port (r_ioport)"
      Name: g_ioport
      1st Port ELC Trigger Source: Disabled
      2nd Port ELC Trigger Source: Disabled
      3rd Port ELC Trigger Source: Disabled
      4th Port ELC Trigger Source: Disabled
      Pin Configuration Name: g_bsp_pin_cfg
      
    Instance "g_spi_master SPI (r_spi)"
      Name: g_spi_master
      Channel: 0
      Receive Interrupt Priority: Disabled
      Transmit Buffer Empty Interrupt Priority: Disabled
      Transfer Complete Interrupt Priority: Priority 2
      Error Interrupt Priority: Priority 2
      Operating Mode: Master
      Clock Phase: Data sampling on even edge, data variation on odd edge
      Clock Polarity: Low when idle
      Mode Fault Error: Disable
      Bit Order: MSB First
      Callback: spi_master_callback
      SPI Mode: Clock Synchronous Operation
      Full or Transmit Only Mode: Full Duplex
      Slave Select Polarity: Active Low
      Select SSL(Slave Select): SSL0
      MOSI Idle State: MOSI Idle Value Fixing Disable
      Parity Mode: Disabled
      Byte Swapping: Disable
      Bitrate: 1000000
      Clock Delay: 1 Clock
      SSL Negation Delay: 1 Clock
      Next Access Delay: 1 Clock
      
      Instance "g_transfer0 Transfer (r_dmac) SPI0 TXI (Transmit buffer empty)"
        Name: g_transfer0
        Channel: 0
        Mode: Normal
        Transfer Size: 2 Bytes
        Destination Address Mode: Fixed
        Source Address Mode: Incremented
        Repeat Area (Unused in Normal Mode): Source
        Number of Transfers: 0
        Number of Blocks (Valid only in Repeat,Block or Repeat-Block Mode): 0
        Activation Source: SPI0 TXI (Transmit buffer empty)
        Callback: g_spi_master_tx_transfer_callback
        Transfer End Interrupt Priority: Priority 2
        Interrupt Frequency: Interrupt after all transfers have completed
        Offset value (Valid only when address mode is \'Offset\'): 1
        Source Buffer Size: 1
        
      Instance "g_transfer1 Transfer (r_dmac) SPI0 RXI (Receive buffer full)"
        Name: g_transfer1
        Channel: 1
        Mode: Normal
        Transfer Size: 2 Bytes
        Destination Address Mode: Incremented
        Source Address Mode: Fixed
        Repeat Area (Unused in Normal Mode): Destination
        Number of Transfers: 0
        Number of Blocks (Valid only in Repeat,Block or Repeat-Block Mode): 0
        Activation Source: SPI0 RXI (Receive buffer full)
        Callback: g_spi_master_rx_transfer_callback
        Transfer End Interrupt Priority: Priority 2
        Interrupt Frequency: Interrupt after all transfers have completed
        Offset value (Valid only when address mode is \'Offset\'): 1
        Source Buffer Size: 1
        
    Instance "g_spi_slave SPI (r_spi)"
      Name: g_spi_slave
      Channel: 2
      Receive Interrupt Priority: Disabled
      Transmit Buffer Empty Interrupt Priority: Disabled
      Transfer Complete Interrupt Priority: Priority 2
      Error Interrupt Priority: Priority 2
      Operating Mode: Slave
      Clock Phase: Data sampling on even edge, data variation on odd edge
      Clock Polarity: Low when idle
      Mode Fault Error: Disable
      Bit Order: MSB First
      Callback: spi_slave_callback
      SPI Mode: Clock Synchronous Operation
      Full or Transmit Only Mode: Full Duplex
      Slave Select Polarity: Active Low
      Select SSL(Slave Select): SSL0
      MOSI Idle State: MOSI Idle Value Fixing Disable
      Parity Mode: Disabled
      Byte Swapping: Disable
      Bitrate: 1000000
      Clock Delay: 1 Clock
      SSL Negation Delay: 1 Clock
      Next Access Delay: 1 Clock
      
      Instance "g_transfer2 Transfer (r_dmac) SPI2 TXI (Transmit buffer empty)"
        Name: g_transfer2
        Channel: 2
        Mode: Normal
        Transfer Size: 2 Bytes
        Destination Address Mode: Fixed
        Source Address Mode: Incremented
        Repeat Area (Unused in Normal Mode): Source
        Number of Transfers: 0
        Number of Blocks (Valid only in Repeat,Block or Repeat-Block Mode): 0
        Activation Source: SPI2 TXI (Transmit buffer empty)
        Callback: g_spi_slave_tx_transfer_callback
        Transfer End Interrupt Priority: Priority 2
        Interrupt Frequency: Interrupt after all transfers have completed
        Offset value (Valid only when address mode is \'Offset\'): 1
        Source Buffer Size: 1
        
      Instance "g_transfer3 Transfer (r_dmac) SPI2 RXI (Receive buffer full)"
        Name: g_transfer3
        Channel: 3
        Mode: Normal
        Transfer Size: 2 Bytes
        Destination Address Mode: Incremented
        Source Address Mode: Fixed
        Repeat Area (Unused in Normal Mode): Destination
        Number of Transfers: 0
        Number of Blocks (Valid only in Repeat,Block or Repeat-Block Mode): 0
        Activation Source: SPI2 RXI (Receive buffer full)
        Callback: g_spi_slave_rx_transfer_callback
        Transfer End Interrupt Priority: Priority 2
        Interrupt Frequency: Interrupt after all transfers have completed
        Offset value (Valid only when address mode is \'Offset\'): 1
        Source Buffer Size: 1
        
