INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/09_fourbitadder02/09_fourbitadder02.srcs/sources_1/new/fourbitadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbitadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/09_fourbitadder02/09_fourbitadder02.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/09_fourbitadder02/09_fourbitadder02.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/09_fourbitadder02/09_fourbitadder02.srcs/sim_1/new/fourbitadder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbitadder_tb
