# TCL File Generated by Component Editor 15.1
# Fri Dec 21 21:38:32 EST 2018
# DO NOT MODIFY


# 
# avalon_st_order_adapter "Byte Order Adapter" v1.0
#  2018.12.21.21:38:32
# 
# 

# 
# request TCL package from ACDS 15.1
# 
package require -exact qsys 15.1


# 
# module avalon_st_order_adapter
# 
set_module_property DESCRIPTION ""
set_module_property NAME avalon_st_order_adapter
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "Byte Order Adapter"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL new_component
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file byte_order_adapter.vhd VHDL PATH byte_order_adapter.vhd TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter Width INTEGER 32 ""
set_parameter_property Width DEFAULT_VALUE 32
set_parameter_property Width DISPLAY_NAME Width
set_parameter_property Width WIDTH ""
set_parameter_property Width TYPE INTEGER
set_parameter_property Width UNITS None
set_parameter_property Width ALLOWED_RANGES -2147483648:2147483647
set_parameter_property Width DESCRIPTION ""
set_parameter_property Width HDL_PARAMETER true


# 
# display items
# 


# 
# connection point src
# 
add_interface src avalon_streaming start
set_interface_property src dataBitsPerSymbol 8
set_interface_property src errorDescriptor ""
set_interface_property src firstSymbolInHighOrderBits true
set_interface_property src maxChannel 0
set_interface_property src readyLatency 0
set_interface_property src ENABLED true
set_interface_property src EXPORT_OF ""
set_interface_property src PORT_NAME_MAP ""
set_interface_property src CMSIS_SVD_VARIABLES ""
set_interface_property src SVD_ADDRESS_GROUP ""

add_interface_port src src_ready ready Input 1
add_interface_port src src_valid valid Output 1
add_interface_port src src_data data Output width


# 
# connection point sink
# 
add_interface sink avalon_streaming end
set_interface_property sink dataBitsPerSymbol 8
set_interface_property sink errorDescriptor ""
set_interface_property sink firstSymbolInHighOrderBits true
set_interface_property sink maxChannel 0
set_interface_property sink readyLatency 0
set_interface_property sink ENABLED true
set_interface_property sink EXPORT_OF ""
set_interface_property sink PORT_NAME_MAP ""
set_interface_property sink CMSIS_SVD_VARIABLES ""
set_interface_property sink SVD_ADDRESS_GROUP ""

add_interface_port sink sink_valid valid Input 1
add_interface_port sink sink_data data Input width
add_interface_port sink sink_ready ready Output 1

