mod addresses;
mod instructions;
mod registers;

pub mod cpu {
    use std::sync::{Arc, Mutex};

    use crate::addresses::addresses;
    use crate::{
        instructions::{
            self,
            instructions::{execute_instruction, AddressingMode},
        },
        registers::{self, registers::Registers},
    };

    pub trait BusFunction: FnMut(u16) -> u8 + Send + 'static {}

    impl<T> BusFunction for T where T: FnMut(u16) -> u8 + Send + 'static {}

    pub struct Cpu {
        pub variant: Variant,     // CPU variant
        pub state: State,         // CPU state
        pub registers: Registers, // Registers
        // Bus read function pointer
        pub read_byte: Option<Arc<Mutex<dyn FnMut(u16) -> u8>>>,
        pub write_byte: Option<Arc<Mutex<dyn FnMut(u16, u8) -> ()>>>,

        pub cycles: u8,    // Number of cycles remaining for current instruction
        pub temp: u16,     // Temporary storage for various operations
        pub addr_abs: u16, // Absolute address
        pub addr_rel: u16, // Relative address
        pub addr_mode: AddressingMode, // Addressing mode
        pub opcode: u8,    // Current opcode
        pub fetched: u8,   // Fetched data

        pub enable_illegal_opcodes: bool, // Enable illegal opcodes
    }

    #[derive(Clone, Copy, PartialEq)]
    pub enum Variant {
        NMOS, // Original 6502 (with ROR bug)
        CMOS, // Modified 65C02 (no ROR bug)
        NES,  // Modified 2A03 (no decimal mode)
    }

    impl Variant {
        pub fn from_string(variant: String) -> Self {
            match variant.as_str() {
                "NMOS" => return Self::NMOS,
                "CMOS" => return Self::CMOS,
                "NES" => return Self::NES,
                _ => panic!("Invalid CPU variant"),
            }
        }

        pub fn to_string(&self) -> String {
            match self {
                Self::NMOS => return String::from("NMOS"),
                Self::CMOS => return String::from("CMOS"),
                Self::NES => return String::from("NES"),
            }
        }
    }

    #[derive(Clone, Copy, PartialEq)]
    pub enum State {
        Stopped,       // CPU is stopped
        Fetching,      // CPU is fetching an instruction
        Executing,     // CPU is executing an instruction
        Interrupt,     // CPU is handling an interrupt
        IllegalOpcode, // CPU encountered an illegal opcode
    }

    impl Cpu {
        pub fn new() -> Self {
            Self {
                registers: Registers::new(),
                variant: Variant::CMOS,
                state: State::Stopped,

                cycles: 0,
                temp: 0,
                addr_abs: 0,
                addr_rel: 0,
                addr_mode: AddressingMode::Implied,
                opcode: 0,
                fetched: 0,

                enable_illegal_opcodes: false,

                read_byte: None,
                write_byte: None,
            }
        }

        pub fn connect_read_byte(&mut self, read_fn: Arc<Mutex<dyn FnMut(u16) -> u8>>) {
            self.read_byte = Some(read_fn);
        }

        pub fn connect_write_byte(&mut self, write_fn: Arc<Mutex<dyn FnMut(u16, u8) -> ()>>) {
            self.write_byte = Some(write_fn);
        }

        pub fn read_byte(&mut self, address: u16) -> u8 {
            if let Some(read_byte_fn) = &mut self.read_byte {
                // Read from the bus
                return read_byte_fn.lock().unwrap()(address);
            } else {
                // There's no bus function, so return 0
                0
            }
        }

        pub fn write_byte(&mut self, address: u16, value: u8) {
            if let Some(write_byte_fn) = &mut self.write_byte {
                // Write to the bus
                write_byte_fn.lock().unwrap()(address, value);
            }
        }

        pub fn dump_cycles(&self) {
            println!("Cycles remaining: {}", self.cycles);
        }

        pub fn change_variant(&mut self, variant: Variant) {
            self.variant = variant;
        }

        pub fn set_illegal_opcodes(&mut self, enable: bool) {
            self.enable_illegal_opcodes = enable;
        }

        pub fn reset(&mut self) {
            // Reset registers to initial state
            self.registers.a = 0x00;
            self.registers.x = 0x00;
            self.registers.y = 0x00;
            self.registers.pc = self.read_word(addresses::RESET_VECTOR);
            self.registers.sp = 0xFD;
            // Set all flags to 0x00, except for the unused flag and the interrupt disable flag
            self.registers.flags = 0x24;
            self.cycles = 8;
        }

        pub fn read(&mut self, address: u16) -> u8 {
            return self.read_byte(address);
        }

        pub fn read_word(&mut self, address: u16) -> u16 {
            let lo = self.read(address) as u16;
            let hi = self.read(address + 1) as u16;
            return (hi << 8) | lo;
        }

        pub fn write(&mut self, address: u16, data: u8) {
            self.write_byte(address, data);
        }

        pub fn write_word(&mut self, address: u16, data: u16) {
            let lo = (data & 0x00FF) as u8;
            let hi = ((data & 0xFF00) >> 8) as u8;
            self.write(address, lo);
            self.write(address + 1, hi);
        }

        pub fn fetch(&mut self) -> u8 {
            // Set state to Fetching
            self.state = State::Fetching;
            // If the current mode is implied, return 0
            if self.addr_mode != AddressingMode::Implied {
                self.fetched = self.read(self.addr_abs)
            }
            return self.fetched;
        }

        pub fn push(&mut self, data: u8) {
            // Push data to the stack
            self.write(0x0100 + self.registers.sp as u16, data);
            self.registers.decrement_sp();
        }

        pub fn push_word(&mut self, data: u16) {
            // Push data to the stack
            self.push(((data & 0xFF00) >> 8) as u8);
            self.push((data & 0x00FF) as u8);
        }

        pub fn pop(&mut self) -> u8 {
            // Pop data from the stack
            self.registers.increment_sp();
            return self.read(0x0100 + self.registers.sp as u16);
        }

        pub fn pop_word(&mut self) -> u16 {
            // Pop data from the stack
            let lo = self.pop() as u16;
            let hi = self.pop() as u16;
            return (hi << 8) | lo;
        }

        pub fn clock(&mut self) {
            // If we have no cycles remaining, fetch the next opcode
            if self.cycles == 0 {
                // Set state to fetching
                self.state = State::Fetching;
                self.opcode = self.read(self.registers.pc);
                println!("Opcode: {:02X}", self.opcode);
                self.registers.pc += 1;

                // Get the number of cycles for this opcode
                self.cycles = self.get_cycles(self.opcode);

                // Get the addressing mode for this opcode
                let addr_mode = instructions::instructions::get_addr_mode(self.opcode);

                // We are now in the executing state
                self.state = State::Executing;

                // Execute the addressing mode function, getting the number of extra cycles required
                let cycles_addr = self.execute_addr_mode(addr_mode);

                // Execute the instruction, getting the number of cycles required
                let cycles_insn = execute_instruction(self.opcode, self);

                // Add the number of cycles required by the addressing mode and the instruction
                self.cycles += cycles_addr + cycles_insn;
            }

            // Decrement the number of cycles remaining
            self.cycles -= 1;
        }

        pub fn execute_addr_mode(&mut self, mode: AddressingMode) -> u8 {
            // Set the addressing mode
            self.addr_mode = mode;

            // Execute the addressing mode
            match mode {
                AddressingMode::Implied => return self.addr_implied(),
                AddressingMode::Immediate => return self.addr_immediate(),
                AddressingMode::ZeroPage => return self.addr_zero_page(),
                AddressingMode::ZeroPageX => return self.addr_zero_page_x(),
                AddressingMode::ZeroPageY => return self.addr_zero_page_y(),
                AddressingMode::Relative => return self.addr_relative(),
                AddressingMode::Absolute => return self.addr_absolute(),
                AddressingMode::AbsoluteX => return self.addr_absolute_x(),
                AddressingMode::AbsoluteY => return self.addr_absolute_y(),
                AddressingMode::Indirect => return self.addr_indirect(),
                AddressingMode::IndexedIndirect => return self.addr_indexed_indirect(),
                AddressingMode::IndirectIndexed => return self.addr_indirect_indexed(),
            }
        }

        pub fn get_cycles(&self, opcode: u8) -> u8 {
            return instructions::instructions::get_cycles(opcode);
        }

        pub fn irq(&mut self) {
            // If interrupts are enabled, push the program counter and flags to the stack
            if self
                .registers
                .get_flag(registers::registers::Flag::InterruptDisable)
                == false
            {
                self.push_word(self.registers.pc);

                // Set the break flag to 0
                self.registers
                    .set_flag(registers::registers::Flag::Break, false);

                // Push the status flags to the stack
                self.registers
                    .set_flag(registers::registers::Flag::Unused, true);
                self.registers
                    .set_flag(registers::registers::Flag::Break, true);
                self.registers
                    .set_flag(registers::registers::Flag::InterruptDisable, true);
                self.push(self.registers.flags);
                self.registers
                    .set_flag(registers::registers::Flag::InterruptDisable, false);

                // Set the program counter to the interrupt vector
                self.registers.pc = self.read_word(addresses::IRQ_VECTOR);

                // Set the state to Interrupt
                self.state = State::Interrupt;

                // Set the number of cycles remaining to 7
                self.cycles = 7;
            }
        }

        pub fn nmi(&mut self) {
            // Push the program counter and flags to the stack
            self.push_word(self.registers.pc);

            // Set the break flag to 0
            self.registers
                .set_flag(registers::registers::Flag::Break, false);

            // Push the status flags to the stack
            self.registers
                .set_flag(registers::registers::Flag::Unused, true);
            self.registers
                .set_flag(registers::registers::Flag::Break, true);
            self.registers
                .set_flag(registers::registers::Flag::InterruptDisable, true);
            self.push(self.registers.flags);
            self.registers
                .set_flag(registers::registers::Flag::InterruptDisable, false);

            // Set the program counter to the NMI vector
            self.registers.pc = self.read_word(addresses::NMI_VECTOR);

            // Set the state to Interrupt
            self.state = State::Interrupt;

            // Set the number of cycles remaining to 7
            self.cycles = 7;
        }

        pub fn print_instruction_list(&self) {
            instructions::instructions::print_instruction_list();
        }

        /**
         * Addressing modes (https://wiki.nesdev.com/w/index.php/CPU_addressing_modes)
         */
        pub fn addr_implied(&mut self) -> u8 {
            self.fetched = self.registers.a;
            return 0;
        }
        pub fn addr_immediate(&mut self) -> u8 {
            self.addr_abs = self.registers.pc;
            self.registers.pc += 1;
            return 0;
        }
        pub fn addr_zero_page(&mut self) -> u8 {
            self.addr_abs = (self.read(self.registers.pc) as u16) & 0x00FF;
            self.registers.pc += 1;
            return 0;
        }
        pub fn addr_zero_page_x(&mut self) -> u8 {
            self.addr_abs =
                ((self.read(self.registers.pc) as u16) + self.registers.x as u16) & 0x00FF;
            self.registers.pc += 1;
            return 0;
        }
        pub fn addr_zero_page_y(&mut self) -> u8 {
            self.addr_abs =
                ((self.read(self.registers.pc) as u16) + self.registers.y as u16) & 0x00FF;
            self.registers.pc += 1;
            return 0;
        }
        pub fn addr_relative(&mut self) -> u8 {
            self.addr_rel = self.read(self.registers.pc) as u16;
            self.registers.pc += 1;
            if self.addr_rel & 0x80 != 0 {
                self.addr_rel |= 0xFF00;
            }
            return 0;
        }
        pub fn addr_absolute(&mut self) -> u8 {
            let lo = self.read(self.registers.pc) as u16;
            let hi = self.read(self.registers.pc + 1) as u16;
            self.addr_abs = (hi << 8) | lo;
            self.registers.pc += 2;
            return 0;
        }
        pub fn addr_absolute_x(&mut self) -> u8 {
            let lo = self.read(self.registers.pc) as u16;
            let hi = self.read(self.registers.pc + 1) as u16;
            self.addr_abs = ((hi << 8) | lo) + self.registers.x as u16;
            self.registers.pc += 2;

            // Check if the page changed, and if so, add an extra cycle
            if (self.addr_abs & 0xFF00) != (hi << 8) {
                return 1;
            }
            return 0;
        }
        pub fn addr_absolute_y(&mut self) -> u8 {
            let lo = self.read(self.registers.pc) as u16;
            let hi = self.read(self.registers.pc + 1) as u16;
            self.addr_abs = ((hi << 8) | lo) + self.registers.y as u16;
            self.registers.pc += 2;

            // Check if the page changed, and if so, add an extra cycle
            if (self.addr_abs & 0xFF00) != (hi << 8) {
                return 1;
            }
            return 0;
        }
        pub fn addr_indirect(&mut self) -> u8 {
            let ptr_lo = self.read(self.registers.pc) as u16;
            let ptr_hi = self.read(self.registers.pc + 1) as u16;
            let ptr = (ptr_hi << 8) | ptr_lo;

            // Check for page boundary crossing
            if ptr_lo == 0x00FF {
                // Simulate page boundary hardware bug
                self.addr_abs = (self.read(ptr & 0xFF00) as u16) << 8 | self.read(ptr + 0) as u16;
            } else {
                self.addr_abs = (self.read(ptr + 1) as u16) << 8 | self.read(ptr + 0) as u16;
            }
            self.registers.pc += 2;
            return 0;
        }
        pub fn addr_indexed_indirect(&mut self) -> u8 {
            let t = self.read(self.registers.pc) as u16;
            let lo = self.read((t + self.registers.x as u16) & 0x00FF) as u16;
            let hi = self.read((t + self.registers.x as u16 + 1) & 0x00FF) as u16;
            self.addr_abs = (hi << 8) | lo;
            self.registers.pc += 1;
            return 0;
        }
        pub fn addr_indirect_indexed(&mut self) -> u8 {
            let t = self.read(self.registers.pc) as u16;
            let lo = self.read(t & 0x00FF) as u16;
            let hi = self.read((t + 1) & 0x00FF) as u16;
            self.addr_abs = ((hi << 8) | lo) + self.registers.y as u16;
            self.registers.pc += 1;

            // Check if the page changed, and if so, add an extra cycle
            if (self.addr_abs & 0xFF00) != (hi << 8) {
                return 1;
            }
            return 0;
        }

        /**
         * CPU instructions
         */
        pub fn adc(&mut self) -> u8 {
            return 0;
        }
        pub fn and(&mut self) -> u8 {
            return 0;
        }
        pub fn asl(&mut self) -> u8 {
            return 0;
        }
        pub fn bcc(&mut self) -> u8 {
            return 0;
        }
        pub fn bcs(&mut self) -> u8 {
            return 0;
        }
        pub fn beq(&mut self) -> u8 {
            return 0;
        }
        pub fn bit(&mut self) -> u8 {
            return 0;
        }
        pub fn bmi(&mut self) -> u8 {
            return 0;
        }
        pub fn bne(&mut self) -> u8 {
            return 0;
        }
        pub fn bpl(&mut self) -> u8 {
            return 0;
        }
        pub fn brk(&mut self) -> u8 {
            // Increment the program counter
            self.registers.pc += 1;

            // Set the interrupt disable flag to 1
            self.registers
                .set_flag(registers::registers::Flag::InterruptDisable, true);

            // Push the PC to the stack
            self.push_word(self.registers.pc);

            // Set the break flag
            self.registers
                .set_flag(registers::registers::Flag::Break, true);

            // Push the flags to the stack
            self.push(self.registers.flags);

            // Clear the break flag
            self.registers
                .set_flag(registers::registers::Flag::Break, false);

            // Set the PC to the data at the interrupt vector
            self.registers.pc = self.read_word(addresses::IRQ_VECTOR);

            // Return the number of cycles required
            return 0;
        }
        pub fn bvc(&mut self) -> u8 {
            return 0;
        }
        pub fn bvs(&mut self) -> u8 {
            return 0;
        }
        pub fn clc(&mut self) -> u8 {
            return 0;
        }
        pub fn cld(&mut self) -> u8 {
            return 0;
        }
        pub fn cli(&mut self) -> u8 {
            return 0;
        }
        pub fn clv(&mut self) -> u8 {
            return 0;
        }
        pub fn cmp(&mut self) -> u8 {
            return 0;
        }
        pub fn cpx(&mut self) -> u8 {
            return 0;
        }
        pub fn cpy(&mut self) -> u8 {
            return 0;
        }
        pub fn dec(&mut self) -> u8 {
            return 0;
        }
        pub fn dex(&mut self) -> u8 {
            return 0;
        }
        pub fn dey(&mut self) -> u8 {
            return 0;
        }
        pub fn eor(&mut self) -> u8 {
            return 0;
        }
        pub fn inc(&mut self) -> u8 {
            return 0;
        }
        pub fn inx(&mut self) -> u8 {
            return 0;
        }
        pub fn iny(&mut self) -> u8 {
            return 0;
        }
        pub fn jmp(&mut self) -> u8 {
            // Set the program counter to the absolute address
            self.registers.pc = self.addr_abs;

            // Return the number of cycles required
            return 0;
        }
        pub fn jsr(&mut self) -> u8 {
            return 0;
        }
        pub fn lda(&mut self) -> u8 {
            // Fetch the next byte from memory
            self.fetch();

            // Load the fetched byte into the accumulator
            self.registers.a = self.fetched;

            // Set the Zero and Negative flags
            self.registers
                .set_flag(registers::registers::Flag::Zero, self.registers.a == 0x00);
            self.registers.set_flag(
                registers::registers::Flag::Negative,
                (self.registers.a & 0x80) > 0,
            );

            // Return the number of cycles required
            return 1;
        }
        pub fn ldx(&mut self) -> u8 {
            return 0;
        }
        pub fn ldy(&mut self) -> u8 {
            return 0;
        }
        pub fn lsr(&mut self) -> u8 {
            return 0;
        }
        pub fn nop(&mut self) -> u8 {
            return 0;
        }
        pub fn ora(&mut self) -> u8 {
            return 0;
        }
        pub fn pha(&mut self) -> u8 {
            return 0;
        }
        pub fn php(&mut self) -> u8 {
            return 0;
        }
        pub fn pla(&mut self) -> u8 {
            return 0;
        }
        pub fn plp(&mut self) -> u8 {
            return 0;
        }
        pub fn rol(&mut self) -> u8 {
            return 0;
        }
        pub fn ror_a(&mut self) -> u8 {
            // If the variant is NMOS, use the NMOS ROR instruction,
            // otherwise use the CMOS ROR instruction
            if self.variant == Variant::NMOS {
                return self.ror_a_nmos();
            } else {
                return self.ror_a_cmos();
            }
        }
        pub fn ror(&mut self) -> u8 {
            // If the variant is NMOS, use the NMOS ROR instruction,
            // otherwise use the CMOS ROR instruction
            if self.variant == Variant::NMOS {
                return self.ror_nmos();
            } else {
                return self.ror_cmos();
            }
        }
        fn ror_a_nmos(&mut self) -> u8 {
            // Load the accumulator into the temporary variable
            self.temp = self.registers.a as u16;

            // Set the 9th bit of the temp variable to 0
            self.temp &= 0x7F;

            // Shift the temp variable left by 1 bit
            self.temp <<= 1;

            // Mask the temp variable to 8 bits
            self.temp &= 0xFF;

            // Set the negative flag if the 8th bit of the temp variable is 1
            self.registers
                .set_flag(registers::registers::Flag::Negative, (self.temp & 0x80) > 0);

            // Set the zero flag if the temp variable is 0
            self.registers
                .set_flag(registers::registers::Flag::Zero, self.temp == 0x00);

            // If the addressing mode is immediate, store the temp variable in the accumulator
            if self.addr_mode == AddressingMode::Immediate {
                self.registers.a = self.temp as u8;
            } else {
                // Store the temp variable in memory
                self.write(self.addr_abs, self.temp as u8);
            }

            // Return the number of extra cycles required
            return 0;
        }
        fn ror_a_cmos(&mut self) -> u8 {
            // Load the accumulator into the temporary variable
            self.temp = self.registers.a as u16;

            // If the carry flag is set, set the 9th bit of the temp variable
            if self.registers.get_flag(registers::registers::Flag::Carry) {
                self.temp |= 0x100;
            }

            // Set the carry flag if the 9th bit of the temp variable is 1
            self.registers
                .set_flag(registers::registers::Flag::Carry, (self.temp & 0x01) > 0);

            // Shift the temp variable right by 1 bit
            self.temp >>= 1;

            // Mask the temp variable to 8 bits
            self.temp &= 0xFF;

            // Set the negative flag if the 8th bit of the temp variable is 1
            self.registers
                .set_flag(registers::registers::Flag::Negative, (self.temp & 0x80) > 0);

            // Set the zero flag if the temp variable is 0
            self.registers
                .set_flag(registers::registers::Flag::Zero, self.temp == 0x00);

            // Store the temp variable in the accumulator
            self.registers.a = self.temp as u8;

            // Return the number of extra cycles required
            return 0;
        }
        fn ror_nmos(&mut self) -> u8 {
            // Load the next byte from memory into the temporary variable
            self.temp = self.fetch() as u16;

            // Set the 9th bit of the temp variable to 0
            self.temp &= 0x7F;

            // Shift the temp variable left by 1 bit
            self.temp <<= 1;

            // Mask the temp variable to 8 bits
            self.temp &= 0xFF;

            // Set the carry flag if the 8th bit of the temp variable is 1
            self.registers
                .set_flag(registers::registers::Flag::Carry, (self.temp & 0x80) > 0);

            // Set the negative flag if the temp variable is 0
            self.registers
                .set_flag(registers::registers::Flag::Negative, self.temp == 0x00);

            // Store the temp variable in memory
            self.write(self.addr_abs, self.temp as u8);

            // Return the number of extra cycles required
            return 0;
        }
        fn ror_cmos(&mut self) -> u8 {
            // Load the next byte from memory into the temporary variable
            self.temp = self.fetch() as u16;

            // If the carry flag is set, set the 9th bit of the temp variable
            if self.registers.get_flag(registers::registers::Flag::Carry) {
                self.temp |= 0x100;
            }

            // Set the carry flag if the 9th bit of the temp variable is 1
            self.registers
                .set_flag(registers::registers::Flag::Carry, (self.temp & 0x01) > 0);

            // Shift the temp variable right by 1 bit
            self.temp >>= 1;

            // Mask the temp variable to 8 bits
            self.temp &= 0xFF;

            // Set the negative flag if the temp variable is 0
            self.registers
                .set_flag(registers::registers::Flag::Negative, self.temp == 0x00);

            // Set the zero flag if the temp variable is 0
            self.registers
                .set_flag(registers::registers::Flag::Zero, self.temp == 0x00);

            // Store the temp variable in memory
            self.write(self.addr_abs, self.temp as u8);

            // Return the number of extra cycles required
            return 0;
        }
        pub fn rti(&mut self) -> u8 {
            return 0;
        }
        pub fn rts(&mut self) -> u8 {
            return 0;
        }
        pub fn sbc(&mut self) -> u8 {
            return 0;
        }
        pub fn sec(&mut self) -> u8 {
            return 0;
        }
        pub fn sed(&mut self) -> u8 {
            return 0;
        }
        pub fn sei(&mut self) -> u8 {
            return 0;
        }
        pub fn sta(&mut self) -> u8 {
            // Store the accumulator in memory
            self.write(self.addr_abs, self.registers.a);

            // Return the number of cycles required
            return 0;
        }
        pub fn stx(&mut self) -> u8 {
            return 0;
        }
        pub fn sty(&mut self) -> u8 {
            return 0;
        }
        pub fn tax(&mut self) -> u8 {
            return 0;
        }
        pub fn tay(&mut self) -> u8 {
            return 0;
        }
        pub fn tsx(&mut self) -> u8 {
            return 0;
        }
        pub fn txa(&mut self) -> u8 {
            return 0;
        }
        pub fn txs(&mut self) -> u8 {
            return 0;
        }
        pub fn tya(&mut self) -> u8 {
            return 0;
        }

        /**
         * Illegal instructions
         */
        pub fn ahx(&mut self) -> u8 {
            return 0;
        }
        pub fn alr(&mut self) -> u8 {
            return 0;
        }
        pub fn anc(&mut self) -> u8 {
            return 0;
        }
        pub fn arr(&mut self) -> u8 {
            return 0;
        }
        pub fn axs(&mut self) -> u8 {
            return 0;
        }
        pub fn dcp(&mut self) -> u8 {
            return 0;
        }
        pub fn isc(&mut self) -> u8 {
            return 0;
        }
        pub fn kil(&mut self) -> u8 {
            return 0;
        }
        pub fn las(&mut self) -> u8 {
            return 0;
        }
        pub fn lax(&mut self) -> u8 {
            return 0;
        }
        pub fn rla(&mut self) -> u8 {
            return 0;
        }
        pub fn rra(&mut self) -> u8 {
            return 0;
        }
        pub fn sax(&mut self) -> u8 {
            return 0;
        }
        pub fn shx(&mut self) -> u8 {
            return 0;
        }
        pub fn shy(&mut self) -> u8 {
            return 0;
        }
        pub fn slo(&mut self) -> u8 {
            return 0;
        }
        pub fn sre(&mut self) -> u8 {
            return 0;
        }
        pub fn tas(&mut self) -> u8 {
            return 0;
        }
        pub fn xaa(&mut self) -> u8 {
            return 0;
        }
    }
}
