// Seed: 1240650698
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3
);
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1
);
  tri0 id_3 = 1 - 1'h0;
  module_0(
      id_3, id_3, id_1, id_0
  );
  assign id_3 = id_0;
endmodule
module module_2 (
    output supply0 id_0,
    input tri id_1,
    output tri1 id_2,
    output tri id_3,
    output supply0 id_4,
    input logic id_5,
    output tri1 id_6,
    input uwire id_7,
    output supply0 id_8,
    input logic id_9,
    input tri1 id_10,
    output wor id_11,
    input uwire id_12
);
  assign id_3 = id_7;
  real id_14;
  integer id_15, id_16, id_17, id_18, id_19, id_20;
  logic id_21;
  assign id_8 = 1;
  always @(posedge 1) id_21 <= id_5;
  wire id_22;
  wire id_23;
  id_24(
      .id_0(1)
  );
  assign id_19 = 1 * 1 - 1;
  specify
    (id_25 *> id_26) = 1;
    if (id_21) (negedge id_27 => (id_28 +: 1)) = (id_26, 1'b0);
    (id_29 => id_30) = 1;
    (id_31 => id_32) = 1;
    (id_33 => id_34) = (id_9, (id_20));
    (id_35 => id_36) = (1 - 1'h0 : 1  : (1), id_33);
    (id_37 *> id_38) = (1  : id_21  : id_26, 1  : 1  : id_16);
    (id_39[1] => id_40) = 1;
  endspecify
  wire id_41;
  wire id_42;
  module_0(
      id_6, id_6, id_10, id_10
  );
  wire id_43;
endmodule
