VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk_i input std_input
resetn_i input std_input
DMEM_rd_data_i[31:0] input std_input
IMEM_data_i[31:0] input std_input
boot_addr_i[31:0] input std_input
