<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="dff_syn_low_clr_set.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="dff_syn_low_clor_set_vtf.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dff_syn_low_clr_set.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dff_syn_low_clr_set.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dff_syn_low_clr_set.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dff_syn_low_clr_set.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dff_syn_low_clr_set.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dff_syn_low_clr_set.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dff_syn_low_clr_set.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dff_syn_low_clr_set.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dff_syn_low_clr_set.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dff_syn_low_clr_set.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dff_syn_low_clr_set.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dff_syn_low_clr_set.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dff_syn_low_clr_set.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dff_syn_low_clr_set.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dff_syn_low_clr_set.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dff_syn_low_clr_set.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dff_syn_low_clr_set.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dff_syn_low_clr_set.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dff_syn_low_clr_set.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dff_syn_low_clr_set_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dff_syn_low_clr_set_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dff_syn_low_clr_set_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dff_syn_low_clr_set_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dff_syn_low_clr_set_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dff_syn_low_clr_set_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dff_syn_low_clr_set_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dff_syn_low_clr_set_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dff_syn_low_clr_set_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dff_syn_low_clr_set_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dff_syn_low_clr_set_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dff_syn_low_clr_set_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dff_syn_low_clr_set_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dff_syn_low_clr_set_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dff_syn_low_clr_set_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1360895544" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1360895544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360897460" xil_pn:in_ck="-1616892708753166000" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1360897460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dff_syn_low_clor_set_vtf.v"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.v"/>
    </transform>
    <transform xil_pn:end_ts="1360895544" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4172078030601941766" xil_pn:start_ts="1360895544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360895544" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1248458931519051960" xil_pn:start_ts="1360895544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360895544" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3697189004431005239" xil_pn:start_ts="1360895544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360897460" xil_pn:in_ck="-1616892708753166000" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1360897460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dff_syn_low_clor_set_vtf.v"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.v"/>
    </transform>
    <transform xil_pn:end_ts="1360908715" xil_pn:in_ck="-1616892708753166000" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-35684419682725798" xil_pn:start_ts="1360908714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="dff_syn_low_clor_set_vtf.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1360897273" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1360897273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360897273" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2581216915368879142" xil_pn:start_ts="1360897273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360897273" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3697189004431005239" xil_pn:start_ts="1360897273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360897273" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1360897273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360897273" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="23901764993661084" xil_pn:start_ts="1360897273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360897273" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859450356" xil_pn:start_ts="1360897273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360897273" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4852921843029341037" xil_pn:start_ts="1360897273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360897342" xil_pn:in_ck="2045329439152819881" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4819139723389552264" xil_pn:start_ts="1360897336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.lso"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.ngc"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.ngr"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.prj"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.stx"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.syr"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.xst"/>
      <outfile xil_pn:name="dff_syn_low_clr_set_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1360897279" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1582094138535974727" xil_pn:start_ts="1360897279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360897347" xil_pn:in_ck="-4692273681434900341" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8542054725188156170" xil_pn:start_ts="1360897342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.bld"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.ngd"/>
      <outfile xil_pn:name="dff_syn_low_clr_set_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1360897358" xil_pn:in_ck="-4692273681434900340" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-2415728198128772097" xil_pn:start_ts="1360897347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.pcf"/>
      <outfile xil_pn:name="dff_syn_low_clr_set_map.map"/>
      <outfile xil_pn:name="dff_syn_low_clr_set_map.mrp"/>
      <outfile xil_pn:name="dff_syn_low_clr_set_map.ncd"/>
      <outfile xil_pn:name="dff_syn_low_clr_set_map.ngm"/>
      <outfile xil_pn:name="dff_syn_low_clr_set_map.xrpt"/>
      <outfile xil_pn:name="dff_syn_low_clr_set_summary.xml"/>
      <outfile xil_pn:name="dff_syn_low_clr_set_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1360897374" xil_pn:in_ck="-2632539574602646107" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1360897358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.ncd"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.pad"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.par"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.ptwx"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.unroutes"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.xpi"/>
      <outfile xil_pn:name="dff_syn_low_clr_set_pad.csv"/>
      <outfile xil_pn:name="dff_syn_low_clr_set_pad.txt"/>
      <outfile xil_pn:name="dff_syn_low_clr_set_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1360897374" xil_pn:in_ck="-4692273681434900472" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1360897369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.twr"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.twx"/>
    </transform>
  </transforms>

</generated_project>
