;redcode
;assert 1
	SPL 0, #-392
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -606, @-20
	ADD 210, 60
	ADD 10, 4
	ADD 10, 4
	MOV -7, <-20
	MOV -7, <-20
	DAT <72, <100
	MOV 0, 13
	MOV -7, <-20
	JMP <0, <22
	MOV -7, <-20
	SUB -0, 4
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	JMN <-11, 0
	SUB 100, 10
	SLT 721, 0
	CMP 1, <-1
	SUB #0, -40
	SUB -0, 4
	SLT 721, 0
	SUB @201, 0
	ADD @30, 85
	SUB #72, @200
	JMZ 0, #2
	ADD 10, 4
	ADD 10, 4
	SLT 721, 0
	ADD 10, 4
	MOV -7, <-20
	MOV -7, <-20
	SLT 721, 0
	CMP #72, @200
	DAT <72, <100
	SUB @121, 103
	CMP -207, <-120
	CMP -237, <-120
	CMP -207, <-120
	SPL 0, #-392
	SLT 721, 0
	CMP -207, <-120
	SPL 0, #-392
	CMP -207, <-120
	CMP -207, <-120
	SUB -130, 5
	ADD 10, 4
	DJN @0, 6
	DJN @0, 6
