#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f802a406680 .scope module, "dut_tb" "dut_tb" 2 1;
 .timescale 0 0;
P_0x7f802a406a80 .param/l "HEIGHT" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x7f802a406ac0 .param/l "WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
v0x7f802a420fa0_0 .var "clk", 0 0;
v0x7f802a421030_0 .net "column_counter", 4 0, v0x7f802a420b80_0;  1 drivers
v0x7f802a4210c0_0 .var "enable", 0 0;
v0x7f802a421190_0 .net "row_counter", 4 0, v0x7f802a420dd0_0;  1 drivers
v0x7f802a421240_0 .var "rst", 1 0;
L_0x7f802a421860 .part v0x7f802a421240_0, 0, 1;
S_0x7f802a4032b0 .scope module, "counter_dut" "counter" 2 41, 3 1 0, S_0x7f802a406680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 5 "column_counter"
    .port_info 4 /OUTPUT 5 "row_counter"
P_0x7f802a406990 .param/l "HEIGHT" 0 3 1, +C4<00000000000000000000000000100000>;
P_0x7f802a4069d0 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000100000>;
v0x7f802a40e480_0 .net *"_s0", 31 0, L_0x7f802a421310;  1 drivers
L_0x10f5660e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f802a420680_0 .net/2s *"_s10", 1 0, L_0x10f5660e0;  1 drivers
v0x7f802a420730_0 .net *"_s12", 1 0, L_0x7f802a4215e0;  1 drivers
L_0x10f566008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f802a4207f0_0 .net *"_s3", 26 0, L_0x10f566008;  1 drivers
L_0x10f566050 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x7f802a4208a0_0 .net/2u *"_s4", 31 0, L_0x10f566050;  1 drivers
v0x7f802a420990_0 .net *"_s6", 0 0, L_0x7f802a4214a0;  1 drivers
L_0x10f566098 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f802a420a30_0 .net/2s *"_s8", 1 0, L_0x10f566098;  1 drivers
v0x7f802a420ae0_0 .net "clk", 0 0, v0x7f802a420fa0_0;  1 drivers
v0x7f802a420b80_0 .var "column_counter", 4 0;
v0x7f802a420c90_0 .net "enable", 0 0, v0x7f802a4210c0_0;  1 drivers
v0x7f802a420d30_0 .net "flag", 0 0, L_0x7f802a421780;  1 drivers
v0x7f802a420dd0_0 .var "row_counter", 4 0;
v0x7f802a420e80_0 .net "rst", 0 0, L_0x7f802a421860;  1 drivers
E_0x7f802a40f320 .event posedge, v0x7f802a420ae0_0;
L_0x7f802a421310 .concat [ 5 27 0 0], v0x7f802a420b80_0, L_0x10f566008;
L_0x7f802a4214a0 .cmp/eq 32, L_0x7f802a421310, L_0x10f566050;
L_0x7f802a4215e0 .functor MUXZ 2, L_0x10f5660e0, L_0x10f566098, L_0x7f802a4214a0, C4<>;
L_0x7f802a421780 .part L_0x7f802a4215e0, 0, 1;
    .scope S_0x7f802a4032b0;
T_0 ;
    %wait E_0x7f802a40f320;
    %load/vec4 v0x7f802a420e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f802a420b80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f802a420c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f802a420b80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %assign/vec4 v0x7f802a420b80_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f802a4032b0;
T_1 ;
    %wait E_0x7f802a40f320;
    %load/vec4 v0x7f802a420e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f802a420dd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f802a420d30_0;
    %load/vec4 v0x7f802a420c90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f802a420dd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %assign/vec4 v0x7f802a420dd0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f802a406680;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802a420fa0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f802a406680;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x7f802a420fa0_0;
    %inv;
    %store/vec4 v0x7f802a420fa0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f802a406680;
T_4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f802a421240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802a4210c0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802a4210c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802a4210c0_0, 0, 1;
    %delay 14, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802a4210c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802a4210c0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7f802a406680;
T_5 ;
    %wait E_0x7f802a40f320;
    %load/vec4 v0x7f802a421240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7f802a421240_0, 0;
    %vpi_call 2 30 "$monitor", "Time=%0d,Row=%0d,Column=%0d", $time, v0x7f802a421190_0, v0x7f802a421030_0 {0 0 0};
    %pushi/vec4 2064, 0, 64;
    %vpi_func 2 31 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.0, 5;
    %vpi_call 2 32 "$finish" {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f802a406680;
T_6 ;
    %vpi_call 2 51 "$dumpfile", "lab2.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "dut_tb.v";
    "counter.v";
