// Seed: 773573422
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wire id_5,
    input supply1 id_6,
    output supply0 id_7,
    output wand id_8,
    input wand id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    input wor id_13
);
  assign id_8 = id_4;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    input wire id_3
    , id_18,
    input wand id_4,
    input tri0 id_5,
    output supply1 id_6,
    input supply1 id_7,
    output wand id_8,
    input supply1 id_9,
    output wire id_10,
    output wire id_11,
    input wand id_12,
    input supply0 id_13,
    input supply1 id_14
    , id_19,
    output supply1 id_15,
    input supply0 id_16
);
  wire id_20;
  always begin : LABEL_0
    id_19[-1 : 1] <= id_13;
  end
  parameter id_21 = 1;
  wire id_22;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1,
      id_4,
      id_9,
      id_0,
      id_4,
      id_11,
      id_2,
      id_13,
      id_9,
      id_7,
      id_9,
      id_5
  );
  assign modCall_1.id_7 = 0;
endmodule
