# Tiny Tapeout project information
project:
  title:        "SkyKing Demo"        # Project title
  author:       "Nicklaus Thompson"   # Your name
  discord:      "fangameempire"       # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Types some text over an image of a plane flying into the sunset"        # One line description of what your project does
  language:     "Verilog"             # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     25200000               # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_NicklausThompson_SkyKing"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "hvsync_generator.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "0: VGA, 1: XY"
  ui[1]: "0: XY 1, 1: XY 2"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "ui[1:0] = 0 -> HS, 1 -> Trig, 3 -> Y0"
  uo[1]: "ui[1:0] = 0 -> R0, 1 -> Y5, 3 -> Y2"
  uo[2]: "ui[1:0] = 0 -> G0, 1 -> X7, 3 -> Y4"
  uo[3]: "ui[1:0] = 0 -> B0, 1 -> X5, 3 -> Y6"
  uo[4]: "ui[1:0] = 0 -> VS, 1 -> Y6, 3 -> Y1"
  uo[5]: "ui[1:0] = 0 -> R1, 1 -> Y4, 3 -> Y3"
  uo[6]: "ui[1:0] = 0 -> G1, 1 -> X6, 3 -> Y5"
  uo[7]: "ui[1:0] = 0 -> B1, 1 -> X4, 3 -> Trig"

  # Bidirectional pins
  uio[0]: "ui[1] = 0 -> 1'b0, 1 -> X0"
  uio[1]: "ui[1] = 0 -> 1'b0, 1 -> X2"
  uio[2]: "ui[1] = 0 -> 1'b0, 1 -> X4"
  uio[3]: "ui[1] = 0 -> 1'b0, 1 -> X6"
  uio[4]: "ui[1] = 0 -> 1'b0, 1 -> X1"
  uio[5]: "ui[1] = 0 -> 1'b0, 1 -> X3"
  uio[6]: "ui[1] = 0 -> 1'b0, 1 -> X5"
  uio[7]: "ui[1] = 0 -> 1'b0, 1 -> X7"

# Do not change!
yaml_version: 6
