INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:12]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:13]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:14]
INFO: [VRFC 10-2458] undeclared symbol rd_addr_0, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:15]
INFO: [VRFC 10-2458] undeclared symbol rd_data_0, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rd_addr_1, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:17]
INFO: [VRFC 10-2458] undeclared symbol rd_data_1, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:18]
INFO: [VRFC 10-2458] undeclared symbol wr_addr, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:19]
INFO: [VRFC 10-2458] undeclared symbol wr_data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:20]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 12 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:24]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 13 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:25]
WARNING: [VRFC 10-2938] 'we' is already implicitly declared on line 14 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:26]
WARNING: [VRFC 10-2938] 'rd_addr_0' is already implicitly declared on line 15 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:27]
WARNING: [VRFC 10-2938] 'rd_data_0' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:28]
WARNING: [VRFC 10-2938] 'rd_addr_1' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:29]
WARNING: [VRFC 10-2938] 'rd_data_1' is already implicitly declared on line 18 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:30]
WARNING: [VRFC 10-2938] 'wr_addr' is already implicitly declared on line 19 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:31]
WARNING: [VRFC 10-2938] 'wr_data' is already implicitly declared on line 20 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/register_file_tb.sv:32]
