<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="63" />
   <irq preferredWidth="34" />
   <description preferredWidth="137" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1377" height="771" x="-4" y="-4" />
 <generation path="X:/ADCs/FPGA/ADCSDRAM/FPGABoard/src/core" />
</preferences>
