INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/IP_base/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/IP_base/ALU.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IP2CPU_pipcpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/SCPU_4921.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_4921
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_EX_reg_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_PIP_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_PIP_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_PIP_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_PIP_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pip_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pip_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pip_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pip_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pipline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pipline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/pipline_cpu/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sim_1/new/Pipline_cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipline_cpu_test
