// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition"

// DATE "06/29/2021 16:03:46"

// 
// Device: Altera 5M570ZT100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bcd_counter_top (
	Clk,
	Cin,
	Rst_n,
	Cout,
	q);
input 	Clk;
input 	Cin;
input 	Rst_n;
output 	Cout;
output 	[11:0] q;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("bcd_counter_v.sdo");
// synopsys translate_on

wire \Clk~combout ;
wire \Rst_n~combout ;
wire \Cin~combout ;
wire \bcd_counter0|Equal0~0_combout ;
wire \bcd_counter0|Cout~combout ;
wire \bcd_counter1|Equal0~0_combout ;
wire \bcd_counter1|Cout~combout ;
wire \bcd_counter2|Equal0~0_combout ;
wire \bcd_counter2|Cout~combout ;
wire [3:0] \bcd_counter0|cnt ;
wire [3:0] \bcd_counter2|cnt ;
wire [3:0] \bcd_counter1|cnt ;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \Clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Clk~combout ),
	.padio(Clk));
// synopsys translate_off
defparam \Clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \Rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Rst_n~combout ),
	.padio(Rst_n));
// synopsys translate_off
defparam \Rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \Cin~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Cin~combout ),
	.padio(Cin));
// synopsys translate_off
defparam \Cin~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \bcd_counter0|cnt[0] (
// Equation(s):
// \bcd_counter0|cnt [0] = DFFEAS((((!\bcd_counter0|cnt [0]))), GLOBAL(\Clk~combout ), GLOBAL(\Rst_n~combout ), , \Cin~combout , , , , )

	.clk(\Clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bcd_counter0|cnt [0]),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Cin~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bcd_counter0|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter0|cnt[0] .lut_mask = "00ff";
defparam \bcd_counter0|cnt[0] .operation_mode = "normal";
defparam \bcd_counter0|cnt[0] .output_mode = "reg_only";
defparam \bcd_counter0|cnt[0] .register_cascade_mode = "off";
defparam \bcd_counter0|cnt[0] .sum_lutc_input = "datac";
defparam \bcd_counter0|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \bcd_counter0|cnt[3] (
// Equation(s):
// \bcd_counter0|cnt [3] = DFFEAS((\bcd_counter0|cnt [0] & ((\bcd_counter0|cnt [3] & (\bcd_counter0|cnt [1] $ (\bcd_counter0|cnt [2]))) # (!\bcd_counter0|cnt [3] & (\bcd_counter0|cnt [1] & \bcd_counter0|cnt [2])))) # (!\bcd_counter0|cnt [0] & 
// (\bcd_counter0|cnt [3])), GLOBAL(\Clk~combout ), GLOBAL(\Rst_n~combout ), , \Cin~combout , , , , )

	.clk(\Clk~combout ),
	.dataa(\bcd_counter0|cnt [0]),
	.datab(\bcd_counter0|cnt [3]),
	.datac(\bcd_counter0|cnt [1]),
	.datad(\bcd_counter0|cnt [2]),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Cin~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bcd_counter0|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter0|cnt[3] .lut_mask = "6cc4";
defparam \bcd_counter0|cnt[3] .operation_mode = "normal";
defparam \bcd_counter0|cnt[3] .output_mode = "reg_only";
defparam \bcd_counter0|cnt[3] .register_cascade_mode = "off";
defparam \bcd_counter0|cnt[3] .sum_lutc_input = "datac";
defparam \bcd_counter0|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \bcd_counter0|cnt[1] (
// Equation(s):
// \bcd_counter0|cnt [1] = DFFEAS((\bcd_counter0|cnt [0] & (!\bcd_counter0|cnt [1] & ((\bcd_counter0|cnt [2]) # (!\bcd_counter0|cnt [3])))) # (!\bcd_counter0|cnt [0] & (((\bcd_counter0|cnt [1])))), GLOBAL(\Clk~combout ), GLOBAL(\Rst_n~combout ), , 
// \Cin~combout , , , , )

	.clk(\Clk~combout ),
	.dataa(\bcd_counter0|cnt [0]),
	.datab(\bcd_counter0|cnt [3]),
	.datac(\bcd_counter0|cnt [1]),
	.datad(\bcd_counter0|cnt [2]),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Cin~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bcd_counter0|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter0|cnt[1] .lut_mask = "5a52";
defparam \bcd_counter0|cnt[1] .operation_mode = "normal";
defparam \bcd_counter0|cnt[1] .output_mode = "reg_only";
defparam \bcd_counter0|cnt[1] .register_cascade_mode = "off";
defparam \bcd_counter0|cnt[1] .sum_lutc_input = "datac";
defparam \bcd_counter0|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \bcd_counter0|cnt[2] (
// Equation(s):
// \bcd_counter0|cnt [2] = DFFEAS(\bcd_counter0|cnt [2] $ (((\bcd_counter0|cnt [0] & (\Cin~combout  & \bcd_counter0|cnt [1])))), GLOBAL(\Clk~combout ), GLOBAL(\Rst_n~combout ), , , , , , )

	.clk(\Clk~combout ),
	.dataa(\bcd_counter0|cnt [0]),
	.datab(\Cin~combout ),
	.datac(\bcd_counter0|cnt [1]),
	.datad(\bcd_counter0|cnt [2]),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bcd_counter0|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter0|cnt[2] .lut_mask = "7f80";
defparam \bcd_counter0|cnt[2] .operation_mode = "normal";
defparam \bcd_counter0|cnt[2] .output_mode = "reg_only";
defparam \bcd_counter0|cnt[2] .register_cascade_mode = "off";
defparam \bcd_counter0|cnt[2] .sum_lutc_input = "datac";
defparam \bcd_counter0|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \bcd_counter0|Equal0~0 (
// Equation(s):
// \bcd_counter0|Equal0~0_combout  = (!\bcd_counter0|cnt [2] & (\bcd_counter0|cnt [0] & (\bcd_counter0|cnt [3] & !\bcd_counter0|cnt [1])))

	.clk(gnd),
	.dataa(\bcd_counter0|cnt [2]),
	.datab(\bcd_counter0|cnt [0]),
	.datac(\bcd_counter0|cnt [3]),
	.datad(\bcd_counter0|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_counter0|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter0|Equal0~0 .lut_mask = "0040";
defparam \bcd_counter0|Equal0~0 .operation_mode = "normal";
defparam \bcd_counter0|Equal0~0 .output_mode = "comb_only";
defparam \bcd_counter0|Equal0~0 .register_cascade_mode = "off";
defparam \bcd_counter0|Equal0~0 .sum_lutc_input = "datac";
defparam \bcd_counter0|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \bcd_counter0|Cout (
// Equation(s):
// \bcd_counter0|Cout~combout  = (((\Cin~combout  & \bcd_counter0|Equal0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Cin~combout ),
	.datad(\bcd_counter0|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_counter0|Cout~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter0|Cout .lut_mask = "f000";
defparam \bcd_counter0|Cout .operation_mode = "normal";
defparam \bcd_counter0|Cout .output_mode = "comb_only";
defparam \bcd_counter0|Cout .register_cascade_mode = "off";
defparam \bcd_counter0|Cout .sum_lutc_input = "datac";
defparam \bcd_counter0|Cout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \bcd_counter1|cnt[0] (
// Equation(s):
// \bcd_counter1|cnt [0] = DFFEAS((((!\bcd_counter1|cnt [0]))), GLOBAL(\Clk~combout ), GLOBAL(\Rst_n~combout ), , \bcd_counter0|Cout~combout , , , , )

	.clk(\Clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bcd_counter1|cnt [0]),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd_counter0|Cout~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bcd_counter1|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter1|cnt[0] .lut_mask = "00ff";
defparam \bcd_counter1|cnt[0] .operation_mode = "normal";
defparam \bcd_counter1|cnt[0] .output_mode = "reg_only";
defparam \bcd_counter1|cnt[0] .register_cascade_mode = "off";
defparam \bcd_counter1|cnt[0] .sum_lutc_input = "datac";
defparam \bcd_counter1|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \bcd_counter1|cnt[2] (
// Equation(s):
// \bcd_counter1|cnt [2] = DFFEAS(\bcd_counter1|cnt [2] $ (((\bcd_counter1|cnt [1] & (\bcd_counter1|cnt [0] & \bcd_counter0|Cout~combout )))), GLOBAL(\Clk~combout ), GLOBAL(\Rst_n~combout ), , , , , , )

	.clk(\Clk~combout ),
	.dataa(\bcd_counter1|cnt [1]),
	.datab(\bcd_counter1|cnt [2]),
	.datac(\bcd_counter1|cnt [0]),
	.datad(\bcd_counter0|Cout~combout ),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bcd_counter1|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter1|cnt[2] .lut_mask = "6ccc";
defparam \bcd_counter1|cnt[2] .operation_mode = "normal";
defparam \bcd_counter1|cnt[2] .output_mode = "reg_only";
defparam \bcd_counter1|cnt[2] .register_cascade_mode = "off";
defparam \bcd_counter1|cnt[2] .sum_lutc_input = "datac";
defparam \bcd_counter1|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxv_lcell \bcd_counter1|cnt[1] (
// Equation(s):
// \bcd_counter1|cnt [1] = DFFEAS((\bcd_counter1|cnt [1] & (!\bcd_counter1|cnt [0])) # (!\bcd_counter1|cnt [1] & (\bcd_counter1|cnt [0] & ((\bcd_counter1|cnt [2]) # (!\bcd_counter1|cnt [3])))), GLOBAL(\Clk~combout ), GLOBAL(\Rst_n~combout ), , 
// \bcd_counter0|Cout~combout , , , , )

	.clk(\Clk~combout ),
	.dataa(\bcd_counter1|cnt [1]),
	.datab(\bcd_counter1|cnt [0]),
	.datac(\bcd_counter1|cnt [2]),
	.datad(\bcd_counter1|cnt [3]),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd_counter0|Cout~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bcd_counter1|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter1|cnt[1] .lut_mask = "6266";
defparam \bcd_counter1|cnt[1] .operation_mode = "normal";
defparam \bcd_counter1|cnt[1] .output_mode = "reg_only";
defparam \bcd_counter1|cnt[1] .register_cascade_mode = "off";
defparam \bcd_counter1|cnt[1] .sum_lutc_input = "datac";
defparam \bcd_counter1|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \bcd_counter1|cnt[3] (
// Equation(s):
// \bcd_counter1|cnt [3] = DFFEAS((\bcd_counter1|cnt [1] & (\bcd_counter1|cnt [3] $ (((\bcd_counter1|cnt [0] & \bcd_counter1|cnt [2]))))) # (!\bcd_counter1|cnt [1] & (\bcd_counter1|cnt [3] & ((\bcd_counter1|cnt [2]) # (!\bcd_counter1|cnt [0])))), 
// GLOBAL(\Clk~combout ), GLOBAL(\Rst_n~combout ), , \bcd_counter0|Cout~combout , , , , )

	.clk(\Clk~combout ),
	.dataa(\bcd_counter1|cnt [1]),
	.datab(\bcd_counter1|cnt [0]),
	.datac(\bcd_counter1|cnt [2]),
	.datad(\bcd_counter1|cnt [3]),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd_counter0|Cout~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bcd_counter1|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter1|cnt[3] .lut_mask = "7b80";
defparam \bcd_counter1|cnt[3] .operation_mode = "normal";
defparam \bcd_counter1|cnt[3] .output_mode = "reg_only";
defparam \bcd_counter1|cnt[3] .register_cascade_mode = "off";
defparam \bcd_counter1|cnt[3] .sum_lutc_input = "datac";
defparam \bcd_counter1|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxv_lcell \bcd_counter1|Equal0~0 (
// Equation(s):
// \bcd_counter1|Equal0~0_combout  = (\bcd_counter1|cnt [3] & (!\bcd_counter1|cnt [1] & (\bcd_counter1|cnt [0] & !\bcd_counter1|cnt [2])))

	.clk(gnd),
	.dataa(\bcd_counter1|cnt [3]),
	.datab(\bcd_counter1|cnt [1]),
	.datac(\bcd_counter1|cnt [0]),
	.datad(\bcd_counter1|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_counter1|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter1|Equal0~0 .lut_mask = "0020";
defparam \bcd_counter1|Equal0~0 .operation_mode = "normal";
defparam \bcd_counter1|Equal0~0 .output_mode = "comb_only";
defparam \bcd_counter1|Equal0~0 .register_cascade_mode = "off";
defparam \bcd_counter1|Equal0~0 .sum_lutc_input = "datac";
defparam \bcd_counter1|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \bcd_counter1|Cout (
// Equation(s):
// \bcd_counter1|Cout~combout  = (\Cin~combout  & (((\bcd_counter0|Equal0~0_combout  & \bcd_counter1|Equal0~0_combout ))))

	.clk(gnd),
	.dataa(\Cin~combout ),
	.datab(vcc),
	.datac(\bcd_counter0|Equal0~0_combout ),
	.datad(\bcd_counter1|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_counter1|Cout~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter1|Cout .lut_mask = "a000";
defparam \bcd_counter1|Cout .operation_mode = "normal";
defparam \bcd_counter1|Cout .output_mode = "comb_only";
defparam \bcd_counter1|Cout .register_cascade_mode = "off";
defparam \bcd_counter1|Cout .sum_lutc_input = "datac";
defparam \bcd_counter1|Cout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxv_lcell \bcd_counter2|cnt[0] (
// Equation(s):
// \bcd_counter2|cnt [0] = DFFEAS((((!\bcd_counter2|cnt [0]))), GLOBAL(\Clk~combout ), GLOBAL(\Rst_n~combout ), , \bcd_counter1|Cout~combout , , , , )

	.clk(\Clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\bcd_counter2|cnt [0]),
	.datad(vcc),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd_counter1|Cout~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bcd_counter2|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter2|cnt[0] .lut_mask = "0f0f";
defparam \bcd_counter2|cnt[0] .operation_mode = "normal";
defparam \bcd_counter2|cnt[0] .output_mode = "reg_only";
defparam \bcd_counter2|cnt[0] .register_cascade_mode = "off";
defparam \bcd_counter2|cnt[0] .sum_lutc_input = "datac";
defparam \bcd_counter2|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \bcd_counter2|cnt[1] (
// Equation(s):
// \bcd_counter2|cnt [1] = DFFEAS((\bcd_counter2|cnt [0] & (!\bcd_counter2|cnt [1] & ((\bcd_counter2|cnt [2]) # (!\bcd_counter2|cnt [3])))) # (!\bcd_counter2|cnt [0] & (((\bcd_counter2|cnt [1])))), GLOBAL(\Clk~combout ), GLOBAL(\Rst_n~combout ), , 
// \bcd_counter1|Cout~combout , , , , )

	.clk(\Clk~combout ),
	.dataa(\bcd_counter2|cnt [3]),
	.datab(\bcd_counter2|cnt [0]),
	.datac(\bcd_counter2|cnt [2]),
	.datad(\bcd_counter2|cnt [1]),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd_counter1|Cout~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bcd_counter2|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter2|cnt[1] .lut_mask = "33c4";
defparam \bcd_counter2|cnt[1] .operation_mode = "normal";
defparam \bcd_counter2|cnt[1] .output_mode = "reg_only";
defparam \bcd_counter2|cnt[1] .register_cascade_mode = "off";
defparam \bcd_counter2|cnt[1] .sum_lutc_input = "datac";
defparam \bcd_counter2|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \bcd_counter2|cnt[2] (
// Equation(s):
// \bcd_counter2|cnt [2] = DFFEAS(\bcd_counter2|cnt [2] $ (((\bcd_counter2|cnt [0] & (\bcd_counter2|cnt [1] & \bcd_counter1|Cout~combout )))), GLOBAL(\Clk~combout ), GLOBAL(\Rst_n~combout ), , , , , , )

	.clk(\Clk~combout ),
	.dataa(\bcd_counter2|cnt [2]),
	.datab(\bcd_counter2|cnt [0]),
	.datac(\bcd_counter2|cnt [1]),
	.datad(\bcd_counter1|Cout~combout ),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bcd_counter2|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter2|cnt[2] .lut_mask = "6aaa";
defparam \bcd_counter2|cnt[2] .operation_mode = "normal";
defparam \bcd_counter2|cnt[2] .output_mode = "reg_only";
defparam \bcd_counter2|cnt[2] .register_cascade_mode = "off";
defparam \bcd_counter2|cnt[2] .sum_lutc_input = "datac";
defparam \bcd_counter2|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \bcd_counter2|cnt[3] (
// Equation(s):
// \bcd_counter2|cnt [3] = DFFEAS((\bcd_counter2|cnt [3] & ((\bcd_counter2|cnt [2] $ (\bcd_counter2|cnt [1])) # (!\bcd_counter2|cnt [0]))) # (!\bcd_counter2|cnt [3] & (\bcd_counter2|cnt [0] & (\bcd_counter2|cnt [2] & \bcd_counter2|cnt [1]))), 
// GLOBAL(\Clk~combout ), GLOBAL(\Rst_n~combout ), , \bcd_counter1|Cout~combout , , , , )

	.clk(\Clk~combout ),
	.dataa(\bcd_counter2|cnt [3]),
	.datab(\bcd_counter2|cnt [0]),
	.datac(\bcd_counter2|cnt [2]),
	.datad(\bcd_counter2|cnt [1]),
	.aclr(!\Rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd_counter1|Cout~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bcd_counter2|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter2|cnt[3] .lut_mask = "6aa2";
defparam \bcd_counter2|cnt[3] .operation_mode = "normal";
defparam \bcd_counter2|cnt[3] .output_mode = "reg_only";
defparam \bcd_counter2|cnt[3] .register_cascade_mode = "off";
defparam \bcd_counter2|cnt[3] .sum_lutc_input = "datac";
defparam \bcd_counter2|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \bcd_counter2|Equal0~0 (
// Equation(s):
// \bcd_counter2|Equal0~0_combout  = (\bcd_counter2|cnt [3] & (\bcd_counter2|cnt [0] & (!\bcd_counter2|cnt [2] & !\bcd_counter2|cnt [1])))

	.clk(gnd),
	.dataa(\bcd_counter2|cnt [3]),
	.datab(\bcd_counter2|cnt [0]),
	.datac(\bcd_counter2|cnt [2]),
	.datad(\bcd_counter2|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_counter2|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter2|Equal0~0 .lut_mask = "0008";
defparam \bcd_counter2|Equal0~0 .operation_mode = "normal";
defparam \bcd_counter2|Equal0~0 .output_mode = "comb_only";
defparam \bcd_counter2|Equal0~0 .register_cascade_mode = "off";
defparam \bcd_counter2|Equal0~0 .sum_lutc_input = "datac";
defparam \bcd_counter2|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \bcd_counter2|Cout (
// Equation(s):
// \bcd_counter2|Cout~combout  = (\bcd_counter2|Equal0~0_combout  & (\bcd_counter0|Equal0~0_combout  & (\bcd_counter1|Equal0~0_combout  & \Cin~combout )))

	.clk(gnd),
	.dataa(\bcd_counter2|Equal0~0_combout ),
	.datab(\bcd_counter0|Equal0~0_combout ),
	.datac(\bcd_counter1|Equal0~0_combout ),
	.datad(\Cin~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_counter2|Cout~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_counter2|Cout .lut_mask = "8000";
defparam \bcd_counter2|Cout .operation_mode = "normal";
defparam \bcd_counter2|Cout .output_mode = "comb_only";
defparam \bcd_counter2|Cout .register_cascade_mode = "off";
defparam \bcd_counter2|Cout .sum_lutc_input = "datac";
defparam \bcd_counter2|Cout .synch_mode = "off";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \Cout~I (
	.datain(\bcd_counter2|Cout~combout ),
	.oe(vcc),
	.combout(),
	.padio(Cout));
// synopsys translate_off
defparam \Cout~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \q[0]~I (
	.datain(\bcd_counter0|cnt [0]),
	.oe(vcc),
	.combout(),
	.padio(q[0]));
// synopsys translate_off
defparam \q[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \q[1]~I (
	.datain(\bcd_counter0|cnt [1]),
	.oe(vcc),
	.combout(),
	.padio(q[1]));
// synopsys translate_off
defparam \q[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \q[2]~I (
	.datain(\bcd_counter0|cnt [2]),
	.oe(vcc),
	.combout(),
	.padio(q[2]));
// synopsys translate_off
defparam \q[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \q[3]~I (
	.datain(\bcd_counter0|cnt [3]),
	.oe(vcc),
	.combout(),
	.padio(q[3]));
// synopsys translate_off
defparam \q[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \q[4]~I (
	.datain(\bcd_counter1|cnt [0]),
	.oe(vcc),
	.combout(),
	.padio(q[4]));
// synopsys translate_off
defparam \q[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \q[5]~I (
	.datain(\bcd_counter1|cnt [1]),
	.oe(vcc),
	.combout(),
	.padio(q[5]));
// synopsys translate_off
defparam \q[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \q[6]~I (
	.datain(\bcd_counter1|cnt [2]),
	.oe(vcc),
	.combout(),
	.padio(q[6]));
// synopsys translate_off
defparam \q[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \q[7]~I (
	.datain(\bcd_counter1|cnt [3]),
	.oe(vcc),
	.combout(),
	.padio(q[7]));
// synopsys translate_off
defparam \q[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \q[8]~I (
	.datain(\bcd_counter2|cnt [0]),
	.oe(vcc),
	.combout(),
	.padio(q[8]));
// synopsys translate_off
defparam \q[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \q[9]~I (
	.datain(\bcd_counter2|cnt [1]),
	.oe(vcc),
	.combout(),
	.padio(q[9]));
// synopsys translate_off
defparam \q[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \q[10]~I (
	.datain(\bcd_counter2|cnt [2]),
	.oe(vcc),
	.combout(),
	.padio(q[10]));
// synopsys translate_off
defparam \q[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \q[11]~I (
	.datain(\bcd_counter2|cnt [3]),
	.oe(vcc),
	.combout(),
	.padio(q[11]));
// synopsys translate_off
defparam \q[11]~I .operation_mode = "output";
// synopsys translate_on

endmodule
