v 4
file . "adder_tb.vhdl" "4b1c8999a07e448a4b5d010bc6853a0ddb8cc4e0" "20221114145327.887":
  entity adder_tb at 2( 30) + 0 on 13;
  architecture behav of adder_tb at 3( 49) + 13 on 14;
file . "adder.vhdl" "6a715c18a2bf1189f05e389ff63aa7ce1bf6f4e0" "20221114145327.859":
  entity adder at 1( 0) + 0 on 11;
  architecture rtl of adder at 5( 197) + 10 on 12;
