// Seed: 2226633894
module module_0 (
    output wire id_0,
    output tri id_1,
    input uwire id_2,
    input uwire id_3,
    input wand id_4,
    input tri0 id_5,
    output supply1 id_6,
    output wor id_7,
    input wand id_8,
    input uwire id_9,
    output wire id_10,
    output uwire id_11,
    input uwire id_12,
    input uwire id_13,
    input supply0 id_14,
    input wand id_15,
    input tri id_16,
    output wand id_17,
    input wand id_18,
    input tri0 id_19,
    output wand id_20,
    input uwire id_21
    , id_25,
    output uwire id_22,
    output wor id_23
);
endmodule
module module_1 (
    input  wire id_0,
    input  tri1 id_1,
    input  tri1 id_2,
    input  wor  id_3,
    output wor  id_4
);
  assign id_4 = 1 == id_0;
  module_0(
      id_4,
      id_4,
      id_2,
      id_3,
      id_3,
      id_1,
      id_4,
      id_4,
      id_3,
      id_2,
      id_4,
      id_4,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_4,
      id_0,
      id_0,
      id_4,
      id_3,
      id_4,
      id_4
  );
endmodule
