// Seed: 1596872542
module module_0 ();
  logic [7:0] id_1;
  assign id_1[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = 1'b0;
  wire id_5;
  wire id_6;
  id_7(
      .id_0(id_1), .id_1(1 * {1{~id_2}}), .id_2((1)), .id_3(1 == 1), .id_4(1'b0), .id_5()
  ); module_0();
  wire id_8;
  logic [7:0] id_9;
  wire id_10;
  assign id_9[1] = 1;
endmodule
