# do CD4532.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:55 on Dec 25,2021
# vlog -work work CD4532.vo 
# -- Compiling module CD4532
# 
# Top level modules:
# 	CD4532
# End time: 09:46:55 on Dec 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:55 on Dec 25,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module CD4532_vlg_vec_tst
# 
# Top level modules:
# 	CD4532_vlg_vec_tst
# End time: 09:46:55 on Dec 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L arriaii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CD4532_vlg_vec_tst 
# Start time: 09:46:56 on Dec 25,2021
# Loading work.CD4532_vlg_vec_tst
# Loading work.CD4532
# Loading arriaii_ver.arriaii_io_obuf
# Loading arriaii_ver.arriaii_io_ibuf
# Loading arriaii_ver.arriaii_lcell_comb
# after#23
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /CD4532_vlg_vec_tst
# End time: 09:46:57 on Dec 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
