// Seed: 4182772535
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri0 id_9,
    input uwire id_10,
    input wor id_11,
    output wor id_12
);
  wire id_14;
  module_0(
      id_14, id_14, id_14, id_14
  );
endmodule
