

================================================================
== Vivado HLS Report for 'calc_ma'
================================================================
* Date:           Thu Aug 11 10:24:16 2022

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        LDPC_Decoder3U
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_4 (237)  [3/3] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3565
:2  call fastcc void @mcalcC()

ST_1: StgValue_5 (238)  [3/3] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3566
:3  call fastcc void @mcalcD()

ST_1: StgValue_6 (240)  [3/3] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3568
:5  call fastcc void @mcalcF()

ST_1: StgValue_7 (241)  [3/3] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3569
:6  call fastcc void @mcalcG()


 <State 2>: 8.40ns
ST_2: StgValue_8 (236)  [2/2] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3564
:1  call fastcc void @mcalcB()

ST_2: StgValue_9 (237)  [2/3] 8.40ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3565
:2  call fastcc void @mcalcC()

ST_2: StgValue_10 (238)  [2/3] 8.40ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3566
:3  call fastcc void @mcalcD()

ST_2: StgValue_11 (239)  [2/2] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3567
:4  call fastcc void @mcalcE()

ST_2: StgValue_12 (240)  [2/3] 8.40ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3568
:5  call fastcc void @mcalcF()

ST_2: StgValue_13 (241)  [2/3] 8.40ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3569
:6  call fastcc void @mcalcG()


 <State 3>: 0.00ns
ST_3: StgValue_14 (235)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3564
:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: StgValue_15 (236)  [1/2] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3564
:1  call fastcc void @mcalcB()

ST_3: StgValue_16 (237)  [1/3] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3565
:2  call fastcc void @mcalcC()

ST_3: StgValue_17 (238)  [1/3] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3566
:3  call fastcc void @mcalcD()

ST_3: StgValue_18 (239)  [1/2] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3567
:4  call fastcc void @mcalcE()

ST_3: StgValue_19 (240)  [1/3] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3568
:5  call fastcc void @mcalcF()

ST_3: StgValue_20 (241)  [1/3] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3569
:6  call fastcc void @mcalcG()

ST_3: StgValue_21 (242)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3571
:7  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 8.4ns
The critical path consists of the following:
	'call' operation (LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:3565) to 'mcalcC' [237]  (8.4 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
