// Seed: 1657140047
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(*) begin
    id_2 <= 1;
    id_3 = #id_4{id_2{(1'h0)}};
  end
endmodule
module module_1 (
    input  logic   id_0,
    input  supply0 id_1
    , id_4,
    output uwire   id_2
);
  assign id_4 = 1;
  assign id_4 = 1;
  wire id_5;
  module_0(
      id_5, id_4, id_4
  );
  logic id_6 = id_0;
  always repeat (id_4 & id_1) id_4 <= id_6;
endmodule
