{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1470875038742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1470875038742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 10 21:23:58 2016 " "Processing started: Wed Aug 10 21:23:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1470875038742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1470875038742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reference_setter -c reference_setter " "Command: quartus_map --read_settings_files=on --write_settings_files=off reference_setter -c reference_setter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1470875038742 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1470875039242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssd_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssd_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssd_driver-a_ssd_driver " "Found design unit 1: ssd_driver-a_ssd_driver" {  } { { "ssd_driver.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/ssd_driver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470875039932 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssd_driver " "Found entity 1: ssd_driver" {  } { { "ssd_driver.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/ssd_driver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470875039932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470875039932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-a_debouncer " "Found design unit 1: debouncer-a_debouncer" {  } { { "debouncer.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/debouncer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470875039942 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/debouncer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470875039942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470875039942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reference_setter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reference_setter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reference_setter-a_reference_setter " "Found design unit 1: reference_setter-a_reference_setter" {  } { { "reference_setter.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/reference_setter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470875039942 ""} { "Info" "ISGN_ENTITY_NAME" "1 reference_setter " "Found entity 1: reference_setter" {  } { { "reference_setter.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/reference_setter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470875039942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470875039942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-a_counter " "Found design unit 1: counter-a_counter" {  } { { "counter.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470875040022 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470875040022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470875040022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reference_setter " "Elaborating entity \"reference_setter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1470875040334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:up_debouncer " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:up_debouncer\"" {  } { { "reference_setter.vhd" "up_debouncer" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/reference_setter.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470875040394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:value_counter " "Elaborating entity \"counter\" for hierarchy \"counter:value_counter\"" {  } { { "reference_setter.vhd" "value_counter" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/reference_setter.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470875040474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssd_driver ssd_driver:tens_digit_display " "Elaborating entity \"ssd_driver\" for hierarchy \"ssd_driver:tens_digit_display\"" {  } { { "reference_setter.vhd" "tens_digit_display" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/reference_setter.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470875040544 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:value_counter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:value_counter\|Mod0\"" {  } { { "counter.vhd" "Mod0" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/counter.vhd" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470875041024 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1470875041024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:value_counter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"counter:value_counter\|lpm_divide:Mod0\"" {  } { { "counter.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/counter.vhd" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470875041104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:value_counter\|lpm_divide:Mod0 " "Instantiated megafunction \"counter:value_counter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470875041104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470875041104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470875041104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470875041104 ""}  } { { "counter.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/counter.vhd" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1470875041104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b8m " "Found entity 1: lpm_divide_b8m" {  } { { "db/lpm_divide_b8m.tdf" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/db/lpm_divide_b8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470875041222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470875041222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470875041232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470875041232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t2f " "Found entity 1: alt_u_div_t2f" {  } { { "db/alt_u_div_t2f.tdf" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/db/alt_u_div_t2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470875041252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470875041252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470875041362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470875041362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470875041472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470875041472 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tens_ssd\[5\] GND " "Pin \"tens_ssd\[5\]\" is stuck at GND" {  } { { "reference_setter.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/reference_setter/reference_setter.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470875041816 "|reference_setter|tens_ssd[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1470875041816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1470875041946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1470875042346 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470875042346 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1470875042396 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1470875042396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1470875042396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1470875042396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1470875042436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 10 21:24:02 2016 " "Processing ended: Wed Aug 10 21:24:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1470875042436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1470875042436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1470875042436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1470875042436 ""}
