<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5')">rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.25</td>
<td class="s10 cl rt"><a href="mod1562.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1562.html#Cond" > 93.75</a></td>
<td class="s6 cl rt"><a href="mod1562.html#Toggle" > 69.22</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1562.html#Branch" > 98.04</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1562.html#inst_tag_188494"  onclick="showContent('inst_tag_188494')">config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific</a></td>
<td class="s4 cl rt"> 45.31</td>
<td class="s7 cl rt"><a href="mod1562.html#inst_tag_188494_Line" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod1562.html#inst_tag_188494_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod1562.html#inst_tag_188494_Toggle" >  1.70</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1562.html#inst_tag_188494_Branch" > 60.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1562.html#inst_tag_188495"  onclick="showContent('inst_tag_188495')">config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></td>
<td class="s9 cl rt"> 90.25</td>
<td class="s10 cl rt"><a href="mod1562.html#inst_tag_188495_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1562.html#inst_tag_188495_Cond" > 93.75</a></td>
<td class="s6 cl rt"><a href="mod1562.html#inst_tag_188495_Toggle" > 69.22</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1562.html#inst_tag_188495_Branch" > 98.04</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_188494'>
<hr>
<a name="inst_tag_188494"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188494" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.31</td>
<td class="s7 cl rt"><a href="mod1562.html#inst_tag_188494_Line" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod1562.html#inst_tag_188494_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod1562.html#inst_tag_188494_Toggle" >  1.70</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1562.html#inst_tag_188494_Branch" > 60.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.19</td>
<td class="s7 cl rt"> 79.82</td>
<td class="s4 cl rt"> 46.15</td>
<td class="s0 cl rt">  4.13</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.86</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod776.html#inst_tag_73303" >USB_axi_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod240.html#inst_tag_25822" id="tag_urg_inst_25822">Ab</a></td>
<td class="s0 cl rt">  6.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_74154" id="tag_urg_inst_74154">Af</a></td>
<td class="s5 cl rt"> 54.28</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.02</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod612.html#inst_tag_59558" id="tag_urg_inst_59558">Bp</a></td>
<td class="s6 cl rt"> 60.12</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod92.html#inst_tag_12066" id="tag_urg_inst_12066">Cf</a></td>
<td class="s5 cl rt"> 51.06</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 19.23</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod606.html#inst_tag_59544" id="tag_urg_inst_59544">Rp</a></td>
<td class="s5 cl rt"> 51.20</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  6.33</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod8.html#inst_tag_28" id="tag_urg_inst_28">Wb</a></td>
<td class="s0 cl rt">  5.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1255.html#inst_tag_145840" id="tag_urg_inst_145840">Wf</a></td>
<td class="s5 cl rt"> 52.82</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod428.html#inst_tag_32059" id="tag_urg_inst_32059">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod726.html#inst_tag_68886" id="tag_urg_inst_68886">ud310</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_170404" id="tag_urg_inst_170404">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251132" id="tag_urg_inst_251132">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod201.html#inst_tag_17040" id="tag_urg_inst_17040">ursrsrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod201.html#inst_tag_17041" id="tag_urg_inst_17041">ursrsrg245</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146103" id="tag_urg_inst_146103">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146102" id="tag_urg_inst_146102">us6abbdefa_307</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253482" id="tag_urg_inst_253482">uu201b9eee9c</a></td>
<td class="s0 cl rt">  1.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod414.html#inst_tag_32024" id="tag_urg_inst_32024">uu246b8ec1</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_188495'>
<hr>
<a name="inst_tag_188495"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_188495" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.25</td>
<td class="s10 cl rt"><a href="mod1562.html#inst_tag_188495_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1562.html#inst_tag_188495_Cond" > 93.75</a></td>
<td class="s6 cl rt"><a href="mod1562.html#inst_tag_188495_Toggle" > 69.22</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1562.html#inst_tag_188495_Branch" > 98.04</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.48</td>
<td class="s9 cl rt"> 99.08</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 74.98</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 84.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.35</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1343.html#inst_tag_169621" >ddr_axil_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod240.html#inst_tag_25823" id="tag_urg_inst_25823">Ab</a></td>
<td class="s4 cl rt"> 43.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_74155" id="tag_urg_inst_74155">Af</a></td>
<td class="s8 cl rt"> 82.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.99</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod612.html#inst_tag_59559" id="tag_urg_inst_59559">Bp</a></td>
<td class="s7 cl rt"> 72.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 53.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod92.html#inst_tag_12067" id="tag_urg_inst_12067">Cf</a></td>
<td class="s6 cl rt"> 67.26</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.54</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod606.html#inst_tag_59545" id="tag_urg_inst_59545">Rp</a></td>
<td class="s9 cl rt"> 98.42</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod8.html#inst_tag_29" id="tag_urg_inst_29">Wb</a></td>
<td class="s9 cl rt"> 92.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1255.html#inst_tag_145841" id="tag_urg_inst_145841">Wf</a></td>
<td class="s9 cl rt"> 97.70</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod428.html#inst_tag_32060" id="tag_urg_inst_32060">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod726.html#inst_tag_68887" id="tag_urg_inst_68887">ud310</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_170408" id="tag_urg_inst_170408">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_0.html#inst_tag_251134" id="tag_urg_inst_251134">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod201.html#inst_tag_17042" id="tag_urg_inst_17042">ursrsrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod201.html#inst_tag_17043" id="tag_urg_inst_17043">ursrsrg245</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146105" id="tag_urg_inst_146105">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146104" id="tag_urg_inst_146104">us6abbdefa_307</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253483" id="tag_urg_inst_253483">uu201b9eee9c</a></td>
<td class="s7 cl rt"> 73.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod414.html#inst_tag_32025" id="tag_urg_inst_32025">uu246b8ec1</a></td>
<td class="s7 cl rt"> 74.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1562.html" >rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45382</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45399</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45429</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45485</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45568</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45585</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45595</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45662</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45667</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45672</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45677</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>45757</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>45771</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>45785</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
45381                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45382      1/1          		if ( ! Sys_Clk_RstN )
45383      1/1          			WordCnt &lt;= #1.0 ( 6'b0 );
45384      1/1          		else if ( Req2Vld &amp; Req2Rdy &amp; ~ AxWr )
45385      1/1          			WordCnt &lt;= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
                        MISSING_ELSE
45386                   	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
45387                   		.Clk( Sys_Clk )
45388                   	,	.Clk_ClkS( Sys_Clk_ClkS )
45389                   	,	.Clk_En( Sys_Clk_En )
45390                   	,	.Clk_EnS( Sys_Clk_EnS )
45391                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
45392                   	,	.Clk_RstN( Sys_Clk_RstN )
45393                   	,	.Clk_Tm( Sys_Clk_Tm )
45394                   	,	.O( RdCont )
45395                   	,	.Reset( Req2Rdy &amp; WordCnt == 6'b0 )
45396                   	,	.Set( FirstEn &amp; ~ FiWr &amp; ( | FiWord ) )
45397                   	);
45398                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45399      1/1          		if ( ! Sys_Clk_RstN )
45400      1/1          			WDone &lt;= #1.0 ( 1'b0 );
45401      1/1          		else if ( Req2Vld &amp; AxWr )
45402      1/1          			WDone &lt;= #1.0 ( ~ AxRdy &amp; ~ AxDone &amp; ( WRdy | WDone ) );
                        MISSING_ELSE
45403                   	rsnoc_z_H_R_U_P_N_3645e9c8_A03240 Wb(
45404                   		.Rx_Be( WBe )
45405                   	,	.Rx_Data( WData )
45406                   	,	.RxRdy( WRdy )
45407                   	,	.RxVld( WVld )
45408                   	,	.Sys_Clk( Sys_Clk )
45409                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45410                   	,	.Sys_Clk_En( Sys_Clk_En )
45411                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45412                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45413                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45414                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45415                   	,	.Sys_Pwr_Idle( )
45416                   	,	.Sys_Pwr_WakeUp( )
45417                   	,	.Tx_Be( W1Be )
45418                   	,	.Tx_Data( W1Data )
45419                   	,	.TxRdy( W1Rdy )
45420                   	,	.TxVld( W1Vld )
45421                   	);
45422                   	assign FiWr = GenLcl_Req_Opc == 3'b100;
45423                   	assign FiVld = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy &amp; Req1First;
45424                   	assign u_5cdd = { 1'b0 , GenLcl_Req_Len1 } + { 6'b0 , GenLcl_Req_Addr [1:0] };
45425                   	assign NWord1 = u_5cdd [7:2];
45426                   	assign FiWord = FirstCmd ? NWord1 : u_341e;
45427                   	assign FoRdy = ~ RspActive | RspDone;
45428                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45429      1/1          		if ( ! Sys_Clk_RstN )
45430      1/1          			u_341e &lt;= #1.0 ( 6'b0 );
45431      1/1          		else if ( FirstEn )
45432      1/1          			u_341e &lt;= #1.0 ( NWord1 );
                        MISSING_ELSE
45433                   	rsnoc_z_H_R_U_F_U_8d7dfeef_A6 Cf(
45434                   		.Count( )
45435                   	,	.Rx_Data( FiWord )
45436                   	,	.RxRdy( FiRdy )
45437                   	,	.RxVld( FiVld )
45438                   	,	.Sys_Clk( Sys_Clk )
45439                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45440                   	,	.Sys_Clk_En( Sys_Clk_En )
45441                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45442                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45443                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45444                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45445                   	,	.Sys_Pwr_Idle( )
45446                   	,	.Sys_Pwr_WakeUp( )
45447                   	,	.Tx_Data( FoData )
45448                   	,	.TxRdy( FoRdy )
45449                   	,	.TxVld( FoVld )
45450                   	);
45451                   	assign AxiLcl_0_R_Valid = Axi_0_r_valid;
45452                   	assign AxiLcl_0_R_Data = Axi_0_r_data;
45453                   	assign R0Data = { 32 { AxiLcl_0_R_Valid }  } &amp; AxiLcl_0_R_Data;
45454                   	assign AxiLcl_0_R_Resp = Axi_0_r_resp;
45455                   	assign R0Err = AxiLcl_0_R_Valid &amp; ( AxiLcl_0_R_Resp == 2'b10 | AxiLcl_0_R_Resp == 2'b11 );
45456                   	assign R0Vld = AxiLcl_0_R_Valid;
45457                   	assign RRdy = RspActive &amp; ~ RspWr &amp; GenLcl_Rsp_Rdy;
45458                   	rsnoc_z_H_R_U_P_B_ae4ebd20_A1320 Rp(
45459                   		.Rx_Data( R0Data )
45460                   	,	.Rx_Err( R0Err )
45461                   	,	.RxRdy( R0Rdy )
45462                   	,	.RxVld( R0Vld )
45463                   	,	.Sys_Clk( Sys_Clk )
45464                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45465                   	,	.Sys_Clk_En( Sys_Clk_En )
45466                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45467                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45468                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45469                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45470                   	,	.Sys_Pwr_Idle( )
45471                   	,	.Sys_Pwr_WakeUp( )
45472                   	,	.Tx_Data( RData )
45473                   	,	.Tx_Err( RErr )
45474                   	,	.TxRdy( RRdy )
45475                   	,	.TxVld( RVld )
45476                   	);
45477                   	assign AxiLcl_0_B_Valid = Axi_0_b_valid;
45478                   	assign AxiLcl_0_B_Resp = Axi_0_b_resp;
45479                   	assign B0Err = AxiLcl_0_B_Valid &amp; ( AxiLcl_0_B_Resp == 2'b10 | AxiLcl_0_B_Resp == 2'b11 );
45480                   	assign B0Vld = AxiLcl_0_B_Valid;
45481                   	assign RspNext = BVld &amp; BRdy | RVld &amp; RRdy;
45482                   	assign GenLcl_Rsp_Last = RspCnt == 6'b0;
45483                   	assign BRdy = RspActive &amp; RspWr &amp; ( ~ GenLcl_Rsp_Last | GenLcl_Rsp_Rdy );
45484                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45485      1/1          		if ( ! Sys_Clk_RstN )
45486      1/1          			RspCnt &lt;= #1.0 ( 6'b0 );
45487      1/1          		else if ( FoVld &amp; FoRdy | RspNext )
45488      1/1          			RspCnt &lt;= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
                        MISSING_ELSE
45489                   	rsnoc_z_H_R_U_P_B_bf1d5a78_A1 Bp(
45490                   		.Rx_Err( B0Err )
45491                   	,	.RxRdy( B0Rdy )
45492                   	,	.RxVld( B0Vld )
45493                   	,	.Sys_Clk( Sys_Clk )
45494                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45495                   	,	.Sys_Clk_En( Sys_Clk_En )
45496                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45497                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45498                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45499                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45500                   	,	.Sys_Pwr_Idle( )
45501                   	,	.Sys_Pwr_WakeUp( )
45502                   	,	.Tx_Err( BErr )
45503                   	,	.TxRdy( BRdy )
45504                   	,	.TxVld( BVld )
45505                   	);
45506                   	assign GenLcl_Rsp_Vld = RspActive &amp; ( RspWr ? BVld &amp; GenLcl_Rsp_Last : RVld );
45507                   	assign RspDone = GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; GenLcl_Rsp_Last;
45508                   	assign DirOk = RspWr == FiWr;
45509                   	assign ReqStall = Req1First &amp; ( TrCnt == 1'b1 | ~ ( TrCnt == 1'b0 ) &amp; ( ~ DirOk ) );
45510                   	assign Req1Vld = GenLcl_Req_Vld &amp; ~ ReqStall;
45511                   	assign FirstEn = Req1First &amp; Req1Vld &amp; Req1Rdy;
45512                   	assign AxWr = FirstCmd ? FiWr : u_615e;
45513                   	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) &amp; ( WRdy | WDone ) : AxRdy;
45514                   	assign Req1Rdy = Req2Rdy &amp; ~ RdCont;
45515                   	assign GenLcl_Req_Rdy = Req1Rdy &amp; ~ ReqStall;
45516                   	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
45517                   	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
45518                   	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
45519                   		.GenLcl_Req_Addr( u_Req_Addr )
45520                   	,	.GenLcl_Req_Be( u_Req_Be )
45521                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
45522                   	,	.GenLcl_Req_Data( u_Req_Data )
45523                   	,	.GenLcl_Req_Last( u_Req_Last )
45524                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
45525                   	,	.GenLcl_Req_Lock( u_Req_Lock )
45526                   	,	.GenLcl_Req_Opc( u_Req_Opc )
45527                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
45528                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
45529                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
45530                   	,	.GenLcl_Req_User( u_Req_User )
45531                   	,	.GenLcl_Req_Vld( u_Req_Vld )
45532                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
45533                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
45534                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
45535                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
45536                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
45537                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
45538                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
45539                   	,	.GenPrt_Req_Be( Gen_Req_Be )
45540                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
45541                   	,	.GenPrt_Req_Data( Gen_Req_Data )
45542                   	,	.GenPrt_Req_Last( Gen_Req_Last )
45543                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
45544                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
45545                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
45546                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
45547                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
45548                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
45549                   	,	.GenPrt_Req_User( Gen_Req_User )
45550                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
45551                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
45552                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
45553                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
45554                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
45555                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
45556                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
45557                   	,	.Sys_Clk( Sys_Clk )
45558                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45559                   	,	.Sys_Clk_En( Sys_Clk_En )
45560                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45561                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45562                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45563                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45564                   	,	.Sys_Pwr_Idle( u_35_Idle )
45565                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
45566                   	);
45567                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45568      1/1          		if ( ! Sys_Clk_RstN )
45569      1/1          			AxDone &lt;= #1.0 ( 1'b0 );
45570      1/1          		else if ( Req2Vld &amp; AxWr )
45571      1/1          			AxDone &lt;= #1.0 ( ~ WRdy &amp; ~ WDone &amp; ( AxRdy | AxDone ) );
                        MISSING_ELSE
45572                   	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg245(
45573                   		.Clk( Sys_Clk )
45574                   	,	.Clk_ClkS( Sys_Clk_ClkS )
45575                   	,	.Clk_En( Sys_Clk_En )
45576                   	,	.Clk_EnS( Sys_Clk_EnS )
45577                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
45578                   	,	.Clk_RstN( Sys_Clk_RstN )
45579                   	,	.Clk_Tm( Sys_Clk_Tm )
45580                   	,	.O( RspActive )
45581                   	,	.Reset( RspDone )
45582                   	,	.Set( FoVld &amp; FoRdy )
45583                   	);
45584                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45585      1/1          		if ( ! Sys_Clk_RstN )
45586      1/1          			RspWr &lt;= #1.0 ( 1'b0 );
45587      1/1          		else if ( FiVld )
45588      1/1          			RspWr &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
45589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45590      1/1          		if ( ! Sys_Clk_RstN )
45591      1/1          			TrCnt &lt;= #1.0 ( 1'b0 );
45592      1/1          		else if ( FiVld | RspDone )
45593      1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + FiVld ) - RspDone );
                        MISSING_ELSE
45594                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45595      1/1          		if ( ! Sys_Clk_RstN )
45596      1/1          			u_615e &lt;= #1.0 ( 1'b0 );
45597      1/1          		else if ( FirstEn )
45598      1/1          			u_615e &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
45599                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( RData ) , .O( GenLcl_Rsp_Data ) );
45600                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
45601                   		.Clk( Sys_Clk )
45602                   	,	.Clk_ClkS( Sys_Clk_ClkS )
45603                   	,	.Clk_En( Sys_Clk_En )
45604                   	,	.Clk_EnS( Sys_Clk_EnS )
45605                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
45606                   	,	.Clk_RstN( Sys_Clk_RstN )
45607                   	,	.Clk_Tm( Sys_Clk_Tm )
45608                   	,	.O( RspErr )
45609                   	,	.Reset( FoVld &amp; FoRdy )
45610                   	,	.Set( BVld &amp; BRdy &amp; BErr )
45611                   	);
45612                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
45613                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
45614                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
45615                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
45616                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
45617                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
45618                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
45619                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
45620                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
45621                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
45622                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
45623                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
45624                   	,	.GenLcl_Req_User( GenLcl_Req_User )
45625                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
45626                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
45627                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
45628                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
45629                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
45630                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
45631                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
45632                   	,	.GenPrt_Req_Addr( u_Req_Addr )
45633                   	,	.GenPrt_Req_Be( u_Req_Be )
45634                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
45635                   	,	.GenPrt_Req_Data( u_Req_Data )
45636                   	,	.GenPrt_Req_Last( u_Req_Last )
45637                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
45638                   	,	.GenPrt_Req_Lock( u_Req_Lock )
45639                   	,	.GenPrt_Req_Opc( u_Req_Opc )
45640                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
45641                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
45642                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
45643                   	,	.GenPrt_Req_User( u_Req_User )
45644                   	,	.GenPrt_Req_Vld( u_Req_Vld )
45645                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
45646                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
45647                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
45648                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
45649                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
45650                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
45651                   	);
45652                   	assign FirstCmd = Req1First &amp; ~ RdCont;
45653                   	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
45654                   	assign AxAddrB = AxAddr;
45655                   	assign Req1Prot = { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] };
45656                   	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
45657                   	assign AxProtB = AxProt;
45658                   	assign AxCtl = { AxAddrB , AxProtB };
45659                   	assign AxDecode = ( { 1 { AxWr }  } ) + { 1'b0 };
45660                   	assign AxVld = Req2Vld &amp; ( ~ AxDone | ~ AxWr );
45661                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45662      1/1          		if ( ! Sys_Clk_RstN )
45663      1/1          			u_b986 &lt;= #1.0 ( 1'b0 );
45664      1/1          		else if ( FirstEn )
45665      1/1          			u_b986 &lt;= #1.0 ( IsIncr );
                        MISSING_ELSE
45666                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45667      1/1          		if ( ! Sys_Clk_RstN )
45668      1/1          			NextAddr &lt;= #1.0 ( 30'b0 );
45669      1/1          		else if ( Req2Vld &amp; Req2Rdy )
45670      1/1          			NextAddr &lt;= #1.0 ( AxAddr &amp; ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 &amp; WrapMask );
                        MISSING_ELSE
45671                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45672      1/1          		if ( ! Sys_Clk_RstN )
45673      1/1          			Req1First &lt;= #1.0 ( 1'b1 );
45674      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
45675      1/1          			Req1First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
45676                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45677      1/1          		if ( ! Sys_Clk_RstN )
45678      1/1          			u_45b0 &lt;= #1.0 ( 3'b0 );
45679      1/1          		else if ( FirstEn )
45680      1/1          			u_45b0 &lt;= #1.0 ( Req1Prot );
                        MISSING_ELSE
45681                   	rsnoc_z_H_R_U_P_N_0eaa6265_A331 Ab(
45682                   		.Rx_Ctl( AxCtl )
45683                   	,	.Rx_Decode( AxDecode )
45684                   	,	.RxRdy( AxRdy )
45685                   	,	.RxVld( AxVld )
45686                   	,	.Sys_Clk( Sys_Clk )
45687                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45688                   	,	.Sys_Clk_En( Sys_Clk_En )
45689                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45690                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45691                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45692                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45693                   	,	.Sys_Pwr_Idle( )
45694                   	,	.Sys_Pwr_WakeUp( )
45695                   	,	.Tx_Ctl( Ax1Ctl )
45696                   	,	.Tx_Decode( Ax1Decode )
45697                   	,	.TxRdy( Ax1Rdy )
45698                   	,	.TxVld( Ax1Vld )
45699                   	);
45700                   	assign Ax1Valid = { 2 { Ax1Vld }  } &amp; u_4c36;
45701                   	assign AxiLcl_0_Ar_Valid = Ax2Valid [0];
45702                   	assign AxiLcl_0_Ar_Ready = Axi_0_ar_ready;
45703                   	assign Ax2RdRdy = AxiLcl_0_Ar_Valid &amp; AxiLcl_0_Ar_Ready;
45704                   	assign AxiLcl_0_Aw_Valid = Ax2Valid [1];
45705                   	assign AxiLcl_0_Aw_Ready = Axi_0_aw_ready;
45706                   	assign Ax2WrRdy = AxiLcl_0_Aw_Valid &amp; AxiLcl_0_Aw_Ready;
45707                   	assign Ax2Rdy = Ax2RdRdy | Ax2WrRdy;
45708                   	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( Ax1Decode ) , .O( u_4c36 ) );
45709                   	rsnoc_z_H_R_U_P_F_e9f49272_A332 Af(
45710                   		.Rx_Ctl( Ax1Ctl )
45711                   	,	.Rx_Valid( Ax1Valid )
45712                   	,	.RxRdy( Ax1Rdy )
45713                   	,	.RxVld( Ax1Vld )
45714                   	,	.Sys_Clk( Sys_Clk )
45715                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45716                   	,	.Sys_Clk_En( Sys_Clk_En )
45717                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45718                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45719                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45720                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45721                   	,	.Sys_Pwr_Idle( )
45722                   	,	.Sys_Pwr_WakeUp( )
45723                   	,	.Tx_Ctl( Ax2Ctl )
45724                   	,	.Tx_Valid( Ax2Valid )
45725                   	,	.TxRdy( Ax2Rdy )
45726                   	,	.TxVld( Ax2Vld )
45727                   	);
45728                   	assign Ax2Addr1 = Ax2Ctl [32:3];
45729                   	assign Ax2Addr = { Ax2Addr1 , 2'b00 };
45730                   	assign AxiLcl_0_Ar_Addr = Ax2Addr;
45731                   	assign Axi_0_ar_addr = AxiLcl_0_Ar_Addr;
45732                   	assign Ax2Prot = Ax2Ctl [2:0];
45733                   	assign AxiLcl_0_Ar_Prot = Ax2Prot;
45734                   	assign Axi_0_ar_prot = AxiLcl_0_Ar_Prot;
45735                   	assign Axi_0_ar_valid = AxiLcl_0_Ar_Valid;
45736                   	assign AxiLcl_0_Aw_Addr = Ax2Addr;
45737                   	assign Axi_0_aw_addr = AxiLcl_0_Aw_Addr;
45738                   	assign AxiLcl_0_Aw_Prot = Ax2Prot;
45739                   	assign Axi_0_aw_prot = AxiLcl_0_Aw_Prot;
45740                   	assign Axi_0_aw_valid = AxiLcl_0_Aw_Valid;
45741                   	assign AxiLcl_0_B_Ready = B0Rdy;
45742                   	assign Axi_0_b_ready = AxiLcl_0_B_Ready;
45743                   	assign AxiLcl_0_R_Ready = R0Rdy;
45744                   	assign Axi_0_r_ready = AxiLcl_0_R_Ready;
45745                   	assign AxiLcl_0_W_Data = W2Data;
45746                   	assign Axi_0_w_data = AxiLcl_0_W_Data;
45747                   	assign AxiLcl_0_W_Strb = W2Be;
45748                   	assign Axi_0_w_strb = AxiLcl_0_W_Strb;
45749                   	assign Axi_0_w_valid = AxiLcl_0_W_Valid;
45750                   	assign NiuEmpty = 1'b1;
45751                   	assign Sys_Pwr_Idle = TrCnt == 1'b0;
45752                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
45753                   	assign WakeUp_Gen = GenLcl_Req_Vld;
45754                   	// synopsys translate_off
45755                   	// synthesis translate_off
45756                   	always @( posedge Sys_Clk )
45757      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
45758      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b1 &amp; FiVld &amp; ~ RspDone ) !== 1'b0 ) begin
45759      <font color = "grey">unreachable  </font>				dontStop = 0;
45760      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
45761      <font color = "grey">unreachable  </font>				if (!dontStop) begin
45762      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
45763      <font color = "grey">unreachable  </font>					$stop;
45764                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
45765                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
45766                   	// synthesis translate_on
45767                   	// synopsys translate_on
45768                   	// synopsys translate_off
45769                   	// synthesis translate_off
45770                   	always @( posedge Sys_Clk )
45771      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
45772      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b0 &amp; ~ FiVld &amp; RspDone ) !== 1'b0 ) begin
45773      <font color = "grey">unreachable  </font>				dontStop = 0;
45774      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
45775      <font color = "grey">unreachable  </font>				if (!dontStop) begin
45776      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
45777      <font color = "grey">unreachable  </font>					$stop;
45778                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
45779                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
45780                   	// synthesis translate_on
45781                   	// synopsys translate_on
45782                   	// synopsys translate_off
45783                   	// synthesis translate_off
45784                   	always @( posedge Sys_Clk )
45785      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
45786      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( FiVld &amp; ~ FiRdy ) !== 1'b0 ) begin
45787      <font color = "grey">unreachable  </font>				dontStop = 0;
45788      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
45789      <font color = "grey">unreachable  </font>				if (!dontStop) begin
45790      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Ctl FIFO overflow&quot; );
45791      <font color = "grey">unreachable  </font>					$stop;
45792                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
45793                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1562.html" >rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45426
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45488
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45512
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45513
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45516
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45517
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45653
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45656
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1562.html" >rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">26</td>
<td class="rt">53.06 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">588</td>
<td class="rt">407</td>
<td class="rt">69.22 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">208</td>
<td class="rt">70.75 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">199</td>
<td class="rt">67.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">26</td>
<td class="rt">53.06 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">407</td>
<td class="rt">69.22 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">208</td>
<td class="rt">70.75 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">199</td>
<td class="rt">67.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1562.html" >rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">50</td>
<td class="rt">98.04 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45426</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45512</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45513</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">45517</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45653</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45656</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45382</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45399</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45429</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45485</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45568</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45585</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45595</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45662</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45667</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45672</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45677</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45426      	assign FiWord = FirstCmd ? NWord1 : u_341e;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45512      	assign AxWr = FirstCmd ? FiWr : u_615e;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45513      	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) & ( WRdy | WDone ) : AxRdy;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45516      	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45517      	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45653      	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45656      	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45382      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45383      			WordCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
45384      		else if ( Req2Vld & Req2Rdy & ~ AxWr )
           		     <font color = "green">-2-</font>  
45385      			WordCnt <= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45399      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45400      			WDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45401      		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
45402      			WDone <= #1.0 ( ~ AxRdy & ~ AxDone & ( WRdy | WDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45429      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45430      			u_341e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
45431      		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
45432      			u_341e <= #1.0 ( NWord1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45485      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45486      			RspCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
45487      		else if ( FoVld & FoRdy | RspNext )
           		     <font color = "green">-2-</font>  
45488      			RspCnt <= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45568      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45569      			AxDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45570      		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
45571      			AxDone <= #1.0 ( ~ WRdy & ~ WDone & ( AxRdy | AxDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45585      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45586      			RspWr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45587      		else if ( FiVld )
           		     <font color = "green">-2-</font>  
45588      			RspWr <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45591      			TrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45592      		else if ( FiVld | RspDone )
           		     <font color = "green">-2-</font>  
45593      			TrCnt <= #1.0 ( ( TrCnt + FiVld ) - RspDone );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45595      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45596      			u_615e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45597      		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
45598      			u_615e <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45662      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45663      			u_b986 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45664      		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
45665      			u_b986 <= #1.0 ( IsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45667      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45668      			NextAddr <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
45669      		else if ( Req2Vld & Req2Rdy )
           		     <font color = "green">-2-</font>  
45670      			NextAddr <= #1.0 ( AxAddr & ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 & WrapMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45672      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45673      			Req1First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
45674      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
45675      			Req1First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45677      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45678      			u_45b0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
45679      		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
45680      			u_45b0 <= #1.0 ( Req1Prot );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188494'>
<a name="inst_tag_188494_Line"></a>
<b>Line Coverage for Instance : <a href="mod1562.html#inst_tag_188494" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>48</td><td>36</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>45382</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>45399</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>45429</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>45485</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>45568</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>45585</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>45590</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>45595</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>45662</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>45667</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>45672</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>45677</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>45757</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>45771</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>45785</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
45381                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45382      1/1          		if ( ! Sys_Clk_RstN )
45383      1/1          			WordCnt &lt;= #1.0 ( 6'b0 );
45384      1/1          		else if ( Req2Vld &amp; Req2Rdy &amp; ~ AxWr )
45385      <font color = "red">0/1     ==>  			WordCnt &lt;= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );</font>
                        MISSING_ELSE
45386                   	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
45387                   		.Clk( Sys_Clk )
45388                   	,	.Clk_ClkS( Sys_Clk_ClkS )
45389                   	,	.Clk_En( Sys_Clk_En )
45390                   	,	.Clk_EnS( Sys_Clk_EnS )
45391                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
45392                   	,	.Clk_RstN( Sys_Clk_RstN )
45393                   	,	.Clk_Tm( Sys_Clk_Tm )
45394                   	,	.O( RdCont )
45395                   	,	.Reset( Req2Rdy &amp; WordCnt == 6'b0 )
45396                   	,	.Set( FirstEn &amp; ~ FiWr &amp; ( | FiWord ) )
45397                   	);
45398                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45399      1/1          		if ( ! Sys_Clk_RstN )
45400      1/1          			WDone &lt;= #1.0 ( 1'b0 );
45401      1/1          		else if ( Req2Vld &amp; AxWr )
45402      <font color = "red">0/1     ==>  			WDone &lt;= #1.0 ( ~ AxRdy &amp; ~ AxDone &amp; ( WRdy | WDone ) );</font>
                        MISSING_ELSE
45403                   	rsnoc_z_H_R_U_P_N_3645e9c8_A03240 Wb(
45404                   		.Rx_Be( WBe )
45405                   	,	.Rx_Data( WData )
45406                   	,	.RxRdy( WRdy )
45407                   	,	.RxVld( WVld )
45408                   	,	.Sys_Clk( Sys_Clk )
45409                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45410                   	,	.Sys_Clk_En( Sys_Clk_En )
45411                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45412                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45413                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45414                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45415                   	,	.Sys_Pwr_Idle( )
45416                   	,	.Sys_Pwr_WakeUp( )
45417                   	,	.Tx_Be( W1Be )
45418                   	,	.Tx_Data( W1Data )
45419                   	,	.TxRdy( W1Rdy )
45420                   	,	.TxVld( W1Vld )
45421                   	);
45422                   	assign FiWr = GenLcl_Req_Opc == 3'b100;
45423                   	assign FiVld = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy &amp; Req1First;
45424                   	assign u_5cdd = { 1'b0 , GenLcl_Req_Len1 } + { 6'b0 , GenLcl_Req_Addr [1:0] };
45425                   	assign NWord1 = u_5cdd [7:2];
45426                   	assign FiWord = FirstCmd ? NWord1 : u_341e;
45427                   	assign FoRdy = ~ RspActive | RspDone;
45428                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45429      1/1          		if ( ! Sys_Clk_RstN )
45430      1/1          			u_341e &lt;= #1.0 ( 6'b0 );
45431      1/1          		else if ( FirstEn )
45432      <font color = "red">0/1     ==>  			u_341e &lt;= #1.0 ( NWord1 );</font>
                        MISSING_ELSE
45433                   	rsnoc_z_H_R_U_F_U_8d7dfeef_A6 Cf(
45434                   		.Count( )
45435                   	,	.Rx_Data( FiWord )
45436                   	,	.RxRdy( FiRdy )
45437                   	,	.RxVld( FiVld )
45438                   	,	.Sys_Clk( Sys_Clk )
45439                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45440                   	,	.Sys_Clk_En( Sys_Clk_En )
45441                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45442                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45443                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45444                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45445                   	,	.Sys_Pwr_Idle( )
45446                   	,	.Sys_Pwr_WakeUp( )
45447                   	,	.Tx_Data( FoData )
45448                   	,	.TxRdy( FoRdy )
45449                   	,	.TxVld( FoVld )
45450                   	);
45451                   	assign AxiLcl_0_R_Valid = Axi_0_r_valid;
45452                   	assign AxiLcl_0_R_Data = Axi_0_r_data;
45453                   	assign R0Data = { 32 { AxiLcl_0_R_Valid }  } &amp; AxiLcl_0_R_Data;
45454                   	assign AxiLcl_0_R_Resp = Axi_0_r_resp;
45455                   	assign R0Err = AxiLcl_0_R_Valid &amp; ( AxiLcl_0_R_Resp == 2'b10 | AxiLcl_0_R_Resp == 2'b11 );
45456                   	assign R0Vld = AxiLcl_0_R_Valid;
45457                   	assign RRdy = RspActive &amp; ~ RspWr &amp; GenLcl_Rsp_Rdy;
45458                   	rsnoc_z_H_R_U_P_B_ae4ebd20_A1320 Rp(
45459                   		.Rx_Data( R0Data )
45460                   	,	.Rx_Err( R0Err )
45461                   	,	.RxRdy( R0Rdy )
45462                   	,	.RxVld( R0Vld )
45463                   	,	.Sys_Clk( Sys_Clk )
45464                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45465                   	,	.Sys_Clk_En( Sys_Clk_En )
45466                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45467                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45468                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45469                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45470                   	,	.Sys_Pwr_Idle( )
45471                   	,	.Sys_Pwr_WakeUp( )
45472                   	,	.Tx_Data( RData )
45473                   	,	.Tx_Err( RErr )
45474                   	,	.TxRdy( RRdy )
45475                   	,	.TxVld( RVld )
45476                   	);
45477                   	assign AxiLcl_0_B_Valid = Axi_0_b_valid;
45478                   	assign AxiLcl_0_B_Resp = Axi_0_b_resp;
45479                   	assign B0Err = AxiLcl_0_B_Valid &amp; ( AxiLcl_0_B_Resp == 2'b10 | AxiLcl_0_B_Resp == 2'b11 );
45480                   	assign B0Vld = AxiLcl_0_B_Valid;
45481                   	assign RspNext = BVld &amp; BRdy | RVld &amp; RRdy;
45482                   	assign GenLcl_Rsp_Last = RspCnt == 6'b0;
45483                   	assign BRdy = RspActive &amp; RspWr &amp; ( ~ GenLcl_Rsp_Last | GenLcl_Rsp_Rdy );
45484                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45485      1/1          		if ( ! Sys_Clk_RstN )
45486      1/1          			RspCnt &lt;= #1.0 ( 6'b0 );
45487      1/1          		else if ( FoVld &amp; FoRdy | RspNext )
45488      <font color = "red">0/1     ==>  			RspCnt &lt;= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );</font>
                        MISSING_ELSE
45489                   	rsnoc_z_H_R_U_P_B_bf1d5a78_A1 Bp(
45490                   		.Rx_Err( B0Err )
45491                   	,	.RxRdy( B0Rdy )
45492                   	,	.RxVld( B0Vld )
45493                   	,	.Sys_Clk( Sys_Clk )
45494                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45495                   	,	.Sys_Clk_En( Sys_Clk_En )
45496                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45497                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45498                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45499                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45500                   	,	.Sys_Pwr_Idle( )
45501                   	,	.Sys_Pwr_WakeUp( )
45502                   	,	.Tx_Err( BErr )
45503                   	,	.TxRdy( BRdy )
45504                   	,	.TxVld( BVld )
45505                   	);
45506                   	assign GenLcl_Rsp_Vld = RspActive &amp; ( RspWr ? BVld &amp; GenLcl_Rsp_Last : RVld );
45507                   	assign RspDone = GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; GenLcl_Rsp_Last;
45508                   	assign DirOk = RspWr == FiWr;
45509                   	assign ReqStall = Req1First &amp; ( TrCnt == 1'b1 | ~ ( TrCnt == 1'b0 ) &amp; ( ~ DirOk ) );
45510                   	assign Req1Vld = GenLcl_Req_Vld &amp; ~ ReqStall;
45511                   	assign FirstEn = Req1First &amp; Req1Vld &amp; Req1Rdy;
45512                   	assign AxWr = FirstCmd ? FiWr : u_615e;
45513                   	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) &amp; ( WRdy | WDone ) : AxRdy;
45514                   	assign Req1Rdy = Req2Rdy &amp; ~ RdCont;
45515                   	assign GenLcl_Req_Rdy = Req1Rdy &amp; ~ ReqStall;
45516                   	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
45517                   	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
45518                   	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
45519                   		.GenLcl_Req_Addr( u_Req_Addr )
45520                   	,	.GenLcl_Req_Be( u_Req_Be )
45521                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
45522                   	,	.GenLcl_Req_Data( u_Req_Data )
45523                   	,	.GenLcl_Req_Last( u_Req_Last )
45524                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
45525                   	,	.GenLcl_Req_Lock( u_Req_Lock )
45526                   	,	.GenLcl_Req_Opc( u_Req_Opc )
45527                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
45528                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
45529                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
45530                   	,	.GenLcl_Req_User( u_Req_User )
45531                   	,	.GenLcl_Req_Vld( u_Req_Vld )
45532                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
45533                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
45534                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
45535                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
45536                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
45537                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
45538                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
45539                   	,	.GenPrt_Req_Be( Gen_Req_Be )
45540                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
45541                   	,	.GenPrt_Req_Data( Gen_Req_Data )
45542                   	,	.GenPrt_Req_Last( Gen_Req_Last )
45543                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
45544                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
45545                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
45546                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
45547                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
45548                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
45549                   	,	.GenPrt_Req_User( Gen_Req_User )
45550                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
45551                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
45552                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
45553                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
45554                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
45555                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
45556                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
45557                   	,	.Sys_Clk( Sys_Clk )
45558                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45559                   	,	.Sys_Clk_En( Sys_Clk_En )
45560                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45561                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45562                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45563                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45564                   	,	.Sys_Pwr_Idle( u_35_Idle )
45565                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
45566                   	);
45567                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45568      1/1          		if ( ! Sys_Clk_RstN )
45569      1/1          			AxDone &lt;= #1.0 ( 1'b0 );
45570      1/1          		else if ( Req2Vld &amp; AxWr )
45571      <font color = "red">0/1     ==>  			AxDone &lt;= #1.0 ( ~ WRdy &amp; ~ WDone &amp; ( AxRdy | AxDone ) );</font>
                        MISSING_ELSE
45572                   	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg245(
45573                   		.Clk( Sys_Clk )
45574                   	,	.Clk_ClkS( Sys_Clk_ClkS )
45575                   	,	.Clk_En( Sys_Clk_En )
45576                   	,	.Clk_EnS( Sys_Clk_EnS )
45577                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
45578                   	,	.Clk_RstN( Sys_Clk_RstN )
45579                   	,	.Clk_Tm( Sys_Clk_Tm )
45580                   	,	.O( RspActive )
45581                   	,	.Reset( RspDone )
45582                   	,	.Set( FoVld &amp; FoRdy )
45583                   	);
45584                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45585      1/1          		if ( ! Sys_Clk_RstN )
45586      1/1          			RspWr &lt;= #1.0 ( 1'b0 );
45587      1/1          		else if ( FiVld )
45588      <font color = "red">0/1     ==>  			RspWr &lt;= #1.0 ( FiWr );</font>
                        MISSING_ELSE
45589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45590      1/1          		if ( ! Sys_Clk_RstN )
45591      1/1          			TrCnt &lt;= #1.0 ( 1'b0 );
45592      1/1          		else if ( FiVld | RspDone )
45593      <font color = "red">0/1     ==>  			TrCnt &lt;= #1.0 ( ( TrCnt + FiVld ) - RspDone );</font>
                        MISSING_ELSE
45594                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45595      1/1          		if ( ! Sys_Clk_RstN )
45596      1/1          			u_615e &lt;= #1.0 ( 1'b0 );
45597      1/1          		else if ( FirstEn )
45598      <font color = "red">0/1     ==>  			u_615e &lt;= #1.0 ( FiWr );</font>
                        MISSING_ELSE
45599                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( RData ) , .O( GenLcl_Rsp_Data ) );
45600                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
45601                   		.Clk( Sys_Clk )
45602                   	,	.Clk_ClkS( Sys_Clk_ClkS )
45603                   	,	.Clk_En( Sys_Clk_En )
45604                   	,	.Clk_EnS( Sys_Clk_EnS )
45605                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
45606                   	,	.Clk_RstN( Sys_Clk_RstN )
45607                   	,	.Clk_Tm( Sys_Clk_Tm )
45608                   	,	.O( RspErr )
45609                   	,	.Reset( FoVld &amp; FoRdy )
45610                   	,	.Set( BVld &amp; BRdy &amp; BErr )
45611                   	);
45612                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
45613                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
45614                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
45615                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
45616                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
45617                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
45618                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
45619                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
45620                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
45621                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
45622                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
45623                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
45624                   	,	.GenLcl_Req_User( GenLcl_Req_User )
45625                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
45626                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
45627                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
45628                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
45629                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
45630                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
45631                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
45632                   	,	.GenPrt_Req_Addr( u_Req_Addr )
45633                   	,	.GenPrt_Req_Be( u_Req_Be )
45634                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
45635                   	,	.GenPrt_Req_Data( u_Req_Data )
45636                   	,	.GenPrt_Req_Last( u_Req_Last )
45637                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
45638                   	,	.GenPrt_Req_Lock( u_Req_Lock )
45639                   	,	.GenPrt_Req_Opc( u_Req_Opc )
45640                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
45641                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
45642                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
45643                   	,	.GenPrt_Req_User( u_Req_User )
45644                   	,	.GenPrt_Req_Vld( u_Req_Vld )
45645                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
45646                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
45647                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
45648                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
45649                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
45650                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
45651                   	);
45652                   	assign FirstCmd = Req1First &amp; ~ RdCont;
45653                   	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
45654                   	assign AxAddrB = AxAddr;
45655                   	assign Req1Prot = { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] };
45656                   	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
45657                   	assign AxProtB = AxProt;
45658                   	assign AxCtl = { AxAddrB , AxProtB };
45659                   	assign AxDecode = ( { 1 { AxWr }  } ) + { 1'b0 };
45660                   	assign AxVld = Req2Vld &amp; ( ~ AxDone | ~ AxWr );
45661                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45662      1/1          		if ( ! Sys_Clk_RstN )
45663      1/1          			u_b986 &lt;= #1.0 ( 1'b0 );
45664      1/1          		else if ( FirstEn )
45665      <font color = "red">0/1     ==>  			u_b986 &lt;= #1.0 ( IsIncr );</font>
                        MISSING_ELSE
45666                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45667      1/1          		if ( ! Sys_Clk_RstN )
45668      1/1          			NextAddr &lt;= #1.0 ( 30'b0 );
45669      1/1          		else if ( Req2Vld &amp; Req2Rdy )
45670      <font color = "red">0/1     ==>  			NextAddr &lt;= #1.0 ( AxAddr &amp; ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 &amp; WrapMask );</font>
                        MISSING_ELSE
45671                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45672      1/1          		if ( ! Sys_Clk_RstN )
45673      1/1          			Req1First &lt;= #1.0 ( 1'b1 );
45674      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
45675      <font color = "red">0/1     ==>  			Req1First &lt;= #1.0 ( GenLcl_Req_Last );</font>
                        MISSING_ELSE
45676                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45677      1/1          		if ( ! Sys_Clk_RstN )
45678      1/1          			u_45b0 &lt;= #1.0 ( 3'b0 );
45679      1/1          		else if ( FirstEn )
45680      <font color = "red">0/1     ==>  			u_45b0 &lt;= #1.0 ( Req1Prot );</font>
                        MISSING_ELSE
45681                   	rsnoc_z_H_R_U_P_N_0eaa6265_A331 Ab(
45682                   		.Rx_Ctl( AxCtl )
45683                   	,	.Rx_Decode( AxDecode )
45684                   	,	.RxRdy( AxRdy )
45685                   	,	.RxVld( AxVld )
45686                   	,	.Sys_Clk( Sys_Clk )
45687                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45688                   	,	.Sys_Clk_En( Sys_Clk_En )
45689                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45690                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45691                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45692                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45693                   	,	.Sys_Pwr_Idle( )
45694                   	,	.Sys_Pwr_WakeUp( )
45695                   	,	.Tx_Ctl( Ax1Ctl )
45696                   	,	.Tx_Decode( Ax1Decode )
45697                   	,	.TxRdy( Ax1Rdy )
45698                   	,	.TxVld( Ax1Vld )
45699                   	);
45700                   	assign Ax1Valid = { 2 { Ax1Vld }  } &amp; u_4c36;
45701                   	assign AxiLcl_0_Ar_Valid = Ax2Valid [0];
45702                   	assign AxiLcl_0_Ar_Ready = Axi_0_ar_ready;
45703                   	assign Ax2RdRdy = AxiLcl_0_Ar_Valid &amp; AxiLcl_0_Ar_Ready;
45704                   	assign AxiLcl_0_Aw_Valid = Ax2Valid [1];
45705                   	assign AxiLcl_0_Aw_Ready = Axi_0_aw_ready;
45706                   	assign Ax2WrRdy = AxiLcl_0_Aw_Valid &amp; AxiLcl_0_Aw_Ready;
45707                   	assign Ax2Rdy = Ax2RdRdy | Ax2WrRdy;
45708                   	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( Ax1Decode ) , .O( u_4c36 ) );
45709                   	rsnoc_z_H_R_U_P_F_e9f49272_A332 Af(
45710                   		.Rx_Ctl( Ax1Ctl )
45711                   	,	.Rx_Valid( Ax1Valid )
45712                   	,	.RxRdy( Ax1Rdy )
45713                   	,	.RxVld( Ax1Vld )
45714                   	,	.Sys_Clk( Sys_Clk )
45715                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45716                   	,	.Sys_Clk_En( Sys_Clk_En )
45717                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45718                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45719                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45720                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45721                   	,	.Sys_Pwr_Idle( )
45722                   	,	.Sys_Pwr_WakeUp( )
45723                   	,	.Tx_Ctl( Ax2Ctl )
45724                   	,	.Tx_Valid( Ax2Valid )
45725                   	,	.TxRdy( Ax2Rdy )
45726                   	,	.TxVld( Ax2Vld )
45727                   	);
45728                   	assign Ax2Addr1 = Ax2Ctl [32:3];
45729                   	assign Ax2Addr = { Ax2Addr1 , 2'b00 };
45730                   	assign AxiLcl_0_Ar_Addr = Ax2Addr;
45731                   	assign Axi_0_ar_addr = AxiLcl_0_Ar_Addr;
45732                   	assign Ax2Prot = Ax2Ctl [2:0];
45733                   	assign AxiLcl_0_Ar_Prot = Ax2Prot;
45734                   	assign Axi_0_ar_prot = AxiLcl_0_Ar_Prot;
45735                   	assign Axi_0_ar_valid = AxiLcl_0_Ar_Valid;
45736                   	assign AxiLcl_0_Aw_Addr = Ax2Addr;
45737                   	assign Axi_0_aw_addr = AxiLcl_0_Aw_Addr;
45738                   	assign AxiLcl_0_Aw_Prot = Ax2Prot;
45739                   	assign Axi_0_aw_prot = AxiLcl_0_Aw_Prot;
45740                   	assign Axi_0_aw_valid = AxiLcl_0_Aw_Valid;
45741                   	assign AxiLcl_0_B_Ready = B0Rdy;
45742                   	assign Axi_0_b_ready = AxiLcl_0_B_Ready;
45743                   	assign AxiLcl_0_R_Ready = R0Rdy;
45744                   	assign Axi_0_r_ready = AxiLcl_0_R_Ready;
45745                   	assign AxiLcl_0_W_Data = W2Data;
45746                   	assign Axi_0_w_data = AxiLcl_0_W_Data;
45747                   	assign AxiLcl_0_W_Strb = W2Be;
45748                   	assign Axi_0_w_strb = AxiLcl_0_W_Strb;
45749                   	assign Axi_0_w_valid = AxiLcl_0_W_Valid;
45750                   	assign NiuEmpty = 1'b1;
45751                   	assign Sys_Pwr_Idle = TrCnt == 1'b0;
45752                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
45753                   	assign WakeUp_Gen = GenLcl_Req_Vld;
45754                   	// synopsys translate_off
45755                   	// synthesis translate_off
45756                   	always @( posedge Sys_Clk )
45757      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
45758      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b1 &amp; FiVld &amp; ~ RspDone ) !== 1'b0 ) begin
45759      <font color = "grey">unreachable  </font>				dontStop = 0;
45760      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
45761      <font color = "grey">unreachable  </font>				if (!dontStop) begin
45762      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
45763      <font color = "grey">unreachable  </font>					$stop;
45764                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
45765                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
45766                   	// synthesis translate_on
45767                   	// synopsys translate_on
45768                   	// synopsys translate_off
45769                   	// synthesis translate_off
45770                   	always @( posedge Sys_Clk )
45771      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
45772      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b0 &amp; ~ FiVld &amp; RspDone ) !== 1'b0 ) begin
45773      <font color = "grey">unreachable  </font>				dontStop = 0;
45774      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
45775      <font color = "grey">unreachable  </font>				if (!dontStop) begin
45776      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
45777      <font color = "grey">unreachable  </font>					$stop;
45778                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
45779                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
45780                   	// synthesis translate_on
45781                   	// synopsys translate_on
45782                   	// synopsys translate_off
45783                   	// synthesis translate_off
45784                   	always @( posedge Sys_Clk )
45785      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
45786      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( FiVld &amp; ~ FiRdy ) !== 1'b0 ) begin
45787      <font color = "grey">unreachable  </font>				dontStop = 0;
45788      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
45789      <font color = "grey">unreachable  </font>				if (!dontStop) begin
45790      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Ctl FIFO overflow&quot; );
45791      <font color = "grey">unreachable  </font>					$stop;
45792                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
45793                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188494_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1562.html#inst_tag_188494" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45426
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45488
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45512
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45513
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45516
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45517
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45653
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45656
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188494_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1562.html#inst_tag_188494" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">4</td>
<td class="rt">8.16  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">588</td>
<td class="rt">10</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">6</td>
<td class="rt">2.04  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">4</td>
<td class="rt">1.36  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">4</td>
<td class="rt">8.16  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">10</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">6</td>
<td class="rt">2.04  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">4</td>
<td class="rt">1.36  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188494_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1562.html#inst_tag_188494" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">31</td>
<td class="rt">60.78 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">45426</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">45512</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">45513</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">45516</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">45517</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">45653</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">45656</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">45382</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">45399</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">45429</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">45485</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">45568</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">45585</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">45590</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">45595</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">45662</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">45667</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">45672</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">45677</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45426      	assign FiWord = FirstCmd ? NWord1 : u_341e;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45512      	assign AxWr = FirstCmd ? FiWr : u_615e;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45513      	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) & ( WRdy | WDone ) : AxRdy;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45516      	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45517      	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45653      	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45656      	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45382      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45383      			WordCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
45384      		else if ( Req2Vld & Req2Rdy & ~ AxWr )
           		     <font color = "red">-2-</font>  
45385      			WordCnt <= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45399      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45400      			WDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45401      		else if ( Req2Vld & AxWr )
           		     <font color = "red">-2-</font>  
45402      			WDone <= #1.0 ( ~ AxRdy & ~ AxDone & ( WRdy | WDone ) );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45429      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45430      			u_341e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
45431      		else if ( FirstEn )
           		     <font color = "red">-2-</font>  
45432      			u_341e <= #1.0 ( NWord1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45485      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45486      			RspCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
45487      		else if ( FoVld & FoRdy | RspNext )
           		     <font color = "red">-2-</font>  
45488      			RspCnt <= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
           			                       <font color = "red">-3-</font>  
           			                       <font color = "red">==></font>  
           			                       <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45568      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45569      			AxDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45570      		else if ( Req2Vld & AxWr )
           		     <font color = "red">-2-</font>  
45571      			AxDone <= #1.0 ( ~ WRdy & ~ WDone & ( AxRdy | AxDone ) );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45585      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45586      			RspWr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45587      		else if ( FiVld )
           		     <font color = "red">-2-</font>  
45588      			RspWr <= #1.0 ( FiWr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45591      			TrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45592      		else if ( FiVld | RspDone )
           		     <font color = "red">-2-</font>  
45593      			TrCnt <= #1.0 ( ( TrCnt + FiVld ) - RspDone );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45595      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45596      			u_615e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45597      		else if ( FirstEn )
           		     <font color = "red">-2-</font>  
45598      			u_615e <= #1.0 ( FiWr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45662      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45663      			u_b986 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45664      		else if ( FirstEn )
           		     <font color = "red">-2-</font>  
45665      			u_b986 <= #1.0 ( IsIncr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45667      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45668      			NextAddr <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
45669      		else if ( Req2Vld & Req2Rdy )
           		     <font color = "red">-2-</font>  
45670      			NextAddr <= #1.0 ( AxAddr & ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 & WrapMask );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45672      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45673      			Req1First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
45674      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "red">-2-</font>  
45675      			Req1First <= #1.0 ( GenLcl_Req_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45677      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45678      			u_45b0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
45679      		else if ( FirstEn )
           		     <font color = "red">-2-</font>  
45680      			u_45b0 <= #1.0 ( Req1Prot );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_188495'>
<a name="inst_tag_188495_Line"></a>
<b>Line Coverage for Instance : <a href="mod1562.html#inst_tag_188495" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45382</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45399</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45429</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45485</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45568</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45585</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45595</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45662</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45667</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45672</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>45677</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>45757</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>45771</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>45785</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
45381                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45382      1/1          		if ( ! Sys_Clk_RstN )
45383      1/1          			WordCnt &lt;= #1.0 ( 6'b0 );
45384      1/1          		else if ( Req2Vld &amp; Req2Rdy &amp; ~ AxWr )
45385      1/1          			WordCnt &lt;= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
                        MISSING_ELSE
45386                   	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
45387                   		.Clk( Sys_Clk )
45388                   	,	.Clk_ClkS( Sys_Clk_ClkS )
45389                   	,	.Clk_En( Sys_Clk_En )
45390                   	,	.Clk_EnS( Sys_Clk_EnS )
45391                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
45392                   	,	.Clk_RstN( Sys_Clk_RstN )
45393                   	,	.Clk_Tm( Sys_Clk_Tm )
45394                   	,	.O( RdCont )
45395                   	,	.Reset( Req2Rdy &amp; WordCnt == 6'b0 )
45396                   	,	.Set( FirstEn &amp; ~ FiWr &amp; ( | FiWord ) )
45397                   	);
45398                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45399      1/1          		if ( ! Sys_Clk_RstN )
45400      1/1          			WDone &lt;= #1.0 ( 1'b0 );
45401      1/1          		else if ( Req2Vld &amp; AxWr )
45402      1/1          			WDone &lt;= #1.0 ( ~ AxRdy &amp; ~ AxDone &amp; ( WRdy | WDone ) );
                        MISSING_ELSE
45403                   	rsnoc_z_H_R_U_P_N_3645e9c8_A03240 Wb(
45404                   		.Rx_Be( WBe )
45405                   	,	.Rx_Data( WData )
45406                   	,	.RxRdy( WRdy )
45407                   	,	.RxVld( WVld )
45408                   	,	.Sys_Clk( Sys_Clk )
45409                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45410                   	,	.Sys_Clk_En( Sys_Clk_En )
45411                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45412                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45413                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45414                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45415                   	,	.Sys_Pwr_Idle( )
45416                   	,	.Sys_Pwr_WakeUp( )
45417                   	,	.Tx_Be( W1Be )
45418                   	,	.Tx_Data( W1Data )
45419                   	,	.TxRdy( W1Rdy )
45420                   	,	.TxVld( W1Vld )
45421                   	);
45422                   	assign FiWr = GenLcl_Req_Opc == 3'b100;
45423                   	assign FiVld = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy &amp; Req1First;
45424                   	assign u_5cdd = { 1'b0 , GenLcl_Req_Len1 } + { 6'b0 , GenLcl_Req_Addr [1:0] };
45425                   	assign NWord1 = u_5cdd [7:2];
45426                   	assign FiWord = FirstCmd ? NWord1 : u_341e;
45427                   	assign FoRdy = ~ RspActive | RspDone;
45428                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45429      1/1          		if ( ! Sys_Clk_RstN )
45430      1/1          			u_341e &lt;= #1.0 ( 6'b0 );
45431      1/1          		else if ( FirstEn )
45432      1/1          			u_341e &lt;= #1.0 ( NWord1 );
                        MISSING_ELSE
45433                   	rsnoc_z_H_R_U_F_U_8d7dfeef_A6 Cf(
45434                   		.Count( )
45435                   	,	.Rx_Data( FiWord )
45436                   	,	.RxRdy( FiRdy )
45437                   	,	.RxVld( FiVld )
45438                   	,	.Sys_Clk( Sys_Clk )
45439                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45440                   	,	.Sys_Clk_En( Sys_Clk_En )
45441                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45442                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45443                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45444                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45445                   	,	.Sys_Pwr_Idle( )
45446                   	,	.Sys_Pwr_WakeUp( )
45447                   	,	.Tx_Data( FoData )
45448                   	,	.TxRdy( FoRdy )
45449                   	,	.TxVld( FoVld )
45450                   	);
45451                   	assign AxiLcl_0_R_Valid = Axi_0_r_valid;
45452                   	assign AxiLcl_0_R_Data = Axi_0_r_data;
45453                   	assign R0Data = { 32 { AxiLcl_0_R_Valid }  } &amp; AxiLcl_0_R_Data;
45454                   	assign AxiLcl_0_R_Resp = Axi_0_r_resp;
45455                   	assign R0Err = AxiLcl_0_R_Valid &amp; ( AxiLcl_0_R_Resp == 2'b10 | AxiLcl_0_R_Resp == 2'b11 );
45456                   	assign R0Vld = AxiLcl_0_R_Valid;
45457                   	assign RRdy = RspActive &amp; ~ RspWr &amp; GenLcl_Rsp_Rdy;
45458                   	rsnoc_z_H_R_U_P_B_ae4ebd20_A1320 Rp(
45459                   		.Rx_Data( R0Data )
45460                   	,	.Rx_Err( R0Err )
45461                   	,	.RxRdy( R0Rdy )
45462                   	,	.RxVld( R0Vld )
45463                   	,	.Sys_Clk( Sys_Clk )
45464                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45465                   	,	.Sys_Clk_En( Sys_Clk_En )
45466                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45467                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45468                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45469                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45470                   	,	.Sys_Pwr_Idle( )
45471                   	,	.Sys_Pwr_WakeUp( )
45472                   	,	.Tx_Data( RData )
45473                   	,	.Tx_Err( RErr )
45474                   	,	.TxRdy( RRdy )
45475                   	,	.TxVld( RVld )
45476                   	);
45477                   	assign AxiLcl_0_B_Valid = Axi_0_b_valid;
45478                   	assign AxiLcl_0_B_Resp = Axi_0_b_resp;
45479                   	assign B0Err = AxiLcl_0_B_Valid &amp; ( AxiLcl_0_B_Resp == 2'b10 | AxiLcl_0_B_Resp == 2'b11 );
45480                   	assign B0Vld = AxiLcl_0_B_Valid;
45481                   	assign RspNext = BVld &amp; BRdy | RVld &amp; RRdy;
45482                   	assign GenLcl_Rsp_Last = RspCnt == 6'b0;
45483                   	assign BRdy = RspActive &amp; RspWr &amp; ( ~ GenLcl_Rsp_Last | GenLcl_Rsp_Rdy );
45484                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45485      1/1          		if ( ! Sys_Clk_RstN )
45486      1/1          			RspCnt &lt;= #1.0 ( 6'b0 );
45487      1/1          		else if ( FoVld &amp; FoRdy | RspNext )
45488      1/1          			RspCnt &lt;= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
                        MISSING_ELSE
45489                   	rsnoc_z_H_R_U_P_B_bf1d5a78_A1 Bp(
45490                   		.Rx_Err( B0Err )
45491                   	,	.RxRdy( B0Rdy )
45492                   	,	.RxVld( B0Vld )
45493                   	,	.Sys_Clk( Sys_Clk )
45494                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45495                   	,	.Sys_Clk_En( Sys_Clk_En )
45496                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45497                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45498                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45499                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45500                   	,	.Sys_Pwr_Idle( )
45501                   	,	.Sys_Pwr_WakeUp( )
45502                   	,	.Tx_Err( BErr )
45503                   	,	.TxRdy( BRdy )
45504                   	,	.TxVld( BVld )
45505                   	);
45506                   	assign GenLcl_Rsp_Vld = RspActive &amp; ( RspWr ? BVld &amp; GenLcl_Rsp_Last : RVld );
45507                   	assign RspDone = GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; GenLcl_Rsp_Last;
45508                   	assign DirOk = RspWr == FiWr;
45509                   	assign ReqStall = Req1First &amp; ( TrCnt == 1'b1 | ~ ( TrCnt == 1'b0 ) &amp; ( ~ DirOk ) );
45510                   	assign Req1Vld = GenLcl_Req_Vld &amp; ~ ReqStall;
45511                   	assign FirstEn = Req1First &amp; Req1Vld &amp; Req1Rdy;
45512                   	assign AxWr = FirstCmd ? FiWr : u_615e;
45513                   	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) &amp; ( WRdy | WDone ) : AxRdy;
45514                   	assign Req1Rdy = Req2Rdy &amp; ~ RdCont;
45515                   	assign GenLcl_Req_Rdy = Req1Rdy &amp; ~ ReqStall;
45516                   	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
45517                   	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
45518                   	rsnoc_z_H_R_G_U_Q_U_201b9eee9c uu201b9eee9c(
45519                   		.GenLcl_Req_Addr( u_Req_Addr )
45520                   	,	.GenLcl_Req_Be( u_Req_Be )
45521                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
45522                   	,	.GenLcl_Req_Data( u_Req_Data )
45523                   	,	.GenLcl_Req_Last( u_Req_Last )
45524                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
45525                   	,	.GenLcl_Req_Lock( u_Req_Lock )
45526                   	,	.GenLcl_Req_Opc( u_Req_Opc )
45527                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
45528                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
45529                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
45530                   	,	.GenLcl_Req_User( u_Req_User )
45531                   	,	.GenLcl_Req_Vld( u_Req_Vld )
45532                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
45533                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
45534                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
45535                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
45536                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
45537                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
45538                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
45539                   	,	.GenPrt_Req_Be( Gen_Req_Be )
45540                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
45541                   	,	.GenPrt_Req_Data( Gen_Req_Data )
45542                   	,	.GenPrt_Req_Last( Gen_Req_Last )
45543                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
45544                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
45545                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
45546                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
45547                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
45548                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
45549                   	,	.GenPrt_Req_User( Gen_Req_User )
45550                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
45551                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
45552                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
45553                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
45554                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
45555                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
45556                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
45557                   	,	.Sys_Clk( Sys_Clk )
45558                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45559                   	,	.Sys_Clk_En( Sys_Clk_En )
45560                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45561                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45562                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45563                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45564                   	,	.Sys_Pwr_Idle( u_35_Idle )
45565                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
45566                   	);
45567                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45568      1/1          		if ( ! Sys_Clk_RstN )
45569      1/1          			AxDone &lt;= #1.0 ( 1'b0 );
45570      1/1          		else if ( Req2Vld &amp; AxWr )
45571      1/1          			AxDone &lt;= #1.0 ( ~ WRdy &amp; ~ WDone &amp; ( AxRdy | AxDone ) );
                        MISSING_ELSE
45572                   	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg245(
45573                   		.Clk( Sys_Clk )
45574                   	,	.Clk_ClkS( Sys_Clk_ClkS )
45575                   	,	.Clk_En( Sys_Clk_En )
45576                   	,	.Clk_EnS( Sys_Clk_EnS )
45577                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
45578                   	,	.Clk_RstN( Sys_Clk_RstN )
45579                   	,	.Clk_Tm( Sys_Clk_Tm )
45580                   	,	.O( RspActive )
45581                   	,	.Reset( RspDone )
45582                   	,	.Set( FoVld &amp; FoRdy )
45583                   	);
45584                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45585      1/1          		if ( ! Sys_Clk_RstN )
45586      1/1          			RspWr &lt;= #1.0 ( 1'b0 );
45587      1/1          		else if ( FiVld )
45588      1/1          			RspWr &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
45589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45590      1/1          		if ( ! Sys_Clk_RstN )
45591      1/1          			TrCnt &lt;= #1.0 ( 1'b0 );
45592      1/1          		else if ( FiVld | RspDone )
45593      1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + FiVld ) - RspDone );
                        MISSING_ELSE
45594                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45595      1/1          		if ( ! Sys_Clk_RstN )
45596      1/1          			u_615e &lt;= #1.0 ( 1'b0 );
45597      1/1          		else if ( FirstEn )
45598      1/1          			u_615e &lt;= #1.0 ( FiWr );
                        MISSING_ELSE
45599                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( RData ) , .O( GenLcl_Rsp_Data ) );
45600                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
45601                   		.Clk( Sys_Clk )
45602                   	,	.Clk_ClkS( Sys_Clk_ClkS )
45603                   	,	.Clk_En( Sys_Clk_En )
45604                   	,	.Clk_EnS( Sys_Clk_EnS )
45605                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
45606                   	,	.Clk_RstN( Sys_Clk_RstN )
45607                   	,	.Clk_Tm( Sys_Clk_Tm )
45608                   	,	.O( RspErr )
45609                   	,	.Reset( FoVld &amp; FoRdy )
45610                   	,	.Set( BVld &amp; BRdy &amp; BErr )
45611                   	);
45612                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
45613                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
45614                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
45615                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
45616                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
45617                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
45618                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
45619                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
45620                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
45621                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
45622                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
45623                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
45624                   	,	.GenLcl_Req_User( GenLcl_Req_User )
45625                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
45626                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
45627                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
45628                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
45629                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
45630                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
45631                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
45632                   	,	.GenPrt_Req_Addr( u_Req_Addr )
45633                   	,	.GenPrt_Req_Be( u_Req_Be )
45634                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
45635                   	,	.GenPrt_Req_Data( u_Req_Data )
45636                   	,	.GenPrt_Req_Last( u_Req_Last )
45637                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
45638                   	,	.GenPrt_Req_Lock( u_Req_Lock )
45639                   	,	.GenPrt_Req_Opc( u_Req_Opc )
45640                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
45641                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
45642                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
45643                   	,	.GenPrt_Req_User( u_Req_User )
45644                   	,	.GenPrt_Req_Vld( u_Req_Vld )
45645                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
45646                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
45647                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
45648                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
45649                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
45650                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
45651                   	);
45652                   	assign FirstCmd = Req1First &amp; ~ RdCont;
45653                   	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
45654                   	assign AxAddrB = AxAddr;
45655                   	assign Req1Prot = { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] };
45656                   	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
45657                   	assign AxProtB = AxProt;
45658                   	assign AxCtl = { AxAddrB , AxProtB };
45659                   	assign AxDecode = ( { 1 { AxWr }  } ) + { 1'b0 };
45660                   	assign AxVld = Req2Vld &amp; ( ~ AxDone | ~ AxWr );
45661                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45662      1/1          		if ( ! Sys_Clk_RstN )
45663      1/1          			u_b986 &lt;= #1.0 ( 1'b0 );
45664      1/1          		else if ( FirstEn )
45665      1/1          			u_b986 &lt;= #1.0 ( IsIncr );
                        MISSING_ELSE
45666                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45667      1/1          		if ( ! Sys_Clk_RstN )
45668      1/1          			NextAddr &lt;= #1.0 ( 30'b0 );
45669      1/1          		else if ( Req2Vld &amp; Req2Rdy )
45670      1/1          			NextAddr &lt;= #1.0 ( AxAddr &amp; ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 &amp; WrapMask );
                        MISSING_ELSE
45671                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45672      1/1          		if ( ! Sys_Clk_RstN )
45673      1/1          			Req1First &lt;= #1.0 ( 1'b1 );
45674      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
45675      1/1          			Req1First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
45676                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
45677      1/1          		if ( ! Sys_Clk_RstN )
45678      1/1          			u_45b0 &lt;= #1.0 ( 3'b0 );
45679      1/1          		else if ( FirstEn )
45680      1/1          			u_45b0 &lt;= #1.0 ( Req1Prot );
                        MISSING_ELSE
45681                   	rsnoc_z_H_R_U_P_N_0eaa6265_A331 Ab(
45682                   		.Rx_Ctl( AxCtl )
45683                   	,	.Rx_Decode( AxDecode )
45684                   	,	.RxRdy( AxRdy )
45685                   	,	.RxVld( AxVld )
45686                   	,	.Sys_Clk( Sys_Clk )
45687                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45688                   	,	.Sys_Clk_En( Sys_Clk_En )
45689                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45690                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45691                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45692                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45693                   	,	.Sys_Pwr_Idle( )
45694                   	,	.Sys_Pwr_WakeUp( )
45695                   	,	.Tx_Ctl( Ax1Ctl )
45696                   	,	.Tx_Decode( Ax1Decode )
45697                   	,	.TxRdy( Ax1Rdy )
45698                   	,	.TxVld( Ax1Vld )
45699                   	);
45700                   	assign Ax1Valid = { 2 { Ax1Vld }  } &amp; u_4c36;
45701                   	assign AxiLcl_0_Ar_Valid = Ax2Valid [0];
45702                   	assign AxiLcl_0_Ar_Ready = Axi_0_ar_ready;
45703                   	assign Ax2RdRdy = AxiLcl_0_Ar_Valid &amp; AxiLcl_0_Ar_Ready;
45704                   	assign AxiLcl_0_Aw_Valid = Ax2Valid [1];
45705                   	assign AxiLcl_0_Aw_Ready = Axi_0_aw_ready;
45706                   	assign Ax2WrRdy = AxiLcl_0_Aw_Valid &amp; AxiLcl_0_Aw_Ready;
45707                   	assign Ax2Rdy = Ax2RdRdy | Ax2WrRdy;
45708                   	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( Ax1Decode ) , .O( u_4c36 ) );
45709                   	rsnoc_z_H_R_U_P_F_e9f49272_A332 Af(
45710                   		.Rx_Ctl( Ax1Ctl )
45711                   	,	.Rx_Valid( Ax1Valid )
45712                   	,	.RxRdy( Ax1Rdy )
45713                   	,	.RxVld( Ax1Vld )
45714                   	,	.Sys_Clk( Sys_Clk )
45715                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
45716                   	,	.Sys_Clk_En( Sys_Clk_En )
45717                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
45718                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
45719                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
45720                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
45721                   	,	.Sys_Pwr_Idle( )
45722                   	,	.Sys_Pwr_WakeUp( )
45723                   	,	.Tx_Ctl( Ax2Ctl )
45724                   	,	.Tx_Valid( Ax2Valid )
45725                   	,	.TxRdy( Ax2Rdy )
45726                   	,	.TxVld( Ax2Vld )
45727                   	);
45728                   	assign Ax2Addr1 = Ax2Ctl [32:3];
45729                   	assign Ax2Addr = { Ax2Addr1 , 2'b00 };
45730                   	assign AxiLcl_0_Ar_Addr = Ax2Addr;
45731                   	assign Axi_0_ar_addr = AxiLcl_0_Ar_Addr;
45732                   	assign Ax2Prot = Ax2Ctl [2:0];
45733                   	assign AxiLcl_0_Ar_Prot = Ax2Prot;
45734                   	assign Axi_0_ar_prot = AxiLcl_0_Ar_Prot;
45735                   	assign Axi_0_ar_valid = AxiLcl_0_Ar_Valid;
45736                   	assign AxiLcl_0_Aw_Addr = Ax2Addr;
45737                   	assign Axi_0_aw_addr = AxiLcl_0_Aw_Addr;
45738                   	assign AxiLcl_0_Aw_Prot = Ax2Prot;
45739                   	assign Axi_0_aw_prot = AxiLcl_0_Aw_Prot;
45740                   	assign Axi_0_aw_valid = AxiLcl_0_Aw_Valid;
45741                   	assign AxiLcl_0_B_Ready = B0Rdy;
45742                   	assign Axi_0_b_ready = AxiLcl_0_B_Ready;
45743                   	assign AxiLcl_0_R_Ready = R0Rdy;
45744                   	assign Axi_0_r_ready = AxiLcl_0_R_Ready;
45745                   	assign AxiLcl_0_W_Data = W2Data;
45746                   	assign Axi_0_w_data = AxiLcl_0_W_Data;
45747                   	assign AxiLcl_0_W_Strb = W2Be;
45748                   	assign Axi_0_w_strb = AxiLcl_0_W_Strb;
45749                   	assign Axi_0_w_valid = AxiLcl_0_W_Valid;
45750                   	assign NiuEmpty = 1'b1;
45751                   	assign Sys_Pwr_Idle = TrCnt == 1'b0;
45752                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
45753                   	assign WakeUp_Gen = GenLcl_Req_Vld;
45754                   	// synopsys translate_off
45755                   	// synthesis translate_off
45756                   	always @( posedge Sys_Clk )
45757      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
45758      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b1 &amp; FiVld &amp; ~ RspDone ) !== 1'b0 ) begin
45759      <font color = "grey">unreachable  </font>				dontStop = 0;
45760      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
45761      <font color = "grey">unreachable  </font>				if (!dontStop) begin
45762      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
45763      <font color = "grey">unreachable  </font>					$stop;
45764                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
45765                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
45766                   	// synthesis translate_on
45767                   	// synopsys translate_on
45768                   	// synopsys translate_off
45769                   	// synthesis translate_off
45770                   	always @( posedge Sys_Clk )
45771      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
45772      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 1'b0 &amp; ~ FiVld &amp; RspDone ) !== 1'b0 ) begin
45773      <font color = "grey">unreachable  </font>				dontStop = 0;
45774      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
45775      <font color = "grey">unreachable  </font>				if (!dontStop) begin
45776      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
45777      <font color = "grey">unreachable  </font>					$stop;
45778                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
45779                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
45780                   	// synthesis translate_on
45781                   	// synopsys translate_on
45782                   	// synopsys translate_off
45783                   	// synthesis translate_off
45784                   	always @( posedge Sys_Clk )
45785      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
45786      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( FiVld &amp; ~ FiRdy ) !== 1'b0 ) begin
45787      <font color = "grey">unreachable  </font>				dontStop = 0;
45788      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
45789      <font color = "grey">unreachable  </font>				if (!dontStop) begin
45790      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Ctl FIFO overflow&quot; );
45791      <font color = "grey">unreachable  </font>					$stop;
45792                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
45793                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_188495_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1562.html#inst_tag_188495" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45426
 EXPRESSION (FirstCmd ? NWord1 : u_341e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45488
 EXPRESSION (FoRdy ? FoData : ((RspCnt - 6'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45512
 EXPRESSION (FirstCmd ? FiWr : u_615e)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45513
 EXPRESSION (AxWr ? (((AxRdy | AxDone) &amp; (WRdy | WDone))) : AxRdy)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45516
 EXPRESSION (RspWr ? ((RspErr | BErr)) : RErr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45517
 EXPRESSION (u_6b1e ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45653
 EXPRESSION (FirstCmd ? GenLcl_Req_Addr[31:2] : NextAddr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45656
 EXPRESSION (FirstCmd ? Req1Prot : u_45b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_188495_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1562.html#inst_tag_188495" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">26</td>
<td class="rt">53.06 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">588</td>
<td class="rt">407</td>
<td class="rt">69.22 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">208</td>
<td class="rt">70.75 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">199</td>
<td class="rt">67.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">26</td>
<td class="rt">53.06 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">588</td>
<td class="rt">407</td>
<td class="rt">69.22 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">294</td>
<td class="rt">208</td>
<td class="rt">70.75 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">294</td>
<td class="rt">199</td>
<td class="rt">67.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_0_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_b_resp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_resp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_b_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_r_resp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_r_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_0_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_0_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_188495_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1562.html#inst_tag_188495" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">50</td>
<td class="rt">98.04 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45426</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45512</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45513</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45516</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">45517</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45653</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">45656</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45382</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45399</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45429</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45485</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45568</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45585</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45595</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45662</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45667</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45672</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">45677</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45426      	assign FiWord = FirstCmd ? NWord1 : u_341e;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45512      	assign AxWr = FirstCmd ? FiWr : u_615e;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45513      	assign Req2Rdy = AxWr ? ( AxRdy | AxDone ) & ( WRdy | WDone ) : AxRdy;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45516      	assign u_6b1e = RspWr ? RspErr | BErr : RErr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45517      	assign GenLcl_Rsp_Status = u_6b1e ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45653      	assign AxAddr = FirstCmd ? GenLcl_Req_Addr [31:2] : NextAddr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45656      	assign AxProt = FirstCmd ? Req1Prot : u_45b0;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45382      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45383      			WordCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
45384      		else if ( Req2Vld & Req2Rdy & ~ AxWr )
           		     <font color = "green">-2-</font>  
45385      			WordCnt <= #1.0 ( ( RdCont ? WordCnt : FiWord ) - 6'b000001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45399      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45400      			WDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45401      		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
45402      			WDone <= #1.0 ( ~ AxRdy & ~ AxDone & ( WRdy | WDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45429      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45430      			u_341e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
45431      		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
45432      			u_341e <= #1.0 ( NWord1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45485      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45486      			RspCnt <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
45487      		else if ( FoVld & FoRdy | RspNext )
           		     <font color = "green">-2-</font>  
45488      			RspCnt <= #1.0 ( FoRdy ? FoData : RspCnt - 6'b000001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45568      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45569      			AxDone <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45570      		else if ( Req2Vld & AxWr )
           		     <font color = "green">-2-</font>  
45571      			AxDone <= #1.0 ( ~ WRdy & ~ WDone & ( AxRdy | AxDone ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45585      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45586      			RspWr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45587      		else if ( FiVld )
           		     <font color = "green">-2-</font>  
45588      			RspWr <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45591      			TrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45592      		else if ( FiVld | RspDone )
           		     <font color = "green">-2-</font>  
45593      			TrCnt <= #1.0 ( ( TrCnt + FiVld ) - RspDone );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45595      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45596      			u_615e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45597      		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
45598      			u_615e <= #1.0 ( FiWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45662      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45663      			u_b986 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
45664      		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
45665      			u_b986 <= #1.0 ( IsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45667      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45668      			NextAddr <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
45669      		else if ( Req2Vld & Req2Rdy )
           		     <font color = "green">-2-</font>  
45670      			NextAddr <= #1.0 ( AxAddr & ~ WrapMask | AxAddr + 30'b000000000000000000000000000001 & WrapMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45672      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45673      			Req1First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
45674      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
45675      			Req1First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
45677      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
45678      			u_45b0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
45679      		else if ( FirstEn )
           		     <font color = "green">-2-</font>  
45680      			u_45b0 <= #1.0 ( Req1Prot );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_188494">
    <li>
      <a href="#inst_tag_188494_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188494_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188494_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188494_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_188495">
    <li>
      <a href="#inst_tag_188495_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_188495_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_188495_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_188495_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_L_G2_U_U_edfe78a5">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
