// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="nussinov_nussinov,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.611000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=483,HLS_SYN_LUT=1042,HLS_VERSION=2022_2_2}" *)

module nussinov (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        seq_address0,
        seq_ce0,
        seq_q0,
        table_r_address0,
        table_r_ce0,
        table_r_we0,
        table_r_d0,
        table_r_q0,
        table_r_address1,
        table_r_ce1,
        table_r_q1
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] seq_address0;
output   seq_ce0;
input  [7:0] seq_q0;
output  [11:0] table_r_address0;
output   table_r_ce0;
output   table_r_we0;
output  [31:0] table_r_d0;
input  [31:0] table_r_q0;
output  [11:0] table_r_address1;
output   table_r_ce1;
input  [31:0] table_r_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] seq_address0;
reg seq_ce0;
reg[11:0] table_r_address0;
reg table_r_ce0;
reg table_r_we0;
reg[11:0] table_r_address1;
reg table_r_ce1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] trunc_ln10_fu_181_p1;
reg   [5:0] trunc_ln10_reg_472;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_4_fu_185_p3;
wire   [11:0] sub_ln15_fu_216_p2;
reg   [11:0] sub_ln15_reg_486;
wire    ap_CS_fsm_state3;
wire   [11:0] zext_ln10_1_fu_222_p1;
wire   [11:0] zext_ln10_2_fu_226_p1;
reg   [11:0] zext_ln10_2_reg_498;
wire   [11:0] sub_ln19_fu_254_p2;
reg   [11:0] sub_ln19_reg_503;
wire  signed [8:0] sext_ln11_fu_260_p1;
reg  signed [8:0] sext_ln11_reg_509;
wire   [11:0] add_ln15_fu_275_p2;
reg   [11:0] add_ln15_reg_517;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln11_fu_264_p2;
wire   [11:0] add_ln13_fu_285_p2;
reg   [11:0] add_ln13_reg_527;
wire   [0:0] icmp_ln24_fu_301_p2;
reg   [0:0] icmp_ln24_reg_537;
wire   [11:0] add_ln11_1_fu_306_p2;
reg   [11:0] add_ln11_1_reg_547;
wire    ap_CS_fsm_state5;
wire   [31:0] select_ln15_fu_364_p3;
reg   [31:0] select_ln15_reg_562;
wire   [0:0] icmp_ln28_fu_381_p2;
reg   [0:0] icmp_ln28_reg_568;
wire   [31:0] select_ln19_fu_398_p3;
reg   [31:0] select_ln19_reg_573;
wire    ap_CS_fsm_state6;
reg   [31:0] table_r_load_3_reg_581;
reg   [5:0] indvars_iv_load_2_reg_588;
wire    ap_CS_fsm_state7;
wire   [31:0] select_ln24_fu_447_p3;
reg   [31:0] select_ln24_reg_593;
wire    grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start;
wire    grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_done;
wire    grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_idle;
wire    grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_ready;
wire   [11:0] grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address0;
wire    grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce0;
wire    grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_we0;
wire   [31:0] grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_d0;
wire   [11:0] grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address1;
wire    grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce1;
reg   [11:0] j_reg_142;
wire    ap_CS_fsm_state8;
reg    grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start_reg;
wire   [63:0] zext_ln10_fu_193_p1;
wire   [63:0] zext_ln15_1_fu_280_p1;
wire   [63:0] zext_ln15_2_fu_296_p1;
wire   [63:0] zext_ln11_fu_270_p1;
wire   [63:0] zext_ln19_1_fu_338_p1;
wire   [63:0] zext_ln27_fu_347_p1;
reg   [5:0] indvars_iv_fu_72;
wire   [5:0] add_ln10_1_fu_317_p2;
reg   [6:0] i_fu_76;
wire   [6:0] add_ln10_fu_312_p2;
wire   [8:0] tmp_1_fu_205_p3;
wire   [11:0] tmp_fu_198_p3;
wire   [11:0] zext_ln15_fu_212_p1;
wire   [5:0] add_ln11_fu_229_p2;
wire   [7:0] tmp_3_fu_242_p3;
wire   [11:0] tmp_2_fu_234_p3;
wire   [11:0] zext_ln19_fu_250_p1;
wire   [11:0] add_ln15_1_fu_291_p2;
wire   [11:0] add_ln19_fu_333_p2;
wire   [11:0] add_ln27_1_fu_343_p2;
wire   [0:0] icmp_ln15_fu_352_p2;
wire   [0:0] xor_ln15_fu_358_p2;
wire  signed [8:0] sext_ln28_fu_372_p1;
wire   [8:0] add_ln28_fu_376_p2;
wire   [0:0] icmp_ln19_fu_387_p2;
wire   [0:0] xor_ln19_fu_392_p2;
wire   [31:0] zext_ln28_fu_405_p1;
wire   [31:0] add_ln27_fu_408_p2;
wire   [0:0] icmp_ln26_fu_413_p2;
wire   [0:0] xor_ln26_fu_418_p2;
wire   [0:0] icmp_ln34_fu_431_p2;
wire   [0:0] xor_ln34_fu_435_p2;
wire   [31:0] select_ln26_fu_424_p3;
wire   [31:0] select_ln34_fu_441_p3;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start_reg = 1'b0;
end

nussinov_nussinov_Pipeline_VITIS_LOOP_39_3 grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start),
    .ap_done(grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_done),
    .ap_idle(grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_idle),
    .ap_ready(grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_ready),
    .select_ln24(select_ln24_reg_593),
    .zext_ln10(indvars_iv_load_2_reg_588),
    .table_r_address0(grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address0),
    .table_r_ce0(grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce0),
    .table_r_we0(grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_we0),
    .table_r_d0(grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_d0),
    .table_r_q0(table_r_q0),
    .table_r_address1(grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address1),
    .table_r_ce1(grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce1),
    .table_r_q1(table_r_q1),
    .add_ln15(add_ln15_reg_517),
    .sub_ln15(sub_ln15_reg_486),
    .zext_ln11(j_reg_142)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start_reg <= 1'b1;
        end else if ((grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_ready == 1'b1)) begin
            grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_76 <= 7'd59;
    end else if (((icmp_ln11_fu_264_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_fu_76 <= add_ln10_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvars_iv_fu_72 <= 6'd60;
    end else if (((icmp_ln11_fu_264_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        indvars_iv_fu_72 <= add_ln10_1_fu_317_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_done == 1'b1))) begin
        j_reg_142 <= add_ln11_1_reg_547;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_142 <= zext_ln10_1_fu_222_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        add_ln11_1_reg_547 <= add_ln11_1_fu_306_p2;
        add_ln13_reg_527 <= add_ln13_fu_285_p2;
        add_ln15_reg_517 <= add_ln15_fu_275_p2;
        icmp_ln24_reg_537 <= icmp_ln24_fu_301_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        icmp_ln28_reg_568 <= icmp_ln28_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        indvars_iv_load_2_reg_588 <= indvars_iv_fu_72;
        select_ln24_reg_593 <= select_ln24_fu_447_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        select_ln15_reg_562 <= select_ln15_fu_364_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        select_ln19_reg_573 <= select_ln19_fu_398_p3;
        table_r_load_3_reg_581 <= table_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sext_ln11_reg_509 <= sext_ln11_fu_260_p1;
        sub_ln15_reg_486[11 : 2] <= sub_ln15_fu_216_p2[11 : 2];
        sub_ln19_reg_503[11 : 2] <= sub_ln19_fu_254_p2[11 : 2];
        zext_ln10_2_reg_498[6 : 0] <= zext_ln10_2_fu_226_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln10_reg_472 <= trunc_ln10_fu_181_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_4_fu_185_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_4_fu_185_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        seq_address0 = zext_ln11_fu_270_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        seq_address0 = zext_ln10_fu_193_p1;
    end else begin
        seq_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        seq_ce0 = 1'b1;
    end else begin
        seq_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        table_r_address0 = zext_ln27_fu_347_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        table_r_address0 = zext_ln15_2_fu_296_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        table_r_address0 = grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address0;
    end else begin
        table_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        table_r_address1 = zext_ln19_1_fu_338_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        table_r_address1 = zext_ln15_1_fu_280_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        table_r_address1 = grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_address1;
    end else begin
        table_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        table_r_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        table_r_ce0 = grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce0;
    end else begin
        table_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        table_r_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        table_r_ce1 = grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_ce1;
    end else begin
        table_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        table_r_we0 = grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_we0;
    end else begin
        table_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_4_fu_185_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln11_fu_264_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_1_fu_317_p2 = ($signed(indvars_iv_fu_72) + $signed(6'd63));

assign add_ln10_fu_312_p2 = ($signed(i_fu_76) + $signed(7'd127));

assign add_ln11_1_fu_306_p2 = (j_reg_142 + 12'd1);

assign add_ln11_fu_229_p2 = (trunc_ln10_reg_472 + 6'd1);

assign add_ln13_fu_285_p2 = ($signed(j_reg_142) + $signed(12'd4095));

assign add_ln15_1_fu_291_p2 = (sub_ln15_reg_486 + add_ln13_fu_285_p2);

assign add_ln15_fu_275_p2 = (sub_ln15_reg_486 + j_reg_142);

assign add_ln19_fu_333_p2 = (sub_ln19_reg_503 + j_reg_142);

assign add_ln27_1_fu_343_p2 = (sub_ln19_reg_503 + add_ln13_reg_527);

assign add_ln27_fu_408_p2 = (table_r_load_3_reg_581 + zext_ln28_fu_405_p1);

assign add_ln28_fu_376_p2 = ($signed(sext_ln28_fu_372_p1) + $signed(sext_ln11_reg_509));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start = grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_ap_start_reg;

assign icmp_ln11_fu_264_p2 = ((j_reg_142 == 12'd60) ? 1'b1 : 1'b0);

assign icmp_ln15_fu_352_p2 = (($signed(table_r_q1) < $signed(table_r_q0)) ? 1'b1 : 1'b0);

assign icmp_ln19_fu_387_p2 = (($signed(select_ln15_reg_562) < $signed(table_r_q1)) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_301_p2 = ((zext_ln10_2_reg_498 < add_ln13_fu_285_p2) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_413_p2 = (($signed(select_ln19_reg_573) < $signed(add_ln27_fu_408_p2)) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_381_p2 = ((add_ln28_fu_376_p2 == 9'd3) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_431_p2 = (($signed(select_ln19_reg_573) < $signed(table_r_load_3_reg_581)) ? 1'b1 : 1'b0);

assign select_ln15_fu_364_p3 = ((xor_ln15_fu_358_p2[0:0] == 1'b1) ? table_r_q1 : table_r_q0);

assign select_ln19_fu_398_p3 = ((xor_ln19_fu_392_p2[0:0] == 1'b1) ? select_ln15_reg_562 : table_r_q1);

assign select_ln24_fu_447_p3 = ((icmp_ln24_reg_537[0:0] == 1'b1) ? select_ln26_fu_424_p3 : select_ln34_fu_441_p3);

assign select_ln26_fu_424_p3 = ((xor_ln26_fu_418_p2[0:0] == 1'b1) ? select_ln19_reg_573 : add_ln27_fu_408_p2);

assign select_ln34_fu_441_p3 = ((xor_ln34_fu_435_p2[0:0] == 1'b1) ? select_ln19_reg_573 : table_r_load_3_reg_581);

assign sext_ln11_fu_260_p1 = $signed(seq_q0);

assign sext_ln28_fu_372_p1 = $signed(seq_q0);

assign sub_ln15_fu_216_p2 = (tmp_fu_198_p3 - zext_ln15_fu_212_p1);

assign sub_ln19_fu_254_p2 = (tmp_2_fu_234_p3 - zext_ln19_fu_250_p1);

assign table_r_d0 = grp_nussinov_Pipeline_VITIS_LOOP_39_3_fu_152_table_r_d0;

assign tmp_1_fu_205_p3 = {{i_fu_76}, {2'd0}};

assign tmp_2_fu_234_p3 = {{add_ln11_fu_229_p2}, {6'd0}};

assign tmp_3_fu_242_p3 = {{add_ln11_fu_229_p2}, {2'd0}};

assign tmp_4_fu_185_p3 = i_fu_76[32'd6];

assign tmp_fu_198_p3 = {{trunc_ln10_reg_472}, {6'd0}};

assign trunc_ln10_fu_181_p1 = i_fu_76[5:0];

assign xor_ln15_fu_358_p2 = (icmp_ln15_fu_352_p2 ^ 1'd1);

assign xor_ln19_fu_392_p2 = (icmp_ln19_fu_387_p2 ^ 1'd1);

assign xor_ln26_fu_418_p2 = (icmp_ln26_fu_413_p2 ^ 1'd1);

assign xor_ln34_fu_435_p2 = (icmp_ln34_fu_431_p2 ^ 1'd1);

assign zext_ln10_1_fu_222_p1 = indvars_iv_fu_72;

assign zext_ln10_2_fu_226_p1 = i_fu_76;

assign zext_ln10_fu_193_p1 = i_fu_76;

assign zext_ln11_fu_270_p1 = j_reg_142;

assign zext_ln15_1_fu_280_p1 = add_ln15_fu_275_p2;

assign zext_ln15_2_fu_296_p1 = add_ln15_1_fu_291_p2;

assign zext_ln15_fu_212_p1 = tmp_1_fu_205_p3;

assign zext_ln19_1_fu_338_p1 = add_ln19_fu_333_p2;

assign zext_ln19_fu_250_p1 = tmp_3_fu_242_p3;

assign zext_ln27_fu_347_p1 = add_ln27_1_fu_343_p2;

assign zext_ln28_fu_405_p1 = icmp_ln28_reg_568;

always @ (posedge ap_clk) begin
    sub_ln15_reg_486[1:0] <= 2'b00;
    zext_ln10_2_reg_498[11:7] <= 5'b00000;
    sub_ln19_reg_503[1:0] <= 2'b00;
end

endmodule //nussinov
