# Simulation outputs
sim/build/
sim/waves/

# Verilog artifacts
*.vvp
*.vcd
