{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699692696600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699692696600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 14:21:36 2023 " "Processing started: Sat Nov 11 14:21:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699692696600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699692696600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699692696600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699692697152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699692697153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 5 5 " "Found 5 design units, including 5 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699692705700 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourBitAdder " "Found entity 2: fourBitAdder" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699692705700 ""} { "Info" "ISGN_ENTITY_NAME" "3 halfAdder " "Found entity 3: halfAdder" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699692705700 ""} { "Info" "ISGN_ENTITY_NAME" "4 fullAdder " "Found entity 4: fullAdder" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699692705700 ""} { "Info" "ISGN_ENTITY_NAME" "5 multiply " "Found entity 5: multiply" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699692705700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699692705700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipliertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file multipliertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplierTestbench " "Found entity 1: multiplierTestbench" {  } { { "multiplierTestbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplierTestbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699692705702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699692705702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699692705760 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "product multiplier.v(10) " "Verilog HDL or VHDL warning at multiplier.v(10): object \"product\" assigned a value but never read" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699692705761 "|multiplier"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c multiplier.v(5) " "Output port \"c\" at multiplier.v(5) has no driver" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699692705764 "|multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply multiply:mult0 " "Elaborating entity \"multiply\" for hierarchy \"multiply:mult0\"" {  } { { "multiplier.v" "mult0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699692705774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder halfAdder:ha0 " "Elaborating entity \"halfAdder\" for hierarchy \"halfAdder:ha0\"" {  } { { "multiplier.v" "ha0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699692705782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder fullAdder:fa1 " "Elaborating entity \"fullAdder\" for hierarchy \"fullAdder:fa1\"" {  } { { "multiplier.v" "fa1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699692705788 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c\[0\] GND " "Pin \"c\[0\]\" is stuck at GND" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699692706157 "|multiplier|c[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[1\] GND " "Pin \"c\[1\]\" is stuck at GND" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699692706157 "|multiplier|c[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[2\] GND " "Pin \"c\[2\]\" is stuck at GND" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699692706157 "|multiplier|c[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[3\] GND " "Pin \"c\[3\]\" is stuck at GND" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699692706157 "|multiplier|c[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[4\] GND " "Pin \"c\[4\]\" is stuck at GND" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699692706157 "|multiplier|c[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[5\] GND " "Pin \"c\[5\]\" is stuck at GND" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699692706157 "|multiplier|c[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[6\] GND " "Pin \"c\[6\]\" is stuck at GND" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699692706157 "|multiplier|c[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[7\] GND " "Pin \"c\[7\]\" is stuck at GND" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699692706157 "|multiplier|c[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699692706157 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699692706332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699692706332 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699692706374 "|multiplier|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699692706374 "|multiplier|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699692706374 "|multiplier|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699692706374 "|multiplier|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699692706374 "|multiplier|b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699692706374 "|multiplier|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699692706374 "|multiplier|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "multiplier.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/multiplier/multiplier.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699692706374 "|multiplier|b[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699692706374 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699692706375 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699692706375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699692706375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699692706403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 14:21:46 2023 " "Processing ended: Sat Nov 11 14:21:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699692706403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699692706403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699692706403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699692706403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699692738525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699692738525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 14:22:18 2023 " "Processing started: Sat Nov 11 14:22:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699692738525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699692738525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp multiplier -c multiplier --netlist_type=sgate " "Command: quartus_npp multiplier -c multiplier --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699692738525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1699692738769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699692738779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 14:22:18 2023 " "Processing ended: Sat Nov 11 14:22:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699692738779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699692738779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699692738779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699692738779 ""}
