

================================================================
== Vitis HLS Report for 'gelu'
================================================================
* Date:           Wed Jul 31 17:00:05 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.886 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [Deit_cpp/src/gelu.cpp:195]   --->   Operation 4 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i32 %x_read" [Deit_cpp/src/gelu.cpp:195]   --->   Operation 5 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 31"   --->   Operation 6 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.41ns)   --->   "%relu_V = select i1 %p_Result_s, i31 0, i31 %trunc_ln195" [Deit_cpp/src/../include/util.hpp:100]   --->   Operation 7 'select' 'relu_V' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.01ns)   --->   "%x_abs_V = sub i32 0, i32 %x_read"   --->   Operation 8 'sub' 'x_abs_V' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.44ns)   --->   "%x_abs_V_1 = select i1 %p_Result_s, i32 %x_abs_V, i32 %x_read" [Deit_cpp/src/gelu.cpp:199]   --->   Operation 9 'select' 'x_abs_V_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.99ns)   --->   "%icmp_ln1651 = icmp_sgt  i32 %x_abs_V_1, i32 23068671"   --->   Operation 10 'icmp' 'icmp_ln1651' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%t = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %x_abs_V_1, i22 0"   --->   Operation 11 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i32 %x_abs_V_1"   --->   Operation 12 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_V = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %trunc_ln813, i5 0"   --->   Operation 13 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %x_abs_V_1, i32 17, i32 24"   --->   Operation 14 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%p_Result_79 = icmp_slt  i54 %t, i54 18014398509350913"   --->   Operation 15 'icmp' 'p_Result_79' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.06ns)   --->   "%icmp_ln1003 = icmp_eq  i22 %t_V, i22 0"   --->   Operation 16 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%ret_V = add i8 %trunc_ln, i8 1"   --->   Operation 17 'add' 'ret_V' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node ret_V_250)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i8 %trunc_ln, i8 %ret_V"   --->   Operation 18 'select' 'select_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.39ns) (out node of the LUT)   --->   "%ret_V_250 = select i1 %p_Result_79, i8 %select_ln1002, i8 %trunc_ln"   --->   Operation 19 'select' 'ret_V_250' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %ret_V_250"   --->   Operation 20 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%GELU_DELTA_TABLE_V_addr = getelementptr i20 %GELU_DELTA_TABLE_V, i64 0, i64 %zext_ln541" [Deit_cpp/src/gelu.cpp:206]   --->   Operation 21 'getelementptr' 'GELU_DELTA_TABLE_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%a_V = load i8 %GELU_DELTA_TABLE_V_addr" [Deit_cpp/src/gelu.cpp:206]   --->   Operation 22 'load' 'a_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM_nP_BRAM">   --->   Core 109 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 177> <ROM>
ST_1 : Operation 23 [1/1] (0.76ns)   --->   "%ret_V_247 = add i8 %ret_V_250, i8 1"   --->   Operation 23 'add' 'ret_V_247' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i8 %ret_V_247"   --->   Operation 24 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%GELU_DELTA_TABLE_V_addr_1 = getelementptr i20 %GELU_DELTA_TABLE_V, i64 0, i64 %zext_ln541_1" [Deit_cpp/src/gelu.cpp:207]   --->   Operation 25 'getelementptr' 'GELU_DELTA_TABLE_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%b_V = load i8 %GELU_DELTA_TABLE_V_addr_1" [Deit_cpp/src/gelu.cpp:207]   --->   Operation 26 'load' 'b_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM_nP_BRAM">   --->   Core 109 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 177> <ROM>

State 2 <SV = 1> <Delay = 5.88>
ST_2 : Operation 27 [1/2] (1.23ns)   --->   "%a_V = load i8 %GELU_DELTA_TABLE_V_addr" [Deit_cpp/src/gelu.cpp:206]   --->   Operation 27 'load' 'a_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM_nP_BRAM">   --->   Core 109 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 177> <ROM>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%b_V = load i8 %GELU_DELTA_TABLE_V_addr_1" [Deit_cpp/src/gelu.cpp:207]   --->   Operation 28 'load' 'b_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM_nP_BRAM">   --->   Core 109 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 177> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i20 %b_V"   --->   Operation 29 'zext' 'zext_ln1348' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i20 %a_V"   --->   Operation 30 'zext' 'zext_ln1348_1' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.89ns)   --->   "%ret_V_248 = sub i21 %zext_ln1348, i21 %zext_ln1348_1"   --->   Operation 31 'sub' 'ret_V_248' <Predicate = (!icmp_ln1651)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i22 %t_V"   --->   Operation 32 'zext' 'zext_ln1270' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i21 %ret_V_248"   --->   Operation 33 'sext' 'sext_ln1273' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.70ns)   --->   "%r_V_543 = mul i43 %zext_ln1270, i43 %sext_ln1273"   --->   Operation 34 'mul' 'r_V_543' <Predicate = (!icmp_ln1651)> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%lhs_V_8 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %a_V, i22 0"   --->   Operation 35 'bitconcatenate' 'lhs_V_8' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i42 %lhs_V_8"   --->   Operation 36 'zext' 'zext_ln1347' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i43 %r_V_543"   --->   Operation 37 'sext' 'sext_ln813' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.05ns)   --->   "%ret_V_249 = add i44 %sext_ln813, i44 %zext_ln1347"   --->   Operation 38 'add' 'ret_V_249' <Predicate = (!icmp_ln1651)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = partselect i22 @_ssdm_op_PartSelect.i22.i44.i32.i32, i44 %ret_V_249, i32 22, i32 43"   --->   Operation 39 'partselect' 'tmp_s' <Predicate = (!icmp_ln1651)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln196 = specmemcore void @_ssdm_op_SpecMemCore, i20 %GELU_DELTA_TABLE_V, i64 666, i64 215, i64 18446744073709551615" [Deit_cpp/src/gelu.cpp:196]   --->   Operation 40 'specmemcore' 'specmemcore_ln196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i31 %relu_V" [Deit_cpp/src/gelu.cpp:198]   --->   Operation 41 'zext' 'zext_ln198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i22 %tmp_s"   --->   Operation 42 'zext' 'zext_ln813' <Predicate = (!icmp_ln1651)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.00ns)   --->   "%sub_ln813 = sub i32 %zext_ln198, i32 %zext_ln813"   --->   Operation 43 'sub' 'sub_ln813' <Predicate = (!icmp_ln1651)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.44ns)   --->   "%select_ln1651 = select i1 %icmp_ln1651, i32 %zext_ln198, i32 %sub_ln813"   --->   Operation 44 'select' 'select_ln1651' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln212 = ret i32 %select_ln1651" [Deit_cpp/src/gelu.cpp:212]   --->   Operation 45 'ret' 'ret_ln212' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5ns
The critical path consists of the following:
	wire read operation ('x_read', Deit_cpp/src/gelu.cpp:195) on port 'x' (Deit_cpp/src/gelu.cpp:195) [3]  (0 ns)
	'sub' operation ('x_abs.V') [9]  (1.02 ns)
	'select' operation ('x_abs.V', Deit_cpp/src/gelu.cpp:199) [10]  (0.449 ns)
	'icmp' operation ('__Result__') [16]  (1.14 ns)
	'select' operation ('ret.V') [20]  (0.393 ns)
	'add' operation ('ret.V') [24]  (0.765 ns)
	'getelementptr' operation ('GELU_DELTA_TABLE_V_addr_1', Deit_cpp/src/gelu.cpp:207) [26]  (0 ns)
	'load' operation ('b.V', Deit_cpp/src/gelu.cpp:207) on array 'GELU_DELTA_TABLE_V' [27]  (1.24 ns)

 <State 2>: 5.89ns
The critical path consists of the following:
	'load' operation ('a.V', Deit_cpp/src/gelu.cpp:206) on array 'GELU_DELTA_TABLE_V' [23]  (1.24 ns)
	'sub' operation ('ret.V') [30]  (0.894 ns)
	'mul' operation ('r.V') [33]  (2.7 ns)
	'add' operation ('ret.V') [37]  (1.05 ns)

 <State 3>: 1.45ns
The critical path consists of the following:
	'sub' operation ('sub_ln813') [40]  (1.01 ns)
	'select' operation ('select_ln1651') [41]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
