name: lab3
project_disk_path: ""
project_type: genericProject
toplevel: "../.."
files: 
  - name: "lab3.srcs/sources_1/new/encoder4x2_lut.v"
    file_type: verilogSource
    file_version: 2000
    is_include_file: false
    include_path: ""
    logical_name: ""
    is_manual: false
    source_type: false
  - name: "lab3.srcs/sources_1/new/encoder4x2_cas.v"
    file_type: verilogSource
    file_version: 2000
    is_include_file: false
    include_path: ""
    logical_name: ""
    is_manual: false
    source_type: false
  - name: "lab3.srcs/sources_1/new/encoder4x2.v"
    file_type: verilogSource
    file_version: 2000
    is_include_file: false
    include_path: ""
    logical_name: ""
    is_manual: false
    source_type: false
  - name: "lab3.srcs/sources_1/new/encoder16x4.v"
    file_type: verilogSource
    file_version: 2000
    is_include_file: false
    include_path: ""
    logical_name: ""
    is_manual: false
    source_type: false
  - name: "lab3.srcs/sim_4x2/new/tb_4x2.v"
    file_type: verilogSource
    file_version: 2000
    is_include_file: false
    include_path: ""
    logical_name: ""
    is_manual: false
    source_type: false
  - name: "lab3.srcs/sources_1/new/encoder16x4_cas.v"
    file_type: verilogSource
    file_version: 2000
    is_include_file: false
    include_path: ""
    logical_name: ""
    is_manual: true
    source_type: true
  - name: "lab3.srcs/sources_1/new/encoder16x4_lut.v"
    file_type: verilogSource
    file_version: 2000
    is_include_file: false
    include_path: ""
    logical_name: ""
    is_manual: true
    source_type: true
  - name: "lab3.srcs/sim_1/new/tb_encoder_4to2.v"
    file_type: verilogSource
    file_version: 2000
    is_include_file: false
    include_path: ""
    logical_name: ""
    is_manual: true
    source_type: none
  - name: "lab3.srcs/sim_2/new/tb_encoder_16to4.v"
    file_type: verilogSource
    file_version: 2000
    is_include_file: false
    include_path: ""
    logical_name: ""
    is_manual: true
    source_type: none
  - name: "lab3.srcs/sim_3/new/tb_encoder_16x4_lut.v"
    file_type: verilogSource
    file_version: 2000
    is_include_file: false
    include_path: ""
    logical_name: ""
    is_manual: true
    source_type: none
hooks: 
  pre_build: 
    []
  post_build: 
    []
  pre_run: 
    []
  post_run: 
    []
watchers: 
  []
configuration: 
  general: 
    general: 
      pypath: "/usr/bin/python3"
      makepath: "/usr/bin"
      go_to_definition_vhdl: true
      go_to_definition_verilog: true
      developer_mode: false
  documentation: 
    general: 
      language: english
      symbol_vhdl: "!"
      symbol_verilog: "!"
      dependency_graph: true
      self_contained: true
      fsm: true
      ports: all
      generics: all
      instantiations: all
      signals: all
      constants: all
      types: all
      process: all
      functions: all
      magic_config_path: ""
  editor: 
    general: 
      stutter_comment_shortcuts: false
      stutter_block_width: 80
      stutter_max_width: 0
      stutter_delimiters: false
      stutter_bracket_shortcuts: false
  formatter: 
    general: 
      formatter_verilog: verible
      formatter_vhdl: standalone
    istyle: 
      style: ansi
      indentation_size: 2
    s3sv: 
      one_bind_per_line: false
      one_declaration_per_line: false
      use_tabs: false
      indentation_size: 2
    verible: 
      format_args: "--column_limit=160 --wrap_spaces=2 --indentation_spaces=2"
    standalone: 
      keyword_case: lowercase
      name_case: lowercase
      indentation: "  "
      align_port_generic: true
      align_comment: false
      remove_comments: false
      remove_reports: false
      check_alias: false
      new_line_after_then: new_line
      new_line_after_semicolon: new_line
      new_line_after_else: new_line
      new_line_after_port: new_line
      new_line_after_generic: new_line
    svg: 
      configuration: ""
      core_number: 2
      aditional_arguments: ""
  linter: 
    general: 
      linter_vhdl: ghdl
      linter_verilog: vivado
      lstyle_verilog: verible
      lstyle_vhdl: disabled
    ghdl: 
      arguments: ""
    icarus: 
      arguments: ""
    modelsim: 
      vhdl_arguments: ""
      verilog_arguments: ""
    verible: 
      arguments: "--show_diagnostic_context=true"
    verilator: 
      arguments: ""
    vivado: 
      vhdl_arguments: ""
      verilog_arguments: ""
    vsg: 
      arguments: ""
  schematic: 
    general: 
      backend: yowasp
      extra: ""
      args: ""
      args_ghdl: ""
  templates: 
    general: 
      header_file_path: ""
      indent: "  "
      clock_generation_style: inline
      instance_style: inline
  tools: 
    general: 
      select_tool: vivado
      gtkwave_installation_path: "/usr/bin"
      gtkwave_extra_arguments: ""
      execution_mode: cmd
      waveform_viewer: gtkwave
    quartus: 
      installation_path: ""
      family: ""
      device: ""
      optimization_mode: BALANCED
      allow_register_retiming: true
      wave_file_questa: ""
    osvvm: 
      installation_path: ""
      tclsh_binary: ""
      simulator_name: ghdl
    ascenlint: 
      installation_path: ""
      ascentlint_options: 
        []
    cocotb: 
      installation_path: "/usr/local/bin/cocotb-config"
      simulator_name: verilator
      compile_args: ""
      run_args: ""
      plusargs: ""
    diamond: 
      installation_path: ""
      part: ""
    ghdl: 
      installation_path: ""
      waveform: vcd
      analyze_options: 
        []
      run_options: 
        []
    icarus: 
      installation_path: ""
      timescale: ""
      iverilog_options: 
        []
    icestorm: 
      installation_path: ""
      pnr: none
      arch: xilinx
      output_format: json
      yosys_as_subtool: false
      makefile_name: ""
      arachne_pnr_options: 
        []
      nextpnr_options: 
        []
      yosys_synth_options: 
        []
    ise: 
      installation_path: ""
      family: ""
      device: ""
      package: ""
      speed: ""
    isem: 
      installation_path: ""
      fuse_options: 
        []
      isim_options: 
        []
    modelsim: 
      installation_path: ""
      vcom_options: 
        []
      vlog_options: 
        []
      vsim_options: 
        []
    morty: 
      installation_path: ""
      morty_options: 
        []
    radiant: 
      installation_path: ""
      part: ""
    rivierapro: 
      installation_path: ""
      compilation_mode: ""
      vlog_options: 
        []
      vsim_options: 
        []
    spyglass: 
      installation_path: ""
      methodology: ""
      goals: 
        []
      spyglass_options: 
        []
      rule_parameters: 
        []
    symbiyosys: 
      installation_path: ""
      tasknames: 
        []
    symbiflow: 
      installation_path: ""
      package: ""
      part: ""
      vendor: ""
      pnr: vpr
      vpr_options: ""
      environment_script: ""
    trellis: 
      installation_path: ""
      arch: xilinx
      output_format: json
      yosys_as_subtool: false
      makefile_name: ""
      script_name: ""
      nextpnr_options: 
        []
      yosys_synth_options: 
        []
    vcs: 
      installation_path: ""
      vcs_options: 
        []
      run_options: 
        []
    verible: 
      installation_path: "/usr/local/bin"
    verilator: 
      installation_path: "/usr/local/bin"
      mode: cc
      libs: 
        []
      verilator_options: 
        []
      make_options: 
        []
      run_options: 
        []
    vivado: 
      installation_path: "/opt/Xilinx/Vivado/2022.1/bin"
      part: "xc7a100tcsg324-1"
      synth: ""
      pnr: none
      jtag_freq: 10000
      hw_target: ""
    vunit: 
      installation_path: ""
      simulator_name: ghdl
      runpy_mode: standalone
      extra_options: ""
      enable_array_util_lib: false
      enable_com_lib: false
      enable_json4vhdl_lib: false
      enable_osvvm_lib: false
      enable_random_lib: false
      enable_verification_components_lib: false
    xcelium: 
      installation_path: ""
      xmvhdl_options: 
        []
      xmvlog_options: 
        []
      xmsim_options: 
        []
      xrun_options: 
        []
    xsim: 
      installation_path: "/opt/Xilinx/Vivado/2022.1/bin"
      xelab_options: 
        []
      xsim_options: 
        []
    yosys: 
      installation_path: ""
      arch: xilinx
      output_format: json
      yosys_as_subtool: false
      makefile_name: ""
      script_name: ""
      yosys_synth_options: 
        []
    openfpga: 
      installation_path: ""
      arch: ""
      task_options: 
        []
    activehdl: 
      installation_path: ""
    nvc: 
      installation_path: ""
    questa: 
      installation_path: ""
    raptor: 
      installation_path: ""
      target_device: 1GE100
      vhdl_version: VHDL_1993
      verilog_version: V_2001
      sv_version: SV_2012
      div_0: SV_2012
      optimization: none
      effort: high
      fsm_encoding: onehot
      carry: auto
      pnr_netlist_language: verilog
      dsp_limit: 154
      block_ram_limit: 154
      fast_synthesis: false
      div_1: false
      top_level: ""
      sim_source_list: 
        []
      simulate_rtl: false
      waveform_rtl: "syn_tb_rtl.fst"
      simulator_rtl: ghdl
      simulation_options_rtl: "--stop-time=1000ns"
      simulate_gate: false
      waveform_gate: "syn_tb_gate.fst"
      simulator_gate: ghdl
      simulation_options_gate: "--stop-time=1000ns"
      simulate_pnr: false
      waveform_pnr: "sim_pnr.fst"
      simulator_pnr: ghdl
      simulation_options_pnr: "--stop-time=1000ns"
tool_options: 
  vivado: 
    name: vivado
    installation_path: "/opt/Xilinx/Vivado/2022.1/bin"
    config: 
      installation_path: "/opt/Xilinx/Vivado/2022.1/bin"
      part: "xc7a100tcsg324-1"
      synth: ""
      pnr: none
      jtag_freq: 10000
      hw_target: ""