// Seed: 3427259755
module module_0 (
    input tri0  id_0,
    input tri1  id_1,
    input wire  id_2,
    input tri   id_3,
    input tri0  id_4,
    input tri   id_5,
    input uwire id_6,
    input tri1  id_7,
    input wire  id_8
    , id_10
);
  wand id_11;
  assign id_10 = id_7 - 1;
  wire id_12;
  assign id_11 = 1 && id_1;
  wire id_13;
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    output tri0  id_4,
    input  wor   id_5,
    input  uwire id_6,
    output wand  id_7,
    input  tri0  id_8,
    input  wor   id_9,
    output tri   id_10
);
  module_0(
      id_2, id_2, id_1, id_9, id_9, id_1, id_8, id_8, id_9
  );
  tri0 id_12 = 1;
endmodule
