{
  "abstract" : "The value that represents the address of the Global Performance Counter Control Register.",
  "codeExamples" : [

  ],
  "contentHash" : "6dfbf50c7c7eda22445b7eb430c4b295d0bd6532bbe8cae94cbcd470361abfe6",
  "crawledAt" : "2025-12-07T22:18:36Z",
  "declaration" : {
    "code" : "var HV_MSR_IA32_PERF_GLOBAL_CTRL: UInt32 { get }",
    "language" : "swift"
  },
  "id" : "F3328456-D7BF-4217-8333-8FEF2F3B9E74",
  "kind" : "unknown",
  "language" : "swift",
  "module" : "Hypervisor",
  "platforms" : [
    "macOS"
  ],
  "rawMarkdown" : "---\nsource: https:\/\/developer.apple.com\/documentation\/hypervisor\/hv_msr_ia32_perf_global_ctrl\ncrawled: 2025-12-07T22:18:36Z\n---\n\n# HV_MSR_IA32_PERF_GLOBAL_CTRL\n\n**Global Variable**\n\nThe value that represents the address of the Global Performance Counter Control Register.\n\n## Declaration\n\n```swift\nvar HV_MSR_IA32_PERF_GLOBAL_CTRL: UInt32 { get }\n```\n\n## Constants\n\n- **HV_MSR_IA32_ARCH_CAPABILITIES**: The value that represents the Model-Specific Register (MSR) that you use to enumerate processor capabilities.\n- **HV_MSR_IA32_A_PMC0**: The value that represents support for address performance-counter register 0.\n- **HV_MSR_IA32_A_PMC7**: The value that represents support for address performance-counter register 7.\n- **HV_MSR_IA32_CSTAR**: The value that represents the address of IA-32e Mode System Call Target Address.\n- **HV_MSR_IA32_DEBUGCTL**: The value that represents the address of the Debug Control Register.\n- **HV_MSR_IA32_EFER**: The value that represents the address of the Entended Feature Enable Register (EFER).\n- **HV_MSR_IA32_FIXED_CTR0**: The value that represents the address of Fixed-Function Performance Counter Register 0.\n- **HV_MSR_IA32_FIXED_CTR1**: The value that represents the address of Fixed-Function Performance Counter Register 1.\n- **HV_MSR_IA32_FIXED_CTR2**: The value that represents the address of Fixed-Function Performance Counter Register 2.\n- **HV_MSR_IA32_FIXED_CTR3**: The value that represents the address of Fixed-Function Performance Counter Register 3.\n- **HV_MSR_IA32_FIXED_CTR_CTRL**: The value that represents the address of the Fixed-Function Counter Control Register.\n- **HV_MSR_IA32_FLUSH_CMD**: The value that represents the address of the Flush Command Register.\n- **HV_MSR_IA32_FMASK**: The value that represents the address of the System Call Flag Mask (FMASK) Register.\n- **HV_MSR_IA32_FS_BASE**: The value that represents the address of the map for the base address of the FS segment register.\n- **HV_MSR_IA32_GS_BASE**: The value that represents the address of the map for the base address of the GS segment register.\n\n",
  "sections" : [
    {
      "content" : "",
      "items" : [
        {
          "description" : "The value that represents the Model-Specific Register (MSR) that you use to enumerate processor capabilities.",
          "name" : "HV_MSR_IA32_ARCH_CAPABILITIES",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_ARCH_CAPABILITIES"
        },
        {
          "description" : "The value that represents support for address performance-counter register 0.",
          "name" : "HV_MSR_IA32_A_PMC0",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_A_PMC0"
        },
        {
          "description" : "The value that represents support for address performance-counter register 7.",
          "name" : "HV_MSR_IA32_A_PMC7",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_A_PMC7"
        },
        {
          "description" : "The value that represents the address of IA-32e Mode System Call Target Address.",
          "name" : "HV_MSR_IA32_CSTAR",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_CSTAR"
        },
        {
          "description" : "The value that represents the address of the Debug Control Register.",
          "name" : "HV_MSR_IA32_DEBUGCTL",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_DEBUGCTL"
        },
        {
          "description" : "The value that represents the address of the Entended Feature Enable Register (EFER).",
          "name" : "HV_MSR_IA32_EFER",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_EFER"
        },
        {
          "description" : "The value that represents the address of Fixed-Function Performance Counter Register 0.",
          "name" : "HV_MSR_IA32_FIXED_CTR0",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_FIXED_CTR0"
        },
        {
          "description" : "The value that represents the address of Fixed-Function Performance Counter Register 1.",
          "name" : "HV_MSR_IA32_FIXED_CTR1",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_FIXED_CTR1"
        },
        {
          "description" : "The value that represents the address of Fixed-Function Performance Counter Register 2.",
          "name" : "HV_MSR_IA32_FIXED_CTR2",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_FIXED_CTR2"
        },
        {
          "description" : "The value that represents the address of Fixed-Function Performance Counter Register 3.",
          "name" : "HV_MSR_IA32_FIXED_CTR3",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_FIXED_CTR3"
        },
        {
          "description" : "The value that represents the address of the Fixed-Function Counter Control Register.",
          "name" : "HV_MSR_IA32_FIXED_CTR_CTRL",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_FIXED_CTR_CTRL"
        },
        {
          "description" : "The value that represents the address of the Flush Command Register.",
          "name" : "HV_MSR_IA32_FLUSH_CMD",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_FLUSH_CMD"
        },
        {
          "description" : "The value that represents the address of the System Call Flag Mask (FMASK) Register.",
          "name" : "HV_MSR_IA32_FMASK",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_FMASK"
        },
        {
          "description" : "The value that represents the address of the map for the base address of the FS segment register.",
          "name" : "HV_MSR_IA32_FS_BASE",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_FS_BASE"
        },
        {
          "description" : "The value that represents the address of the map for the base address of the GS segment register.",
          "name" : "HV_MSR_IA32_GS_BASE",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_MSR_IA32_GS_BASE"
        }
      ],
      "title" : "Constants"
    }
  ],
  "source" : "appleJSON",
  "title" : "HV_MSR_IA32_PERF_GLOBAL_CTRL",
  "url" : "https:\/\/developer.apple.com\/documentation\/hypervisor\/hv_msr_ia32_perf_global_ctrl"
}