
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9200 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 362.734 ; gain = 85.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/main.sv:23]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/divider.sv:23]
	Parameter maxcount bound to: 104166 - type: integer 
	Parameter delaywidth bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/divider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'TDM' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/TDM.sv:40]
	Parameter digitos bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/TDM.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'TDM' (2#1) [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/TDM.sv:40]
WARNING: [Synth 8-689] width (16) of port connection 'd7' does not match port width (4) of module 'TDM' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/main.sv:52]
WARNING: [Synth 8-689] width (16) of port connection 'd8' does not match port width (4) of module 'TDM' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/main.sv:52]
INFO: [Synth 8-6157] synthesizing module 'BCD' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/BCD.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/BCD.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (3#1) [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/BCD.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/FSM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (4#1) [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/FSM.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/ALU.sv:23]
	Parameter bits bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/ALU.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/debouncer.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (6#1) [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/debouncer.sv:23]
WARNING: [Synth 8-350] instance 'btn_central' of module 'debouncer' requires 6 connections, but only 4 given [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/main.sv:56]
WARNING: [Synth 8-350] instance 'btn_derecho' of module 'debouncer' requires 6 connections, but only 4 given [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/main.sv:57]
WARNING: [Synth 8-350] instance 'btn_up' of module 'debouncer' requires 6 connections, but only 4 given [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/main.sv:58]
INFO: [Synth 8-6157] synthesizing module 'banco_de_registro' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/banco_de_registro.sv:23]
	Parameter bits bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'banco_de_registro' (7#1) [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/banco_de_registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'banco_de_registro__parameterized0' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/banco_de_registro.sv:23]
	Parameter bits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'banco_de_registro__parameterized0' (7#1) [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/banco_de_registro.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dec_switcher' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/dec_switcher.sv:23]
	Parameter bits bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'unsigned_to_bcd' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/DD.sv:22]
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_SHIFT bound to: 2 - type: integer 
	Parameter S_ADD3 bound to: 4 - type: integer 
	Parameter COUNTER_MAX bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unsigned_to_bcd' (8#1) [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/DD.sv:22]
WARNING: [Synth 8-689] width (20) of port connection 'bcd' does not match port width (32) of module 'unsigned_to_bcd' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/dec_switcher.sv:38]
INFO: [Synth 8-226] default block is never used [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/dec_switcher.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'dec_switcher' (9#1) [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/dec_switcher.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'salida' does not match port width (20) of module 'dec_switcher' [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/main.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'main' (10#1) [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/main.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 418.520 ; gain = 141.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 418.520 ; gain = 141.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 418.520 ; gain = 141.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.578 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.578 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 770.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 770.578 ; gain = 493.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 770.578 ; gain = 493.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 770.578 ; gain = 493.617
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clkout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "activar_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "usados" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'unsigned_to_bcd'
INFO: [Synth 8-5546] ROM "bcd_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                Wait_OP1 |                             0001 |                               00
                Wait_OP2 |                             0010 |                               01
          Wait_Operation |                             0100 |                               10
             Show_Result |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                              001 |                              001
                 S_SHIFT |                              010 |                              010
                  S_ADD3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'unsigned_to_bcd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 770.578 ; gain = 493.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TDM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module banco_de_registro 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module banco_de_registro__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module unsigned_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module dec_switcher 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'switcher/u32_to_bcd_inst/bcd_reg' and it is trimmed from '32' to '20' bits. [C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.srcs/sources_1/new/DD.sv:130]
INFO: [Synth 8-5546] ROM "switcher/u32_to_bcd_inst/bcd_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "switcher/u32_to_bcd_inst/state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uno/clkout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'multiplex/anodos_reg[5]' (FD) to 'multiplex/anodos_reg[7]'
INFO: [Synth 8-3886] merging instance 'multiplex/anodos_reg[6]' (FD) to 'multiplex/anodos_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\multiplex/anodos_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:50 . Memory (MB): peak = 770.578 ; gain = 493.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:02 . Memory (MB): peak = 770.578 ; gain = 493.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 793.695 ; gain = 516.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:01:04 . Memory (MB): peak = 796.473 ; gain = 519.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 796.473 ; gain = 519.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 796.473 ; gain = 519.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 796.473 ; gain = 519.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 796.473 ; gain = 519.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 796.473 ; gain = 519.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 796.473 ; gain = 519.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     2|
|4     |LUT2   |    61|
|5     |LUT3   |    10|
|6     |LUT4   |    29|
|7     |LUT5   |    35|
|8     |LUT6   |    62|
|9     |FDCE   |    37|
|10    |FDPE   |     1|
|11    |FDRE   |   100|
|12    |IBUF   |    21|
|13    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+----------------------------------+------+
|      |Instance            |Module                            |Cells |
+------+--------------------+----------------------------------+------+
|1     |top                 |                                  |   390|
|2     |  alu               |ALU                               |     4|
|3     |  bancoA            |banco_de_registro                 |    38|
|4     |  bancoB            |banco_de_registro_0               |    32|
|5     |  bancoOP           |banco_de_registro__parameterized0 |    20|
|6     |  btn_central       |debouncer                         |    16|
|7     |  btn_derecho       |debouncer_1                       |    14|
|8     |  btn_up            |debouncer_2                       |    12|
|9     |  maquina           |FSM                               |    37|
|10    |  multiplex         |TDM                               |    30|
|11    |  switcher          |dec_switcher                      |    96|
|12    |    u32_to_bcd_inst |unsigned_to_bcd                   |    96|
|13    |  toseven           |BCD                               |     7|
|14    |  uno               |divider                           |    45|
+------+--------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 796.473 ; gain = 519.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 796.473 ; gain = 167.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:01:06 . Memory (MB): peak = 796.473 ; gain = 519.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 796.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:16 . Memory (MB): peak = 796.473 ; gain = 519.512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 796.473 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/julio/Desktop/Universidad/TeamELO212/ALU_polaca/ALU_polaca.runs/synth_1/main.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 796.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 24 17:07:09 2019...
