#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov 14 14:38:05 2024
# Process ID: 110469
# Current directory: /home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.runs/impl_1
# Command line: vivado -log remove_CRC.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source remove_CRC.tcl -notrace
# Log file: /home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.runs/impl_1/remove_CRC.vdi
# Journal file: /home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.runs/impl_1/vivado.jou
# Running On: anthony-HP-Pavilion-Laptop-15-cc1xx, OS: Linux, CPU Frequency: 3000.059 MHz, CPU Physical cores: 4, Host memory: 12422 MB
#-----------------------------------------------------------
source remove_CRC.tcl -notrace
Command: link_design -top remove_CRC -part xc7s25csga225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3130.605 ; gain = 0.000 ; free physical = 1575 ; free virtual = 6679
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3258.664 ; gain = 72.031 ; free physical = 1178 ; free virtual = 6260
Finished Parsing XDC File [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'button'. [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio5'. [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio6'. [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio7'. [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'received_data_correctly[0]'. [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'received_data_correctly[1]'. [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.664 ; gain = 0.000 ; free physical = 1177 ; free virtual = 6259
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3258.664 ; gain = 128.059 ; free physical = 1175 ; free virtual = 6257
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3322.695 ; gain = 64.031 ; free physical = 1177 ; free virtual = 6260

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b707896c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3322.695 ; gain = 0.000 ; free physical = 1177 ; free virtual = 6260

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b707896c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3429.820 ; gain = 0.000 ; free physical = 937 ; free virtual = 6025
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14e15344d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3429.820 ; gain = 0.000 ; free physical = 937 ; free virtual = 6025
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b0b536e1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3429.820 ; gain = 0.000 ; free physical = 937 ; free virtual = 6025
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b0b536e1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3429.820 ; gain = 0.000 ; free physical = 937 ; free virtual = 6025
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b0b536e1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3429.820 ; gain = 0.000 ; free physical = 937 ; free virtual = 6025
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b0b536e1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3429.820 ; gain = 0.000 ; free physical = 937 ; free virtual = 6025
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3429.820 ; gain = 0.000 ; free physical = 937 ; free virtual = 6025
Ending Logic Optimization Task | Checksum: 159a728fc

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3429.820 ; gain = 0.000 ; free physical = 937 ; free virtual = 6025

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 159a728fc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3429.820 ; gain = 0.000 ; free physical = 935 ; free virtual = 6023

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 159a728fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3429.820 ; gain = 0.000 ; free physical = 935 ; free virtual = 6023

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3429.820 ; gain = 0.000 ; free physical = 935 ; free virtual = 6023
Ending Netlist Obfuscation Task | Checksum: 159a728fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3429.820 ; gain = 0.000 ; free physical = 935 ; free virtual = 6023
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3453.832 ; gain = 16.008 ; free physical = 922 ; free virtual = 6019
INFO: [Common 17-1381] The checkpoint '/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.runs/impl_1/remove_CRC_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file remove_CRC_drc_opted.rpt -pb remove_CRC_drc_opted.pb -rpx remove_CRC_drc_opted.rpx
Command: report_drc -file remove_CRC_drc_opted.rpt -pb remove_CRC_drc_opted.pb -rpx remove_CRC_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.runs/impl_1/remove_CRC_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 778 ; free virtual = 5897
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f5550103

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 778 ; free virtual = 5897
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 778 ; free virtual = 5897

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8e7fcc5c

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 809 ; free virtual = 5929

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d32e13b7

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 826 ; free virtual = 5943

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d32e13b7

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 826 ; free virtual = 5943
Phase 1 Placer Initialization | Checksum: d32e13b7

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 826 ; free virtual = 5943

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 157870d4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 825 ; free virtual = 5941

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1376771dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 830 ; free virtual = 5946

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15dd9bbfb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 830 ; free virtual = 5946

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 1, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 2 LUTs, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 858 ; free virtual = 5967

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |              1  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |              1  |                     3  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c0d4ec4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 858 ; free virtual = 5967
Phase 2.4 Global Placement Core | Checksum: 1af18659d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 858 ; free virtual = 5967
Phase 2 Global Placement | Checksum: 1af18659d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 858 ; free virtual = 5967

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15a0558fb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 858 ; free virtual = 5967

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c8f7a50b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 864 ; free virtual = 5973

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e0db98c8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 864 ; free virtual = 5973

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 180ea3f89

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 864 ; free virtual = 5973

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1fc59bcdf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 863 ; free virtual = 5970

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17f106296

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 868 ; free virtual = 5977

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 221d53ec7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 868 ; free virtual = 5977

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1dfa9270c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 867 ; free virtual = 5977

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 120e7844a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 892 ; free virtual = 5997
Phase 3 Detail Placement | Checksum: 120e7844a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 892 ; free virtual = 5997

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1713016ea

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.616 | TNS=-94.774 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ce32290f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 890 ; free virtual = 5996
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 135a40b9a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 890 ; free virtual = 5996
Phase 4.1.1.1 BUFG Insertion | Checksum: 1713016ea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 890 ; free virtual = 5996

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.341. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 150c432e1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 872 ; free virtual = 5959

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 872 ; free virtual = 5959
Phase 4.1 Post Commit Optimization | Checksum: 150c432e1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 872 ; free virtual = 5959

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 150c432e1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 872 ; free virtual = 5959

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 150c432e1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 872 ; free virtual = 5959
Phase 4.3 Placer Reporting | Checksum: 150c432e1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 872 ; free virtual = 5959

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 872 ; free virtual = 5959

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 872 ; free virtual = 5959
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e11c062a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 872 ; free virtual = 5959
Ending Placer Task | Checksum: dbcb1482

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 872 ; free virtual = 5959
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 875 ; free virtual = 5962
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 876 ; free virtual = 5963
INFO: [Common 17-1381] The checkpoint '/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.runs/impl_1/remove_CRC_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file remove_CRC_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 893 ; free virtual = 5980
INFO: [runtcl-4] Executing : report_utilization -file remove_CRC_utilization_placed.rpt -pb remove_CRC_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file remove_CRC_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 865 ; free virtual = 5969
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.11s |  WALL: 0.08s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 829 ; free virtual = 5933

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.341 | TNS=-81.895 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dc591230

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 833 ; free virtual = 5937
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.341 | TNS=-81.895 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1dc591230

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 833 ; free virtual = 5937

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.341 | TNS=-81.895 |
INFO: [Physopt 32-702] Processed net rx_OBUF[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net rx_buffer[7]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.330 | TNS=-81.862 |
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bit_counter_reg_n_0_[3].  Re-placed instance bit_counter_reg[3]
INFO: [Physopt 32-735] Processed net bit_counter_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-83.802 |
INFO: [Physopt 32-81] Processed net bit_counter_reg_n_0_[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bit_counter_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.272 | TNS=-95.084 |
INFO: [Physopt 32-702] Processed net bit_counter_reg_n_0_[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_OBUF[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bit_counter_reg_n_0_[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.272 | TNS=-95.084 |
Phase 3 Critical Path Optimization | Checksum: 1dc591230

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 846 ; free virtual = 5944

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.272 | TNS=-95.084 |
INFO: [Physopt 32-702] Processed net rx_OBUF[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bit_counter_reg_n_0_[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_OBUF[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[7]_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bit_counter_reg_n_0_[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.272 | TNS=-95.084 |
Phase 4 Critical Path Optimization | Checksum: 1dc591230

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 791 ; free virtual = 5906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 791 ; free virtual = 5906
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.272 | TNS=-95.084 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.069  |        -13.189  |            1  |              0  |                     3  |           0  |           2  |  00:00:04  |
|  Total          |          0.069  |        -13.189  |            1  |              0  |                     3  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 791 ; free virtual = 5906
Ending Physical Synthesis Task | Checksum: 1ceebc997

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 791 ; free virtual = 5906
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 786 ; free virtual = 5902
INFO: [Common 17-1381] The checkpoint '/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.runs/impl_1/remove_CRC_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f68ed445 ConstDB: 0 ShapeSum: d38b2c93 RouteDB: 0
Post Restoration Checksum: NetGraph: b994024f NumContArr: 96baed62 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1504eefb1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 759 ; free virtual = 5869

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1504eefb1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 720 ; free virtual = 5829

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1504eefb1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 720 ; free virtual = 5829
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1741cb367

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 720 ; free virtual = 5807
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.295 | TNS=-93.531| WHS=-0.118 | THS=-1.830 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 215
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 214
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 14d94f0f0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 720 ; free virtual = 5807

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 14d94f0f0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 720 ; free virtual = 5807
Phase 3 Initial Routing | Checksum: 1338399bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 720 ; free virtual = 5808
INFO: [Route 35-580] Design has 20 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+=======================+
| Launch Setup Clock | Launch Hold Clock  | Pin                   |
+====================+====================+=======================+
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | bit_counter_reg[0]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | bit_counter_reg[30]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | bit_counter_reg[2]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | bit_counter_reg[6]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | bit_counter_reg[5]/D  |
+--------------------+--------------------+-----------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.354 | TNS=-104.916| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 80b5ef22

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 729 ; free virtual = 5814

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.593 | TNS=-106.448| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e95002b0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 744 ; free virtual = 5827
Phase 4 Rip-up And Reroute | Checksum: 1e95002b0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 744 ; free virtual = 5827

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23b97153d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 744 ; free virtual = 5827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.262 | TNS=-96.540| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 13e2b2a90

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 744 ; free virtual = 5827

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13e2b2a90

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 744 ; free virtual = 5827
Phase 5 Delay and Skew Optimization | Checksum: 13e2b2a90

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 744 ; free virtual = 5827

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16f5b07e4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 744 ; free virtual = 5827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.249 | TNS=-95.922| WHS=0.177  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16f5b07e4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 744 ; free virtual = 5827
Phase 6 Post Hold Fix | Checksum: 16f5b07e4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 744 ; free virtual = 5827

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.147937 %
  Global Horizontal Routing Utilization  = 0.166667 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 24.3243%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 25%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f4a4d3fa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 744 ; free virtual = 5827

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f4a4d3fa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 740 ; free virtual = 5823

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14dfca6e2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 740 ; free virtual = 5823

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.249 | TNS=-95.922| WHS=0.177  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 14dfca6e2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 740 ; free virtual = 5823
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 762 ; free virtual = 5845

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
154 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 762 ; free virtual = 5845
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3589.367 ; gain = 0.000 ; free physical = 761 ; free virtual = 5845
INFO: [Common 17-1381] The checkpoint '/home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.runs/impl_1/remove_CRC_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file remove_CRC_drc_routed.rpt -pb remove_CRC_drc_routed.pb -rpx remove_CRC_drc_routed.rpx
Command: report_drc -file remove_CRC_drc_routed.rpt -pb remove_CRC_drc_routed.pb -rpx remove_CRC_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.runs/impl_1/remove_CRC_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file remove_CRC_methodology_drc_routed.rpt -pb remove_CRC_methodology_drc_routed.pb -rpx remove_CRC_methodology_drc_routed.rpx
Command: report_methodology -file remove_CRC_methodology_drc_routed.rpt -pb remove_CRC_methodology_drc_routed.pb -rpx remove_CRC_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/anthony/VL53L8CX/November/FPGA_SPI_communication/SPI_master/SPI_master.runs/impl_1/remove_CRC_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file remove_CRC_power_routed.rpt -pb remove_CRC_power_summary_routed.pb -rpx remove_CRC_power_routed.rpx
Command: report_power -file remove_CRC_power_routed.rpt -pb remove_CRC_power_summary_routed.pb -rpx remove_CRC_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
166 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file remove_CRC_route_status.rpt -pb remove_CRC_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file remove_CRC_timing_summary_routed.rpt -pb remove_CRC_timing_summary_routed.pb -rpx remove_CRC_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file remove_CRC_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file remove_CRC_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file remove_CRC_bus_skew_routed.rpt -pb remove_CRC_bus_skew_routed.pb -rpx remove_CRC_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force remove_CRC.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8048448 bits.
Writing bitstream ./remove_CRC.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3897.270 ; gain = 217.336 ; free physical = 718 ; free virtual = 5822
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 14:39:21 2024...
