Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 29 09:22:30 2017
| Host         : LAPTOP-4BG5P6QM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    57 |
| Unused register locations in slices containing registers |   135 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           29 |
| No           | No                    | Yes                    |              65 |           18 |
| No           | Yes                   | No                     |             167 |           54 |
| Yes          | No                    | No                     |              40 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             127 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                             Enable Signal                             |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  my_db_L_INT/bounce_counter/s_l_int             |                                                                       | my_db_R_INT/bounce_counter/s_r_int             |                1 |              1 |
|  my_db_L_INT/bounce_counter/s_l_int             |                                                                       | my_db_shoot/bounce_counter/s_int_port_reg[1]_P |                1 |              1 |
|  my_db_L_INT/bounce_counter/s_l_int             |                                                                       | my_db_shoot/bounce_counter/s_int_port_reg[2]   |                1 |              1 |
|  my_db_R_INT/bounce_counter/s_r_int             |                                                                       | my_db_shoot/bounce_counter/s_int_port_reg[1]_P |                1 |              1 |
|  my_db_shoot/bounce_counter/s_int_port_reg[1]_P |                                                                       | my_db_R_INT/bounce_counter/s_r_int             |                1 |              1 |
|  tmp_clkf                                       |                                                                       | VGA/vga_out/H0                                 |                1 |              1 |
| ~joystick_input/PmodJSTK_Int/iSCLK              | my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/SS_i_1_n_0        | RESET_IBUF                                     |                1 |              1 |
|  tmp_clkf                                       |                                                                       | VGA/vga_out/V0                                 |                1 |              1 |
|  my_sseg_dec_uni/my_clk/CLK                     |                                                                       |                                                |                2 |              2 |
|  CPU/my_prog_rom/OUT_FLAG_reg                   |                                                                       |                                                |                2 |              2 |
|  s_clk_BUFG                                     |                                                                       | my_db_reset/bounce_counter/AR[0]               |                1 |              2 |
|  my_jstksteptop/y/clock_Div/CLK                 |                                                                       | RESET_IBUF                                     |                1 |              3 |
|  my_jstksteptop/x/clock_Div/CLK                 |                                                                       | RESET_IBUF                                     |                1 |              3 |
|  my_jstksteptop/y/clock_Div/CLK                 |                                                                       |                                                |                1 |              4 |
|  my_jstksteptop/x/clock_Div/CLK                 |                                                                       |                                                |                1 |              4 |
|  CLK_IBUF_BUFG                                  |                                                                       |                                                |                5 |              7 |
|  CLK_IBUF_BUFG                                  | CPU/my_prog_rom/s_sseg_cntr_reg[0][0]                                 |                                                |                3 |              7 |
|  CLK_IBUF_BUFG                                  | CPU/my_prog_rom/E[1]                                                  |                                                |                3 |              7 |
|  s_clk_BUFG                                     | CPU/my_prog_rom/count_reg[7][0]                                       | CPU/my_cu/SR[0]                                |                4 |              8 |
|  joystick_input/PmodJSTK_Int/iSCLK              | my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/rSR[7]_i_1_n_0     | RESET_IBUF                                     |                1 |              8 |
|  s_clk_BUFG                                     | my_db_shoot/bounce_counter/s_count_inc                                | my_db_shoot/bounce_counter/s_count_rst         |                3 |              8 |
|  CLK_IBUF_BUFG                                  | CPU/my_prog_rom/r_vga_we_reg[0]                                       |                                                |                4 |              8 |
|  CLK_IBUF_BUFG                                  | CPU/my_prog_rom/s_sseg_val_reg[0]_1                                   | CPU/my_prog_rom/s_sseg_val_reg[0]              |                3 |              8 |
|  s_clk_BUFG                                     | my_db_reset/bounce_counter/s_count_inc                                | my_db_reset/bounce_counter/s_count_rst         |                3 |              8 |
|  s_clk_BUFG                                     | my_db_R_INT/bounce_counter/s_count_inc                                | my_db_R_INT/bounce_counter/s_count_rst         |                3 |              8 |
|  s_clk_BUFG                                     | my_db_L_INT/bounce_counter/s_count_inc                                | my_db_L_INT/bounce_counter/s_count_rst         |                3 |              8 |
|  tmp_clkf                                       |                                                                       | VGA/vga_out/Rout[2]_i_1_n_0                    |                8 |              8 |
|  s_clk_BUFG                                     | CPU/my_cu/E[0]                                                        | CPU/my_cu/SR[0]                                |                6 |             10 |
|  tmp_clkf                                       |                                                                       | VGA/vga_out/horizontal[3]_i_1_n_0              |                4 |             10 |
|  tmp_clkf                                       |                                                                       |                                                |                5 |             12 |
| ~joystick_input/PmodJSTK_Int/iSCLK              |                                                                       | RESET_IBUF                                     |                6 |             16 |
|  s_clk_BUFG                                     | CPU/my_prog_rom/s_rf_wr                                               |                                                |                2 |             16 |
|  CLK_IBUF_BUFG                                  | CPU/my_prog_rom/E[0]                                                  |                                                |                8 |             18 |
|  s_clk_BUFG                                     |                                                                       |                                                |               13 |             19 |
| ~joystick_input/PmodJSTK_Int/iSCLK              | my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT[39]_i_1_n_0  | RESET_IBUF                                     |                4 |             20 |
|  CLK_IBUF_BUFG                                  |                                                                       | my_clk_div/tmp_clkf                            |                8 |             31 |
|  CLK_IBUF_BUFG                                  |                                                                       | VGA/vga_clk/tmp_clkf                           |                8 |             31 |
|  CLK_IBUF_BUFG                                  |                                                                       | my_sseg_dec_uni/my_clk/tmp_clk                 |                8 |             31 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_0_127_0_0_i_1_n_0                             |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_1024_1151_0_0_i_1_n_0                         |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_1664_1791_0_0_i_1_n_0                         |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_384_511_0_0_i_1_n_0                           |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_1536_1663_0_0_i_1_n_0                         |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_896_1023_0_0_i_1_n_0                          |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_768_895_0_0_i_1_n_0                           |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_640_767_0_0_i_1_n_0                           |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_512_639_0_0_i_1_n_0                           |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_256_383_0_0_i_1_n_0                           |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_1792_1919_0_0_i_1_n_0                         |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_1920_2047_0_0_i_1_n_0                         |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_1408_1535_0_0_i_1_n_0                         |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_1280_1407_0_0_i_1_n_0                         |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_128_255_0_0_i_1_n_0                           |                                                |                8 |             32 |
|  CLK_IBUF_BUFG                                  | VGA/frameBuffer/mem_reg_1152_1279_0_0_i_1_n_0                         |                                                |                8 |             32 |
| ~joystick_input/PmodJSTK_Int/iSCLK              | my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1_n_0 | RESET_IBUF                                     |               12 |             40 |
|  s_clk_BUFG                                     | CPU/my_prog_rom/WE                                                    |                                                |               10 |             40 |
|  CLK_IBUF_BUFG                                  |                                                                       | RESET_IBUF                                     |               20 |             90 |
+-------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                     3 |
| 3      |                     2 |
| 4      |                     2 |
| 7      |                     3 |
| 8      |                     9 |
| 10     |                     2 |
| 12     |                     1 |
| 16+    |                    27 |
+--------+-----------------------+


