// Seed: 2147542050
module module_0 (
    input wor id_0,
    input wire id_1,
    output wire id_2,
    output supply0 id_3,
    input tri id_4,
    output supply0 id_5,
    output tri1 module_0
);
  assign id_5 = id_4;
  always @(negedge 1 or id_1) $display(~id_0);
  wire id_8;
  case (1'h0)
    id_1: supply0 id_9 = 1;
    1: wand id_10;
  endcase
  wire id_11;
  assign id_6 = id_10 && id_10;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output logic id_4,
    input wire id_5
);
  always_ff @(negedge 1) begin
    $display;
    #1 id_4 <= ~id_0;
  end
  assign id_1 = 1;
  assign id_1 = id_0;
  module_0(
      id_2, id_0, id_1, id_1, id_0, id_1, id_1
  );
  wire id_7;
  wire id_8;
  id_9(
      .id_0(id_5), .id_1(1), .id_2(id_5), .id_3(1'b0)
  );
  task id_10;
    begin
      id_11;
    end
  endtask
endmodule
