#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Fri Nov 30 14:43:48 2018
# Process ID: 2636
# Current directory: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5224 E:\VLSI\Segmentation+detectionCentre\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programs/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 893.133 ; gain = 163.695
update_compile_order -fileset sources_1
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd}
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_yAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - BlankPixel_counter
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_xAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_0
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_1
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
Adding cell -- xilinx.com:module_ref:detect_end_image:1.0 - detect_end_image_0
Adding cell -- xilinx.com:module_ref:Counter:1.0 - column_counter
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter
WARNING: [BD 41-1731] Type mismatch between connected pins: /detect_end_image_0/fin(undef) and /div_xAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detect_end_image_0/fin(undef) and /div_yAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
Successfully read diagram <detection_centre> from BD file <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1044.184 ; gain = 101.461
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:module_ref:RGB_to_Y:1.0 - RGB_to_Y_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:affiche_centre:1.0 - affiche_centre_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - BlankPixel_counter
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - Ligne_counter
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_xAxis
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_yAxis
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - column_counter
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - SCLR
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
Adding cell -- xilinx.com:module_ref:detect_end_image:1.0 - detect_end_image_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_0/Q(undef) and /Detect_centre/add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/detect_end_image_0/fin(undef) and /Detect_centre/div_xAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/detect_end_image_0/fin(undef) and /Detect_centre/div_yAxis/aclken(ce)
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:module_ref:div_16:1.0 - div_16_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_1
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_2
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_3
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:module_ref:abs_8bits_signed:1.0 - abs_8bits_signed_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_1
Adding cell -- xilinx.com:module_ref:Seuillage:1.0 - Seuillage_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pVSync(undef) and /Detect_centre/CE_column_count(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pHSync(undef) and /Detect_centre/CE_ligne_count(ce)
Successfully read diagram <HDMI_bd> from BD file <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd>
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd}
set_property location {6 1547 454} [get_bd_cells divideur_select_outp_0]
set_property location {6 1546 733} [get_bd_cells divideur_select_outp_1]
delete_bd_objs [get_bd_nets CE_column_count_1]
connect_bd_net [get_bd_ports CE_column_count] [get_bd_pins column_counter/EN]
connect_bd_net [get_bd_ports CE_ligne_count] [get_bd_pins ligne_counter/EN]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ui/bd_5a8beaf5.ui> 
generate_target all [get_files  E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd]
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/div_yAxis/s_axis_dividend_tdata'(24) to net 'add_yAxis_S'(18) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/div_xAxis/s_axis_divisor_tdata'(16) to net 'BlankPixel_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/div_yAxis/s_axis_divisor_tdata'(16) to net 'BlankPixel_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/div_xAxis/s_axis_dividend_tdata'(24) to net 'add_xAxis_S'(18) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/synth/detection_centre.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/div_yAxis/s_axis_dividend_tdata'(24) to net 'add_yAxis_S'(18) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/div_xAxis/s_axis_divisor_tdata'(16) to net 'BlankPixel_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/div_yAxis/s_axis_divisor_tdata'(16) to net 'BlankPixel_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/div_xAxis/s_axis_dividend_tdata'(24) to net 'add_xAxis_S'(18) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/sim/detection_centre.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/hdl/detection_centre_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block column_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/hw_handoff/detection_centre.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/hw_handoff/detection_centre_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/synth/detection_centre.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1161.047 ; gain = 94.363
export_ip_user_files -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd]
launch_runs -jobs 8 {detection_centre_Counter_0_0_synth_1 detection_centre_Counter_0_1_synth_1}
[Fri Nov 30 15:14:27 2018] Launched detection_centre_Counter_0_0_synth_1, detection_centre_Counter_0_1_synth_1...
Run output will be captured here:
detection_centre_Counter_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/detection_centre_Counter_0_0_synth_1/runme.log
detection_centre_Counter_0_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/detection_centre_Counter_0_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1173.836 ; gain = 11.734
export_simulation -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd] -directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd] -top
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Nov 30 15:16:05 2018] Launched detection_centre_Counter_0_0_synth_1, detection_centre_Counter_0_1_synth_1...
Run output will be captured here:
detection_centre_Counter_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/detection_centre_Counter_0_0_synth_1/runme.log
detection_centre_Counter_0_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/detection_centre_Counter_0_1_synth_1/runme.log
[Fri Nov 30 15:16:05 2018] Launched synth_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
set_property top detection_centre_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'detection_centre_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj detection_centre_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj detection_centre_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/hdl/detection_centre_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detection_centre_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot detection_centre_wrapper_behav xil_defaultlib.detection_centre_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] detection_centre_blankpixel_counter_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:167]
WARNING: [VRFC 10-122] detection_centre_ligne_counter_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:174]
WARNING: [VRFC 10-122] detection_centre_add_xaxis_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:181]
WARNING: [VRFC 10-122] detection_centre_add_yaxis_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:190]
WARNING: [VRFC 10-122] detection_centre_column_counter_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:199]
WARNING: [VRFC 10-122] detection_centre_detect_end_image_0_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:206]
WARNING: [VRFC 10-122] detection_centre_div_gen_0_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:212]
WARNING: [VRFC 10-122] detection_centre_div_xaxis_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:225]
WARNING: [VRFC 10-122] detection_centre_divideur_select_outp_0_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:238]
WARNING: [VRFC 10-122] detection_centre_divideur_select_outp_0_1 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:243]
WARNING: [VRFC 10-122] detection_centre_rdc_1bit_0_1 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:248]
WARNING: [VRFC 10-122] detection_centre_xlconstant_0_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:256]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.detection_centre [detection_centre_default]
Compiling architecture structure of entity xil_defaultlib.detection_centre_wrapper
Built simulation snapshot detection_centre_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "detection_centre_wrapper_behav -key {Behavioral:sim_1:Functional:detection_centre_wrapper} -tclbatch {detection_centre_wrapper.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /c_counter_binary_wrapper/CE_column_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/CE_ligne_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/CLK was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/Pixel_White_Black was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/RESET was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/nb_column was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/nb_ligne was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/xMoy was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/yMoy was not found in the design.
source detection_centre_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detection_centre_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1343.465 ; gain = 12.738
add_force {/detection_centre_wrapper/CE_column_count} -radix hex {1 0ns}
add_force {/detection_centre_wrapper/CE_ligne_count} -radix hex {1 0ns}
add_force {/detection_centre_wrapper/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/detection_centre_wrapper/Pixel_White_Black} -radix hex {0 0ns}
add_force {/detection_centre_wrapper/RESET} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_simulation -simset sim_1 -mode post-synthesis -type functional
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_RGB_to_Y_0_0/HDMI_bd_RGB_to_Y_0_0.dcp' for cell 'HDMI_bd_i/RGB_to_Y_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_1/HDMI_bd_xlconstant_0_1.dcp' for cell 'HDMI_bd_i/VDD'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_affiche_centre_0_0/HDMI_bd_affiche_centre_0_0.dcp' for cell 'HDMI_bd_i/affiche_centre_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.dcp' for cell 'HDMI_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1.dcp' for cell 'HDMI_bd_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1.dcp' for cell 'HDMI_bd_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_0/HDMI_bd_xlconstant_0_0.dcp' for cell 'HDMI_bd_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_BlankPixel_counter_2/HDMI_bd_BlankPixel_counter_2.dcp' for cell 'HDMI_bd_i/Detect_centre/BlankPixel_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Ligne_counter_2/HDMI_bd_Ligne_counter_2.dcp' for cell 'HDMI_bd_i/Detect_centre/Ligne_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_0_1/HDMI_bd_xlconstant_1_0.dcp' for cell 'HDMI_bd_i/Detect_centre/SCLR'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_xAxis_2/HDMI_bd_add_xAxis_2.dcp' for cell 'HDMI_bd_i/Detect_centre/add_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_yAxis_2/HDMI_bd_add_yAxis_2.dcp' for cell 'HDMI_bd_i/Detect_centre/add_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_column_counter_2/HDMI_bd_column_counter_2.dcp' for cell 'HDMI_bd_i/Detect_centre/column_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_detect_end_image_0_2/HDMI_bd_detect_end_image_0_2.dcp' for cell 'HDMI_bd_i/Detect_centre/detect_end_image_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_xAxis_2/HDMI_bd_div_xAxis_2.dcp' for cell 'HDMI_bd_i/Detect_centre/div_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_yAxis_2/HDMI_bd_div_yAxis_2.dcp' for cell 'HDMI_bd_i/Detect_centre/div_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_2/HDMI_bd_divideur_select_outp_0_2.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_1_2/HDMI_bd_divideur_select_outp_1_2.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rdc_1bit_0_2/HDMI_bd_rdc_1bit_0_2.dcp' for cell 'HDMI_bd_i/Detect_centre/rdc_1bit_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_6/HDMI_bd_xlconstant_0_6.dcp' for cell 'HDMI_bd_i/Detect_centre/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_2/HDMI_bd_xlconstant_1_2.dcp' for cell 'HDMI_bd_i/Moyenneur/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_0/HDMI_bd_c_addsub_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_1/HDMI_bd_c_addsub_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_2_0/HDMI_bd_c_addsub_2_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_16_0_0/HDMI_bd_div_16_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/div_16_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_2/HDMI_bd_mult_gen_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_0/HDMI_bd_reg_Nbits_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_1/HDMI_bd_reg_Nbits_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_2/HDMI_bd_reg_Nbits_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_3/HDMI_bd_reg_Nbits_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_3/HDMI_bd_xlconstant_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_3/HDMI_bd_Seuillage_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/Seuillage_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_abs_8bits_signed_0_0/HDMI_bd_abs_8bits_signed_0_0.dcp' for cell 'HDMI_bd_i/Segmentation/abs_8bits_signed_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_3/HDMI_bd_c_addsub_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_4/HDMI_bd_reg_Nbits_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_5/HDMI_bd_reg_Nbits_0_5.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_1'
INFO: [Netlist 29-17] Analyzing 272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2244.832 ; gain = 564.648
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2247.223 ; gain = 876.801
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/detection_centre_wrapper_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.223 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/detection_centre_wrapper_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'detection_centre_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj detection_centre_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj detection_centre_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/detection_centre_wrapper_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0_RGB_to_Y
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3_Seuillage
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0_abs_8bits_signed
INFO: [VRFC 10-307] analyzing entity HDMI_bd_affiche_centre_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0_HDMI_bd_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_2_detect_end_image
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_16_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_1_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_17
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_11
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_19
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResyncToBUFG
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_15
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_7
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_8
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_9
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_23\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_2_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_3\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_1_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_1_2
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_xAxis_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_3__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_scaled_adder\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_13
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_20
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_21\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TWI_SlaveCtl
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_Nbits
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_xAxis_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_3__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_operation\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_EEPROM_8b
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Clocking
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ClockGen\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_xAxis_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_3__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_dvi2rgb
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__rgb2dvi\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_xAxis_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_3__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rgb2dvi_0_1
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_counter_binary_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_counter_binary_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_xAxis_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_3__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_counter_binary_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_2
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_xAxis_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_3__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_counter_binary_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_counter_binary_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_counter_binary_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_yAxis_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_2_0
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_counter_binary_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_counter_binary_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_counter_binary_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Ligne_counter_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_column_counter_2
INFO: [VRFC 10-307] analyzing entity Moyenneur_imp_FLWLV2
INFO: [VRFC 10-307] analyzing entity Segmentation_imp_1V2EHQ9
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_yAxis_2
INFO: [VRFC 10-307] analyzing entity Detect_centre_imp_Y7EHMB
INFO: [VRFC 10-307] analyzing entity HDMI_bd
INFO: [VRFC 10-307] analyzing entity HDMI_bd_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detection_centre
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/hdl/detection_centre_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detection_centre_wrapper
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:15 . Memory (MB): peak = 2247.223 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '75' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot detection_centre_wrapper_func_synth xil_defaultlib.detection_centre_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] detection_centre_blankpixel_counter_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:167]
WARNING: [VRFC 10-122] detection_centre_ligne_counter_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:174]
WARNING: [VRFC 10-122] detection_centre_add_xaxis_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:181]
WARNING: [VRFC 10-122] detection_centre_add_yaxis_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:190]
WARNING: [VRFC 10-122] detection_centre_column_counter_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:199]
WARNING: [VRFC 10-122] detection_centre_detect_end_image_0_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:206]
WARNING: [VRFC 10-122] detection_centre_div_gen_0_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:212]
WARNING: [VRFC 10-122] detection_centre_div_xaxis_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:225]
WARNING: [VRFC 10-122] detection_centre_divideur_select_outp_0_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:238]
WARNING: [VRFC 10-122] detection_centre_divideur_select_outp_0_1 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:243]
WARNING: [VRFC 10-122] detection_centre_rdc_1bit_0_1 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:248]
WARNING: [VRFC 10-122] detection_centre_xlconstant_0_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd:256]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.detection_centre [detection_centre_default]
Compiling architecture structure of entity xil_defaultlib.detection_centre_wrapper
Built simulation snapshot detection_centre_wrapper_func_synth

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/xsim.dir/detection_centre_wrapper_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 30 15:20:57 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "detection_centre_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:detection_centre_wrapper} -tclbatch {detection_centre_wrapper.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /c_counter_binary_wrapper/CE_column_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/CE_ligne_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/CLK was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/Pixel_White_Black was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/RESET was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/nb_column was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/nb_ligne was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/xMoy was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/yMoy was not found in the design.
source detection_centre_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detection_centre_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:39 ; elapsed = 00:02:00 . Memory (MB): peak = 2251.129 ; gain = 880.707
add_force {/detection_centre_wrapper/CE_column_count} -radix hex {1 0ns}
add_force {/detection_centre_wrapper/CE_ligne_count} -radix hex {1 0ns}
add_force {/detection_centre_wrapper/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/detection_centre_wrapper/Pixel_White_Black} -radix hex {0 0ns}
add_force {/detection_centre_wrapper/RESET} -radix hex {0 0ns}
run 10 ns
run 10 ns
add_force {/detection_centre_wrapper/RESET} -radix hex {1 0ns}
run 10 ns
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd}
save_wave_config {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg}
set_property top c_counter_binary_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_ip_catalog
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - BlankPixel_counter
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_xAxis
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_yAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_0
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
Adding cell -- xilinx.com:module_ref:detect_end_image:1.0 - detect_end_image_0
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter1
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter
WARNING: [BD 41-1731] Type mismatch between connected pins: /detect_end_image_0/fin(undef) and /div_xAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detect_end_image_0/fin(undef) and /div_yAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
Successfully read diagram <c_counter_binary> from BD file <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd>
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_counter_binary_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj c_counter_binary_wrapper_vlog.prj"
"xvhdl --incr --relax -prj c_counter_binary_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_gate_bit_v12_0_5 -L xbip_counter_v3_0_5 -L c_counter_binary_v12_0_12 -L axi_utils_v2_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot c_counter_binary_wrapper_behav xil_defaultlib.c_counter_binary_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv_co...
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_pkg
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package div_gen_v5_1_13.pkg_addsub
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=11...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_legacy [\c_counter_binary_v12_0_12_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv [\c_counter_binary_v12_0_12_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12 [\c_counter_binary_v12_0_12(c_xde...]
Compiling architecture c_counter_binary_blankpixel_counter_0_arch of entity xil_defaultlib.c_counter_binary_BlankPixel_counter_0 [c_counter_binary_blankpixel_coun...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_counter_binary_add_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_add_xAxis_1 [c_counter_binary_add_xaxis_1_def...]
Compiling architecture c_counter_binary_add_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_add_yAxis_0 [c_counter_binary_add_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.detect_end_image [detect_end_image_default]
Compiling architecture c_counter_binary_detect_end_image_0_1_arch of entity xil_defaultlib.c_counter_binary_detect_end_image_0_1 [c_counter_binary_detect_end_imag...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_13.dividervdc_v [\dividervdc_v(bus_num=18,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_13.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture c_counter_binary_div_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_div_xAxis_1 [c_counter_binary_div_xaxis_1_def...]
Compiling architecture c_counter_binary_div_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_div_yAxis_0 [c_counter_binary_div_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.divideur_select_output [divideur_select_output_default]
Compiling architecture c_counter_binary_divideur_select_outp_0_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_0_0 [c_counter_binary_divideur_select...]
Compiling architecture c_counter_binary_divideur_select_outp_1_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_1_0 [c_counter_binary_divideur_select...]
Compiling architecture behavioral of entity xil_defaultlib.Counter [\Counter(n=11)\]
Compiling architecture c_counter_binary_counter_0_0_arch of entity xil_defaultlib.c_counter_binary_Counter_0_0 [c_counter_binary_counter_0_0_def...]
Compiling architecture c_counter_binary_ligne_counter_1_arch of entity xil_defaultlib.c_counter_binary_ligne_counter_1 [c_counter_binary_ligne_counter_1...]
Compiling architecture behavioral of entity xil_defaultlib.rdc_1bit [rdc_1bit_default]
Compiling architecture c_counter_binary_rdc_1bit_0_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_0_0 [c_counter_binary_rdc_1bit_0_0_de...]
Compiling architecture c_counter_binary_rdc_1bit_1_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_1_0 [c_counter_binary_rdc_1bit_1_0_de...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.c_counter_binary_xlconstant_0_1
Compiling architecture structure of entity xil_defaultlib.c_counter_binary [c_counter_binary_default]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_wrapper
Built simulation snapshot c_counter_binary_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2257.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "c_counter_binary_wrapper_behav -key {Behavioral:sim_1:Functional:c_counter_binary_wrapper} -tclbatch {c_counter_binary_wrapper.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /detection_centre_wrapper/CE_column_count was not found in the design.
WARNING: Simulation object /detection_centre_wrapper/CE_ligne_count was not found in the design.
WARNING: Simulation object /detection_centre_wrapper/CLK was not found in the design.
WARNING: Simulation object /detection_centre_wrapper/Pixel_White_Black was not found in the design.
WARNING: Simulation object /detection_centre_wrapper/RESET was not found in the design.
WARNING: Simulation object /detection_centre_wrapper/nb_column was not found in the design.
WARNING: Simulation object /detection_centre_wrapper/nb_ligne was not found in the design.
WARNING: Simulation object /detection_centre_wrapper/xMoy was not found in the design.
WARNING: Simulation object /detection_centre_wrapper/yMoy was not found in the design.
source c_counter_binary_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'c_counter_binary_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2360.484 ; gain = 103.141
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/c_counter_binary_wrapper/CE_column_count} -radix hex {1 0ns}
add_force {/c_counter_binary_wrapper/CE_ligne_count} -radix hex {1 0ns}
add_force {/c_counter_binary_wrapper/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/c_counter_binary_wrapper/Pixel_White_Black} -radix hex {0 0ns}
add_force {/c_counter_binary_wrapper/RESET} -radix hex {0 0ns}
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.354 . Memory (MB): peak = 2368.109 ; gain = 5.109
[Fri Nov 30 15:26:24 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2368.109 ; gain = 5.109
run 10 ns
run 10 ns
add_force {/c_counter_binary_wrapper/RESET} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/c_counter_binary_wrapper/Pixel_White_Black} -radix hex {1 0ns}
run 10 ns
add_force {/c_counter_binary_wrapper/Pixel_White_Black} -radix hex {0 0ns}
run 10 ns
run 10 us
run 10 us
run 10 us
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2368.109 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A785A1A
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3012.367 ; gain = 644.258
set_property PROGRAM.FILE {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
delete_bd_objs [get_bd_nets xlconstant_0_dout]
startgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins rdc_1bit_1/EN]
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins rdc_1bit_0/EN]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ui/bd_8ec3d9e0.ui> 
current_bd_design [get_bd_designs detection_centre]
close_bd_design [get_bd_designs detection_centre]
current_bd_design [get_bd_designs c_counter_binary]
close_bd_design [get_bd_designs c_counter_binary]
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - BlankPixel_counter
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_xAxis
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_yAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_0
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
Adding cell -- xilinx.com:module_ref:detect_end_image:1.0 - detect_end_image_0
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter1
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter
WARNING: [BD 41-1731] Type mismatch between connected pins: /detect_end_image_0/fin(undef) and /div_xAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detect_end_image_0/fin(undef) and /div_yAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
Successfully read diagram <c_counter_binary> from BD file <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd>
connect_bd_net [get_bd_ports CE_ligne_count] [get_bd_pins ligne_counter/EN]
connect_bd_net [get_bd_ports CE_column_count] [get_bd_pins ligne_counter1/EN]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ui/bd_8ec3d9e0.ui> 
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
save_wave_config {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
