Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ov5640_fun4_lcd_behav xil_defaultlib.ov5640_fun4_lcd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_cartesian_tdata' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/sobel/Sobel_Edge_Detector.v:124]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 24 for port 'sdram_max_addr' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:133]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'taps0x' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/matrix_generate_3x3_1bit.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'taps1x' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/matrix_generate_3x3_1bit.v:61]
WARNING: [VRFC 10-3091] actual bit length 27 differs from formal bit length 28 for port 'app_addr_rd_max' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:188]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'rd_bust_len' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:189]
WARNING: [VRFC 10-3091] actual bit length 27 differs from formal bit length 28 for port 'app_addr_wr_max' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:191]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'wr_bust_len' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:192]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'app_wdf_mask' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_top.v:169]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_phase_locked_lanes' [D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'wr_data_count' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_fifo_ctrl.v:222]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'rd_data_count' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_fifo_ctrl.v:237]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_ultrawave.v" Line 3. Module vlg_ultrawave has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_en.v" Line 7. Module vlg_en_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_trig.v" Line 7. Module vlg_trig has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_echo.v" Line 7. Module vlg_echo has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_cal.v" Line 7. Module vlg_cal has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/project_1.srcs/sources_1/new/fpga_sevo.v" Line 2. Module fpga_sevo has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/picture_size.v" Line 24. Module picture_size has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/ov5640_dri.v" Line 24. Module ov5640_dri has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/i2c_ov5640_rgb565_cfg.v" Line 24. Module i2c_ov5640_rgb565_cfg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/i2c_dri.v" Line 24. Module i2c_dri(SLAVE_ADDR=7'b0111100,CLK_FREQ=27'b010111110101111000010000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/cmos_capture_data.v" Line 23. Module cmos_capture_data has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/rgb2ycbcr.v" Line 22. Module rgb2ycbcr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/binarization/binarization.v" Line 2. Module binarization has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/erosion/VIP_Bit_Erosion_Detector.v" Line 34. Module VIP_Bit_Erosion_Detector has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/matrix_generate_3x3_1bit.v" Line 1. Module matrix_generate_3x3_1bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/line_shift_ram_8bit.v" Line 1. Module line_shift_ram_8bit has a timescale but at least one module in design doesn't have timescale.
