{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"kernel_ALoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"kernel_ALoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"kernel_ALoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"kernel_ALoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"kernel_ALoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"kernel_ALoader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"kernel_ALoader.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"kernel_ALoader.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":10
          , "name":"kernel_ALoader.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":12
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":113
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"186"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":13
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":123
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"209"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":91
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"16"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"209"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"209"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":11
          , "name":"kernel_ALoader.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":18
      , "name":"kernel_AFeeder"
      , "children":
      [
        {
          "type":"bb"
          , "id":19
          , "name":"kernel_AFeeder.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":20
          , "name":"kernel_AFeeder.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":21
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":165
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"20"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":22
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":231
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":254
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"28"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":24
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":231
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"29"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":25
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":254
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"30"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":231
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"31"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":27
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":254
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"32"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":231
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":254
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"34"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":231
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"35"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":254
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"36"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":231
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"37"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":33
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":254
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"38"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":231
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":35
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":254
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"40"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":36
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":231
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"41"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":37
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":254
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_DB_0_ibuffer"
                  , "Start Cycle":"42"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":38
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":266
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"4096 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"53"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":156
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"41"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"53"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"53"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":42
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":43
              , "name":"_AFeeder_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":145
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"131072B requested\n131072B implemented"
                    }
                  ]
                  , "Requested size":"131072 bytes"
                  , "Implemented size":"131072 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"512 bits"
                  , "Bank depth":"256 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":68
      , "name":"kernel_BLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":69
          , "name":"kernel_BLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":70
          , "name":"kernel_BLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":71
          , "name":"kernel_BLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"15"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"72"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":72
          , "name":"kernel_BLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":73
          , "name":"kernel_BLoader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"75"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":74
          , "name":"kernel_BLoader.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"77"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":75
          , "name":"kernel_BLoader.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":76
          , "name":"kernel_BLoader.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":78
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":317
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"186"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":79
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":327
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"209"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":81
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":295
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"82"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":82
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"209"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"209"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":77
          , "name":"kernel_BLoader.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":83
      , "name":"kernel_BFeeder"
      , "children":
      [
        {
          "type":"bb"
          , "id":84
          , "name":"kernel_BFeeder.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":85
          , "name":"kernel_BFeeder.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":86
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":369
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"20"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":87
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":435
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":88
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"28"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":89
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":435
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"29"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":90
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"30"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":91
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":435
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"31"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":92
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"32"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":93
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":435
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":94
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"34"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":95
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":435
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"35"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":96
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"36"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":97
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":435
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"37"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":98
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"38"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":99
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":435
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":100
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"40"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":101
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":435
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"41"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":102
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_DB_0_ibuffer"
                  , "Start Cycle":"42"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":103
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":469
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"4096 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"53"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":105
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"106"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":106
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"53"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"53"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":107
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":108
              , "name":"_BFeeder_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":349
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"131072B requested\n131072B implemented"
                    }
                  ]
                  , "Requested size":"131072 bytes"
                  , "Implemented size":"131072 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"512 bits"
                  , "Bank depth":"256 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":133
      , "name":"kernel_Out"
      , "children":
      [
        {
          "type":"bb"
          , "id":134
          , "name":"kernel_Out.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"20"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":135
          , "name":"kernel_Out.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":136
          , "name":"kernel_Out.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"138"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":137
          , "name":"kernel_Out.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"140"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":138
          , "name":"kernel_Out.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":139
          , "name":"kernel_Out.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":141
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":540
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"4096 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":142
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":543
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"4096 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":143
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":686
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"75"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":145
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":509
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"146"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":146
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"75"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"75"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":140
          , "name":"kernel_Out.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":147
      , "name":"kernel_ALoader_T"
      , "children":
      [
        {
          "type":"bb"
          , "id":148
          , "name":"kernel_ALoader_T.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":149
          , "name":"kernel_ALoader_T.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":150
          , "name":"kernel_ALoader_T.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"15"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"151"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":151
          , "name":"kernel_ALoader_T.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":152
          , "name":"kernel_ALoader_T.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"154"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":153
          , "name":"kernel_ALoader_T.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"156"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":154
          , "name":"kernel_ALoader_T.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":155
          , "name":"kernel_ALoader_T.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":157
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":765
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"186"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":158
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":775
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"209"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":160
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":743
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"161"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":161
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"209"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"209"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":156
          , "name":"kernel_ALoader_T.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":162
      , "name":"kernel_AFeeder_T"
      , "children":
      [
        {
          "type":"bb"
          , "id":163
          , "name":"kernel_AFeeder_T.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":164
          , "name":"kernel_AFeeder_T.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":165
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":817
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"20"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":166
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":883
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":167
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":905
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"28"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":168
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":883
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"29"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":169
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":905
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"30"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":170
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":883
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"31"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":171
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":905
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"32"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":172
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":883
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":173
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":905
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"34"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":174
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":883
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"35"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":175
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":905
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"36"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":176
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":883
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"37"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":177
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":905
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"38"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":178
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":883
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":179
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":905
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"40"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":180
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":883
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"41"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":181
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":905
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"42"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":182
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":917
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"4096 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"53"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":184
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":808
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"185"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":185
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"53"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"53"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":186
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":187
              , "name":"_AFeeder_T_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":797
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"131072B requested\n131072B implemented"
                    }
                  ]
                  , "Requested size":"131072 bytes"
                  , "Implemented size":"131072 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"512 bits"
                  , "Bank depth":"256 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":212
      , "name":"kernel_BLoader_T"
      , "children":
      [
        {
          "type":"bb"
          , "id":213
          , "name":"kernel_BLoader_T.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":214
          , "name":"kernel_BLoader_T.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":215
          , "name":"kernel_BLoader_T.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"216"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":216
          , "name":"kernel_BLoader_T.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":217
          , "name":"kernel_BLoader_T.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"219"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":218
          , "name":"kernel_BLoader_T.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"221"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":219
          , "name":"kernel_BLoader_T.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":220
          , "name":"kernel_BLoader_T.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":222
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":968
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"186"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":223
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":978
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"209"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":225
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":946
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"226"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":226
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"209"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"209"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":221
          , "name":"kernel_BLoader_T.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":227
      , "name":"kernel_BFeeder_T"
      , "children":
      [
        {
          "type":"bb"
          , "id":228
          , "name":"kernel_BFeeder_T.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":229
          , "name":"kernel_BFeeder_T.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":230
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1020
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"20"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":231
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1086
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":232
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1109
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"28"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":233
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1086
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"29"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":234
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1109
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"30"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":235
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1086
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"31"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":236
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1109
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"32"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":237
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1086
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":238
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1109
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"34"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":239
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1086
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"35"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":240
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1109
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"36"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":241
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1086
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"37"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":242
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1109
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"38"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":243
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1086
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":244
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1109
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"40"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":245
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1086
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"41"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":246
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1109
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_BFeeder_T_DB_0_ibuffer"
                  , "Start Cycle":"42"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":247
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1121
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"4096 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"53"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":249
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1011
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"250"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":250
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"53"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"53"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":251
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":252
              , "name":"_BFeeder_T_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1000
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"131072B requested\n131072B implemented"
                    }
                  ]
                  , "Requested size":"131072 bytes"
                  , "Implemented size":"131072 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"512 bits"
                  , "Bank depth":"256 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":277
      , "name":"kernel_Out_T"
      , "children":
      [
        {
          "type":"bb"
          , "id":278
          , "name":"kernel_Out_T.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"20"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":279
          , "name":"kernel_Out_T.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":280
          , "name":"kernel_Out_T.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"282"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":281
          , "name":"kernel_Out_T.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"284"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":282
          , "name":"kernel_Out_T.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":283
          , "name":"kernel_Out_T.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":285
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1193
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"4096 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":286
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1196
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"4096 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":287
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1339
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"75"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":289
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1162
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"290"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":290
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"75"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"75"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":284
          , "name":"kernel_Out_T.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":291
      , "name":"kernel_E"
      , "children":
      [
        {
          "type":"bb"
          , "id":292
          , "name":"kernel_E.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":293
          , "name":"kernel_E.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":294
          , "name":"kernel_E.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"296"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":295
          , "name":"kernel_E.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"298"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":296
          , "name":"kernel_E.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":297
          , "name":"kernel_E.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":299
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1395
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"12"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":300
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1396
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"12"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":301
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1398
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":303
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1389
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"304"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":304
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"21"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":298
          , "name":"kernel_E.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":305
      , "name":"kernel_unloader"
      , "children":
      [
        {
          "type":"bb"
          , "id":306
          , "name":"kernel_unloader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":307
          , "name":"kernel_unloader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":308
          , "name":"kernel_unloader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"14"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"310"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":309
          , "name":"kernel_unloader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"312"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":310
          , "name":"kernel_unloader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":311
          , "name":"kernel_unloader.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":313
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1429
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"11"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":314
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1432
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"17"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":315
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/syr2k_lab/s10/a.cl"
                    , "line":1423
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"316"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":316
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"19"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"19"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":312
          , "name":"kernel_unloader.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":317
      , "name":"Intel_Internal_Collect_Autorun_Profiling"
      , "children":
      [
        {
          "type":"bb"
          , "id":318
          , "name":"Intel_Internal_Collect_Autorun_Profiling.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":17
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"4"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":183
      , "name":"_AFeeder_T_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/syr2k_lab/s10/a.cl"
            , "line":789
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"4096 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":39
      , "name":"_AFeeder_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/syr2k_lab/s10/a.cl"
            , "line":137
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"4096 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":159
      , "name":"_ALoader_T_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/syr2k_lab/s10/a.cl"
            , "line":725
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":14
      , "name":"_ALoader_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/syr2k_lab/s10/a.cl"
            , "line":73
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":248
      , "name":"_BFeeder_T_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/syr2k_lab/s10/a.cl"
            , "line":992
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"4096 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":104
      , "name":"_BFeeder_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/syr2k_lab/s10/a.cl"
            , "line":341
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"4096 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":224
      , "name":"_BLoader_T_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/syr2k_lab/s10/a.cl"
            , "line":928
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":80
      , "name":"_BLoader_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/syr2k_lab/s10/a.cl"
            , "line":277
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":302
      , "name":"_E_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/syr2k_lab/s10/a.cl"
            , "line":1377
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":288
      , "name":"_Out_T_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/syr2k_lab/s10/a.cl"
            , "line":1131
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":144
      , "name":"_Out_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/syr2k_lab/s10/a.cl"
            , "line":479
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"256"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":13
      , "to":14
    }
    , {
      "from":6
      , "to":4
    }
    , {
      "from":6
      , "to":5
    }
    , {
      "from":3
      , "to":5
    }
    , {
      "from":9
      , "to":6
    }
    , {
      "from":9
      , "to":7
    }
    , {
      "from":5
      , "to":7
    }
    , {
      "from":11
      , "to":8
    }
    , {
      "from":7
      , "to":8
    }
    , {
      "from":11
      , "to":9
    }
    , {
      "from":16
      , "to":15
    }
    , {
      "from":8
      , "to":15
    }
    , {
      "from":12
      , "to":16
    }
    , {
      "from":13
      , "to":16
    }
    , {
      "from":16
      , "to":11
    }
    , {
      "from":15
      , "to":12
    }
    , {
      "from":12
      , "to":13
    }
    , {
      "from":17
      , "to":12
    }
    , {
      "from":14
      , "to":21
    }
    , {
      "from":38
      , "to":39
    }
    , {
      "from":43
      , "to":23
    }
    , {
      "from":43
      , "to":25
    }
    , {
      "from":43
      , "to":27
    }
    , {
      "from":43
      , "to":29
    }
    , {
      "from":43
      , "to":31
    }
    , {
      "from":43
      , "to":33
    }
    , {
      "from":43
      , "to":35
    }
    , {
      "from":43
      , "to":37
    }
    , {
      "from":22
      , "to":43
    }
    , {
      "from":24
      , "to":43
    }
    , {
      "from":26
      , "to":43
    }
    , {
      "from":28
      , "to":43
    }
    , {
      "from":30
      , "to":43
    }
    , {
      "from":32
      , "to":43
    }
    , {
      "from":34
      , "to":43
    }
    , {
      "from":36
      , "to":43
    }
    , {
      "from":41
      , "to":40
    }
    , {
      "from":19
      , "to":40
    }
    , {
      "from":21
      , "to":41
    }
    , {
      "from":22
      , "to":41
    }
    , {
      "from":23
      , "to":41
    }
    , {
      "from":24
      , "to":41
    }
    , {
      "from":25
      , "to":41
    }
    , {
      "from":26
      , "to":41
    }
    , {
      "from":27
      , "to":41
    }
    , {
      "from":28
      , "to":41
    }
    , {
      "from":29
      , "to":41
    }
    , {
      "from":30
      , "to":41
    }
    , {
      "from":31
      , "to":41
    }
    , {
      "from":32
      , "to":41
    }
    , {
      "from":33
      , "to":41
    }
    , {
      "from":34
      , "to":41
    }
    , {
      "from":35
      , "to":41
    }
    , {
      "from":36
      , "to":41
    }
    , {
      "from":37
      , "to":41
    }
    , {
      "from":38
      , "to":41
    }
    , {
      "from":40
      , "to":21
    }
    , {
      "from":21
      , "to":22
    }
    , {
      "from":21
      , "to":23
    }
    , {
      "from":21
      , "to":24
    }
    , {
      "from":21
      , "to":25
    }
    , {
      "from":21
      , "to":26
    }
    , {
      "from":21
      , "to":27
    }
    , {
      "from":21
      , "to":28
    }
    , {
      "from":21
      , "to":29
    }
    , {
      "from":21
      , "to":30
    }
    , {
      "from":21
      , "to":31
    }
    , {
      "from":21
      , "to":32
    }
    , {
      "from":21
      , "to":33
    }
    , {
      "from":21
      , "to":34
    }
    , {
      "from":21
      , "to":35
    }
    , {
      "from":21
      , "to":36
    }
    , {
      "from":21
      , "to":37
    }
    , {
      "from":22
      , "to":38
    }
    , {
      "from":23
      , "to":38
    }
    , {
      "from":24
      , "to":38
    }
    , {
      "from":25
      , "to":38
    }
    , {
      "from":26
      , "to":38
    }
    , {
      "from":27
      , "to":38
    }
    , {
      "from":28
      , "to":38
    }
    , {
      "from":29
      , "to":38
    }
    , {
      "from":30
      , "to":38
    }
    , {
      "from":31
      , "to":38
    }
    , {
      "from":32
      , "to":38
    }
    , {
      "from":33
      , "to":38
    }
    , {
      "from":34
      , "to":38
    }
    , {
      "from":35
      , "to":38
    }
    , {
      "from":36
      , "to":38
    }
    , {
      "from":37
      , "to":38
    }
    , {
      "from":79
      , "to":80
    }
    , {
      "from":72
      , "to":70
    }
    , {
      "from":72
      , "to":71
    }
    , {
      "from":69
      , "to":71
    }
    , {
      "from":75
      , "to":72
    }
    , {
      "from":75
      , "to":73
    }
    , {
      "from":71
      , "to":73
    }
    , {
      "from":77
      , "to":74
    }
    , {
      "from":73
      , "to":74
    }
    , {
      "from":77
      , "to":75
    }
    , {
      "from":82
      , "to":81
    }
    , {
      "from":74
      , "to":81
    }
    , {
      "from":78
      , "to":82
    }
    , {
      "from":79
      , "to":82
    }
    , {
      "from":82
      , "to":77
    }
    , {
      "from":81
      , "to":78
    }
    , {
      "from":78
      , "to":79
    }
    , {
      "from":17
      , "to":78
    }
    , {
      "from":80
      , "to":86
    }
    , {
      "from":103
      , "to":104
    }
    , {
      "from":108
      , "to":88
    }
    , {
      "from":108
      , "to":90
    }
    , {
      "from":108
      , "to":92
    }
    , {
      "from":108
      , "to":94
    }
    , {
      "from":108
      , "to":96
    }
    , {
      "from":108
      , "to":98
    }
    , {
      "from":108
      , "to":100
    }
    , {
      "from":108
      , "to":102
    }
    , {
      "from":87
      , "to":108
    }
    , {
      "from":89
      , "to":108
    }
    , {
      "from":91
      , "to":108
    }
    , {
      "from":93
      , "to":108
    }
    , {
      "from":95
      , "to":108
    }
    , {
      "from":97
      , "to":108
    }
    , {
      "from":99
      , "to":108
    }
    , {
      "from":101
      , "to":108
    }
    , {
      "from":106
      , "to":105
    }
    , {
      "from":84
      , "to":105
    }
    , {
      "from":86
      , "to":106
    }
    , {
      "from":87
      , "to":106
    }
    , {
      "from":88
      , "to":106
    }
    , {
      "from":89
      , "to":106
    }
    , {
      "from":90
      , "to":106
    }
    , {
      "from":91
      , "to":106
    }
    , {
      "from":92
      , "to":106
    }
    , {
      "from":93
      , "to":106
    }
    , {
      "from":94
      , "to":106
    }
    , {
      "from":95
      , "to":106
    }
    , {
      "from":96
      , "to":106
    }
    , {
      "from":97
      , "to":106
    }
    , {
      "from":98
      , "to":106
    }
    , {
      "from":99
      , "to":106
    }
    , {
      "from":100
      , "to":106
    }
    , {
      "from":101
      , "to":106
    }
    , {
      "from":102
      , "to":106
    }
    , {
      "from":103
      , "to":106
    }
    , {
      "from":105
      , "to":86
    }
    , {
      "from":86
      , "to":87
    }
    , {
      "from":86
      , "to":88
    }
    , {
      "from":86
      , "to":89
    }
    , {
      "from":86
      , "to":90
    }
    , {
      "from":86
      , "to":91
    }
    , {
      "from":86
      , "to":92
    }
    , {
      "from":86
      , "to":93
    }
    , {
      "from":86
      , "to":94
    }
    , {
      "from":86
      , "to":95
    }
    , {
      "from":86
      , "to":96
    }
    , {
      "from":86
      , "to":97
    }
    , {
      "from":86
      , "to":98
    }
    , {
      "from":86
      , "to":99
    }
    , {
      "from":86
      , "to":100
    }
    , {
      "from":86
      , "to":101
    }
    , {
      "from":86
      , "to":102
    }
    , {
      "from":87
      , "to":103
    }
    , {
      "from":88
      , "to":103
    }
    , {
      "from":89
      , "to":103
    }
    , {
      "from":90
      , "to":103
    }
    , {
      "from":91
      , "to":103
    }
    , {
      "from":92
      , "to":103
    }
    , {
      "from":93
      , "to":103
    }
    , {
      "from":94
      , "to":103
    }
    , {
      "from":95
      , "to":103
    }
    , {
      "from":96
      , "to":103
    }
    , {
      "from":97
      , "to":103
    }
    , {
      "from":98
      , "to":103
    }
    , {
      "from":99
      , "to":103
    }
    , {
      "from":100
      , "to":103
    }
    , {
      "from":101
      , "to":103
    }
    , {
      "from":102
      , "to":103
    }
    , {
      "from":104
      , "to":141
    }
    , {
      "from":39
      , "to":142
    }
    , {
      "from":143
      , "to":144
    }
    , {
      "from":138
      , "to":135
    }
    , {
      "from":138
      , "to":136
    }
    , {
      "from":134
      , "to":136
    }
    , {
      "from":140
      , "to":137
    }
    , {
      "from":136
      , "to":137
    }
    , {
      "from":140
      , "to":138
    }
    , {
      "from":146
      , "to":145
    }
    , {
      "from":137
      , "to":145
    }
    , {
      "from":141
      , "to":146
    }
    , {
      "from":142
      , "to":146
    }
    , {
      "from":143
      , "to":146
    }
    , {
      "from":146
      , "to":140
    }
    , {
      "from":145
      , "to":141
    }
    , {
      "from":145
      , "to":142
    }
    , {
      "from":141
      , "to":143
    }
    , {
      "from":142
      , "to":143
    }
    , {
      "from":158
      , "to":159
    }
    , {
      "from":151
      , "to":149
    }
    , {
      "from":151
      , "to":150
    }
    , {
      "from":148
      , "to":150
    }
    , {
      "from":154
      , "to":151
    }
    , {
      "from":154
      , "to":152
    }
    , {
      "from":150
      , "to":152
    }
    , {
      "from":156
      , "to":153
    }
    , {
      "from":152
      , "to":153
    }
    , {
      "from":156
      , "to":154
    }
    , {
      "from":161
      , "to":160
    }
    , {
      "from":153
      , "to":160
    }
    , {
      "from":157
      , "to":161
    }
    , {
      "from":158
      , "to":161
    }
    , {
      "from":161
      , "to":156
    }
    , {
      "from":160
      , "to":157
    }
    , {
      "from":157
      , "to":158
    }
    , {
      "from":17
      , "to":157
    }
    , {
      "from":159
      , "to":165
    }
    , {
      "from":182
      , "to":183
    }
    , {
      "from":187
      , "to":167
    }
    , {
      "from":187
      , "to":169
    }
    , {
      "from":187
      , "to":171
    }
    , {
      "from":187
      , "to":173
    }
    , {
      "from":187
      , "to":175
    }
    , {
      "from":187
      , "to":177
    }
    , {
      "from":187
      , "to":179
    }
    , {
      "from":187
      , "to":181
    }
    , {
      "from":166
      , "to":187
    }
    , {
      "from":168
      , "to":187
    }
    , {
      "from":170
      , "to":187
    }
    , {
      "from":172
      , "to":187
    }
    , {
      "from":174
      , "to":187
    }
    , {
      "from":176
      , "to":187
    }
    , {
      "from":178
      , "to":187
    }
    , {
      "from":180
      , "to":187
    }
    , {
      "from":185
      , "to":184
    }
    , {
      "from":163
      , "to":184
    }
    , {
      "from":165
      , "to":185
    }
    , {
      "from":166
      , "to":185
    }
    , {
      "from":167
      , "to":185
    }
    , {
      "from":168
      , "to":185
    }
    , {
      "from":169
      , "to":185
    }
    , {
      "from":170
      , "to":185
    }
    , {
      "from":171
      , "to":185
    }
    , {
      "from":172
      , "to":185
    }
    , {
      "from":173
      , "to":185
    }
    , {
      "from":174
      , "to":185
    }
    , {
      "from":175
      , "to":185
    }
    , {
      "from":176
      , "to":185
    }
    , {
      "from":177
      , "to":185
    }
    , {
      "from":178
      , "to":185
    }
    , {
      "from":179
      , "to":185
    }
    , {
      "from":180
      , "to":185
    }
    , {
      "from":181
      , "to":185
    }
    , {
      "from":182
      , "to":185
    }
    , {
      "from":184
      , "to":165
    }
    , {
      "from":165
      , "to":166
    }
    , {
      "from":165
      , "to":167
    }
    , {
      "from":165
      , "to":168
    }
    , {
      "from":165
      , "to":169
    }
    , {
      "from":165
      , "to":170
    }
    , {
      "from":165
      , "to":171
    }
    , {
      "from":165
      , "to":172
    }
    , {
      "from":165
      , "to":173
    }
    , {
      "from":165
      , "to":174
    }
    , {
      "from":165
      , "to":175
    }
    , {
      "from":165
      , "to":176
    }
    , {
      "from":165
      , "to":177
    }
    , {
      "from":165
      , "to":178
    }
    , {
      "from":165
      , "to":179
    }
    , {
      "from":165
      , "to":180
    }
    , {
      "from":165
      , "to":181
    }
    , {
      "from":166
      , "to":182
    }
    , {
      "from":167
      , "to":182
    }
    , {
      "from":168
      , "to":182
    }
    , {
      "from":169
      , "to":182
    }
    , {
      "from":170
      , "to":182
    }
    , {
      "from":171
      , "to":182
    }
    , {
      "from":172
      , "to":182
    }
    , {
      "from":173
      , "to":182
    }
    , {
      "from":174
      , "to":182
    }
    , {
      "from":175
      , "to":182
    }
    , {
      "from":176
      , "to":182
    }
    , {
      "from":177
      , "to":182
    }
    , {
      "from":178
      , "to":182
    }
    , {
      "from":179
      , "to":182
    }
    , {
      "from":180
      , "to":182
    }
    , {
      "from":181
      , "to":182
    }
    , {
      "from":223
      , "to":224
    }
    , {
      "from":216
      , "to":214
    }
    , {
      "from":216
      , "to":215
    }
    , {
      "from":213
      , "to":215
    }
    , {
      "from":219
      , "to":216
    }
    , {
      "from":219
      , "to":217
    }
    , {
      "from":215
      , "to":217
    }
    , {
      "from":221
      , "to":218
    }
    , {
      "from":217
      , "to":218
    }
    , {
      "from":221
      , "to":219
    }
    , {
      "from":226
      , "to":225
    }
    , {
      "from":218
      , "to":225
    }
    , {
      "from":222
      , "to":226
    }
    , {
      "from":223
      , "to":226
    }
    , {
      "from":226
      , "to":221
    }
    , {
      "from":225
      , "to":222
    }
    , {
      "from":222
      , "to":223
    }
    , {
      "from":17
      , "to":222
    }
    , {
      "from":224
      , "to":230
    }
    , {
      "from":247
      , "to":248
    }
    , {
      "from":252
      , "to":232
    }
    , {
      "from":252
      , "to":234
    }
    , {
      "from":252
      , "to":236
    }
    , {
      "from":252
      , "to":238
    }
    , {
      "from":252
      , "to":240
    }
    , {
      "from":252
      , "to":242
    }
    , {
      "from":252
      , "to":244
    }
    , {
      "from":252
      , "to":246
    }
    , {
      "from":231
      , "to":252
    }
    , {
      "from":233
      , "to":252
    }
    , {
      "from":235
      , "to":252
    }
    , {
      "from":237
      , "to":252
    }
    , {
      "from":239
      , "to":252
    }
    , {
      "from":241
      , "to":252
    }
    , {
      "from":243
      , "to":252
    }
    , {
      "from":245
      , "to":252
    }
    , {
      "from":250
      , "to":249
    }
    , {
      "from":228
      , "to":249
    }
    , {
      "from":230
      , "to":250
    }
    , {
      "from":231
      , "to":250
    }
    , {
      "from":232
      , "to":250
    }
    , {
      "from":233
      , "to":250
    }
    , {
      "from":234
      , "to":250
    }
    , {
      "from":235
      , "to":250
    }
    , {
      "from":236
      , "to":250
    }
    , {
      "from":237
      , "to":250
    }
    , {
      "from":238
      , "to":250
    }
    , {
      "from":239
      , "to":250
    }
    , {
      "from":240
      , "to":250
    }
    , {
      "from":241
      , "to":250
    }
    , {
      "from":242
      , "to":250
    }
    , {
      "from":243
      , "to":250
    }
    , {
      "from":244
      , "to":250
    }
    , {
      "from":245
      , "to":250
    }
    , {
      "from":246
      , "to":250
    }
    , {
      "from":247
      , "to":250
    }
    , {
      "from":249
      , "to":230
    }
    , {
      "from":230
      , "to":231
    }
    , {
      "from":230
      , "to":232
    }
    , {
      "from":230
      , "to":233
    }
    , {
      "from":230
      , "to":234
    }
    , {
      "from":230
      , "to":235
    }
    , {
      "from":230
      , "to":236
    }
    , {
      "from":230
      , "to":237
    }
    , {
      "from":230
      , "to":238
    }
    , {
      "from":230
      , "to":239
    }
    , {
      "from":230
      , "to":240
    }
    , {
      "from":230
      , "to":241
    }
    , {
      "from":230
      , "to":242
    }
    , {
      "from":230
      , "to":243
    }
    , {
      "from":230
      , "to":244
    }
    , {
      "from":230
      , "to":245
    }
    , {
      "from":230
      , "to":246
    }
    , {
      "from":231
      , "to":247
    }
    , {
      "from":232
      , "to":247
    }
    , {
      "from":233
      , "to":247
    }
    , {
      "from":234
      , "to":247
    }
    , {
      "from":235
      , "to":247
    }
    , {
      "from":236
      , "to":247
    }
    , {
      "from":237
      , "to":247
    }
    , {
      "from":238
      , "to":247
    }
    , {
      "from":239
      , "to":247
    }
    , {
      "from":240
      , "to":247
    }
    , {
      "from":241
      , "to":247
    }
    , {
      "from":242
      , "to":247
    }
    , {
      "from":243
      , "to":247
    }
    , {
      "from":244
      , "to":247
    }
    , {
      "from":245
      , "to":247
    }
    , {
      "from":246
      , "to":247
    }
    , {
      "from":248
      , "to":285
    }
    , {
      "from":183
      , "to":286
    }
    , {
      "from":287
      , "to":288
    }
    , {
      "from":282
      , "to":279
    }
    , {
      "from":282
      , "to":280
    }
    , {
      "from":278
      , "to":280
    }
    , {
      "from":284
      , "to":281
    }
    , {
      "from":280
      , "to":281
    }
    , {
      "from":284
      , "to":282
    }
    , {
      "from":290
      , "to":289
    }
    , {
      "from":281
      , "to":289
    }
    , {
      "from":285
      , "to":290
    }
    , {
      "from":286
      , "to":290
    }
    , {
      "from":287
      , "to":290
    }
    , {
      "from":290
      , "to":284
    }
    , {
      "from":289
      , "to":285
    }
    , {
      "from":289
      , "to":286
    }
    , {
      "from":285
      , "to":287
    }
    , {
      "from":286
      , "to":287
    }
    , {
      "from":144
      , "to":299
    }
    , {
      "from":288
      , "to":300
    }
    , {
      "from":301
      , "to":302
    }
    , {
      "from":296
      , "to":293
    }
    , {
      "from":296
      , "to":294
    }
    , {
      "from":292
      , "to":294
    }
    , {
      "from":298
      , "to":295
    }
    , {
      "from":294
      , "to":295
    }
    , {
      "from":298
      , "to":296
    }
    , {
      "from":304
      , "to":303
    }
    , {
      "from":295
      , "to":303
    }
    , {
      "from":299
      , "to":304
    }
    , {
      "from":300
      , "to":304
    }
    , {
      "from":301
      , "to":304
    }
    , {
      "from":304
      , "to":298
    }
    , {
      "from":303
      , "to":299
    }
    , {
      "from":303
      , "to":300
    }
    , {
      "from":299
      , "to":301
    }
    , {
      "from":300
      , "to":301
    }
    , {
      "from":302
      , "to":313
    }
    , {
      "from":310
      , "to":307
    }
    , {
      "from":310
      , "to":308
    }
    , {
      "from":306
      , "to":308
    }
    , {
      "from":312
      , "to":309
    }
    , {
      "from":308
      , "to":309
    }
    , {
      "from":312
      , "to":310
    }
    , {
      "from":316
      , "to":315
    }
    , {
      "from":309
      , "to":315
    }
    , {
      "from":313
      , "to":316
    }
    , {
      "from":314
      , "to":316
    }
    , {
      "from":316
      , "to":312
    }
    , {
      "from":315
      , "to":313
    }
    , {
      "from":313
      , "to":314
    }
    , {
      "from":314
      , "to":17
    }
  ]
}
