Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed May  1 16:17:09 2024
| Host         : brunoPC running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_drc -file vespa_soc_wrapper_drc_routed.rpt -pb vespa_soc_wrapper_drc_routed.pb -rpx vespa_soc_wrapper_drc_routed.rpx
| Design       : vespa_soc_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 37
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 36         |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[1]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[1]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[2]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[2]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[3]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[3]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[4]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[4]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[6]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[6]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[9]_LDC_i_1_n_2 is a gated clock net sourced by a combinational pin vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[9]_LDC_i_1/O, cell vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/C1_out is a gated clock net sourced by a combinational pin vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/C_reg_i_2/O, cell vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/C_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[0]_0 is a gated clock net sourced by a combinational pin vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/Z_reg_i_2/O, cell vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/Z_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[2]_1 is a gated clock net sourced by a combinational pin vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/V_reg_i_2/O, cell vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/V_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[24]_0 is a gated clock net sourced by a combinational pin vespa_soc_i/vespa_cpu_0/inst/DATAPATH/out_reg_i_2/O, cell vespa_soc_i/vespa_cpu_0/inst/DATAPATH/out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


