Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\souza\Desktop\babbage\babbage\bin2BCD.v" into library work
Parsing module <bin2BCD>.
Analyzing Verilog file "C:\Users\souza\Desktop\babbage\babbage\displaymux.v" into library work
Parsing module <displaymux>.
Analyzing Verilog file "C:\Users\souza\Desktop\babbage\babbage\babbage.v" into library work
Parsing module <babbage>.
Analyzing Verilog file "C:\Users\souza\Desktop\babbage\babbage\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <babbage>.

Elaborating module <displaymux>.

Elaborating module <bin2BCD>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\souza\Desktop\babbage\babbage\top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <babbage>.
    Related source file is "C:\Users\souza\Desktop\babbage\babbage\babbage.v".
        inicio = 0
        espera = 1
        espera_sync = 2
        setar = 3
        calculo = 4
        waitnext = 5
        waitnext_sync = 6
    Found 10-bit register for signal <h>.
    Found 10-bit register for signal <f>.
    Found 10-bit register for signal <g>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <h[9]_f[9]_add_4_OUT> created at line 88.
    Found 10-bit adder for signal <f[9]_g[9]_add_5_OUT> created at line 89.
    Found 10-bit adder for signal <g[9]_GND_2_o_add_6_OUT> created at line 90.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <babbage> synthesized.

Synthesizing Unit <displaymux>.
    Related source file is "C:\Users\souza\Desktop\babbage\babbage\displaymux.v".
        s0 = 0
        s1 = 1
        s2 = 2
    Found 4-bit register for signal <decinput>.
    Found 2-bit register for signal <state>.
    Found 3-bit register for signal <dsel>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (falling_edge)                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x7-bit Read Only RAM for signal <hex>
    Found 4-bit 4-to-1 multiplexer for signal <state[1]_und0[3]_wide_mux_2_OUT> created at line 51.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <displaymux> synthesized.

Synthesizing Unit <bin2BCD>.
    Related source file is "C:\Users\souza\Desktop\babbage\babbage\bin2BCD.v".
    Found 4-bit adder for signal <n0075> created at line 38.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_4_OUT> created at line 38.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_7_OUT> created at line 38.
    Found 4-bit adder for signal <n0085> created at line 37.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_13_OUT> created at line 38.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_16_OUT> created at line 37.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_19_OUT> created at line 38.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_22_OUT> created at line 37.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_25_OUT> created at line 38.
    Found 4-bit adder for signal <n0104> created at line 36.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_31_OUT> created at line 37.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_34_OUT> created at line 38.
    Found 3-bit comparator lessequal for signal <n0000> created at line 38
    Found 4-bit comparator lessequal for signal <n0004> created at line 38
    Found 4-bit comparator lessequal for signal <n0008> created at line 38
    Found 3-bit comparator lessequal for signal <n0012> created at line 37
    Found 4-bit comparator lessequal for signal <n0016> created at line 38
    Found 4-bit comparator lessequal for signal <n0020> created at line 37
    Found 4-bit comparator lessequal for signal <n0024> created at line 38
    Found 4-bit comparator lessequal for signal <n0028> created at line 37
    Found 4-bit comparator lessequal for signal <n0032> created at line 38
    Found 3-bit comparator lessequal for signal <n0036> created at line 36
    Found 4-bit comparator lessequal for signal <n0040> created at line 37
    Found 4-bit comparator lessequal for signal <n0044> created at line 38
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <bin2BCD> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 15
 10-bit adder                                          : 3
 4-bit adder                                           : 12
# Registers                                            : 5
 10-bit register                                       : 3
 3-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 12
 3-bit comparator lessequal                            : 3
 4-bit comparator lessequal                            : 9
# Multiplexers                                         : 16
 10-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <babbage>.
The following registers are absorbed into accumulator <h>: 1 register on signal <h>.
The following registers are absorbed into accumulator <f>: 1 register on signal <f>.
Unit <babbage> synthesized (advanced).

Synthesizing (advanced) Unit <displaymux>.
INFO:Xst:3231 - The small RAM <Mram_hex> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <decinput>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <hex>           |          |
    -----------------------------------------------------------------------
Unit <displaymux> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 1
 4-bit adder                                           : 12
# Accumulators                                         : 2
 10-bit up loadable accumulator                        : 2
# Registers                                            : 17
 Flip-Flops                                            : 17
# Comparators                                          : 12
 3-bit comparator lessequal                            : 3
 4-bit comparator lessequal                            : 9
# Multiplexers                                         : 14
 10-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/FSM_1> on signal <state[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------
WARNING:Xst:1293 - FF/Latch <g_0> has a constant value of 0 in block <babbage>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <babbage> ...

Optimizing unit <displaymux> ...

Optimizing unit <bin2BCD> ...
INFO:Xst:3203 - The FF/Latch <u1/state_FSM_FFd1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <u1/dsel_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 148
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 19
#      LUT3                        : 24
#      LUT4                        : 13
#      LUT5                        : 26
#      LUT6                        : 23
#      MUXCY                       : 18
#      XORCY                       : 20
# FlipFlops/Latches                : 41
#      FD_1                        : 9
#      FDC_1                       : 3
#      FDCE                        : 20
#      FDCE_1                      : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  11440     0%  
 Number of Slice LUTs:                  109  out of   5720     1%  
    Number used as Logic:               109  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    111
   Number with an unused Flip Flop:      70  out of    111    63%  
   Number with an unused LUT:             2  out of    111     1%  
   Number of fully used LUT-FF pairs:    39  out of    111    35%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    200     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 41    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.110ns (Maximum Frequency: 140.647MHz)
   Minimum input arrival time before clock: 4.242ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.110ns (frequency: 140.647MHz)
  Total number of paths / destination ports: 1730 / 70
-------------------------------------------------------------------------
Delay:               7.110ns (Levels of Logic = 5)
  Source:            u0/h_6 (FF)
  Destination:       u1/decinput_2 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: u0/h_6 to u1/decinput_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.525   1.557  u0/h_6 (u0/h_6)
     LUT5:I0->O            4   0.254   1.032  u1/u0/Mmux_GND_4_o_GND_4_o_mux_8_OUT31 (u1/u0/Madd_GND_4_o_GND_4_o_add_13_OUT_lut<3>)
     LUT6:I3->O            9   0.235   0.976  u1/u0/Mmux_GND_4_o_GND_4_o_mux_20_OUT42 (u1/u0/Madd_GND_4_o_GND_4_o_add_22_OUT_cy<0>)
     LUT5:I4->O            4   0.254   1.032  u1/u0/Mmux_GND_4_o_GND_4_o_mux_23_OUT21 (u1/u0/Madd_GND_4_o_GND_4_o_add_31_OUT_lut<2>)
     LUT6:I3->O            1   0.235   0.682  u1/Mmux_state[1]_und0[3]_wide_mux_2_OUT<2>3 (u1/Mmux_state[1]_und0[3]_wide_mux_2_OUT<2>2)
     LUT6:I5->O            1   0.254   0.000  u1/Mmux_state[1]_und0[3]_wide_mux_2_OUT<2>4 (u1/state[1]_und0[3]_wide_mux_2_OUT<2>)
     FD_1:D                    0.074          u1/decinput_2
    ----------------------------------------
    Total                      7.110ns (1.831ns logic, 5.279ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 36 / 34
-------------------------------------------------------------------------
Offset:              4.242ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u0/h_9 (FF)
  Destination Clock: clk falling

  Data Path: rst to u0/h_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_IBUF (rst_IBUF)
     INV:I->O             32   0.255   1.519  u0/rst_inv1_INV_0 (u0/rst_inv)
     FDCE_1:CLR                0.459          u0/g_1
    ----------------------------------------
    Total                      4.242ns (2.042ns logic, 2.200ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 31 / 10
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 2)
  Source:            u1/decinput_2 (FF)
  Destination:       hex<6> (PAD)
  Source Clock:      clk falling

  Data Path: u1/decinput_2 to hex<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             7   0.525   1.186  u1/decinput_2 (u1/decinput_2)
     LUT4:I0->O            1   0.254   0.681  u1/Mram_hex61 (hex_6_OBUF)
     OBUF:I->O                 2.912          hex_6_OBUF (hex<6>)
    ----------------------------------------
    Total                      5.558ns (3.691ns logic, 1.867ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.110|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.91 secs
 
--> 

Total memory usage is 4501656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

