$comment
	File created using the following command:
		vcd file AZ8.msim.vcd -direction
$end
$date
	Wed May 31 03:12:52 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module pipline_vlg_vec_tst $end
$var reg 5 ! Address [4:0] $end
$var reg 1 " Load $end
$var reg 1 # clk $end
$var reg 1 $ start $end
$var wire 1 % OUT [3] $end
$var wire 1 & OUT [2] $end
$var wire 1 ' OUT [1] $end
$var wire 1 ( OUT [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 OUT[0]~output_o $end
$var wire 1 1 OUT[1]~output_o $end
$var wire 1 2 OUT[2]~output_o $end
$var wire 1 3 OUT[3]~output_o $end
$var wire 1 4 Address[1]~input_o $end
$var wire 1 5 Address[2]~input_o $end
$var wire 1 6 clk~input_o $end
$var wire 1 7 clk~inputclkctrl_outclk $end
$var wire 1 8 pc[0]~5_combout $end
$var wire 1 9 start~input_o $end
$var wire 1 : Load~input_o $end
$var wire 1 ; Flag~0_combout $end
$var wire 1 < pc[0]~6 $end
$var wire 1 = pc[1]~7_combout $end
$var wire 1 > pc[0]~15_combout $end
$var wire 1 ? Flag~2_combout $end
$var wire 1 @ pc[1]~8 $end
$var wire 1 A pc[2]~9_combout $end
$var wire 1 B pc[2]~10 $end
$var wire 1 C pc[3]~11_combout $end
$var wire 1 D pc[3]~12 $end
$var wire 1 E pc[4]~13_combout $end
$var wire 1 F Flag~1_combout $end
$var wire 1 G Flag~3_combout $end
$var wire 1 H Flag~q $end
$var wire 1 I MEM_1|Mux1~0_combout $end
$var wire 1 J PIPEREG1[31]~feeder_combout $end
$var wire 1 K PIPEREG1[31]~0_combout $end
$var wire 1 L OPCODE1[1]~feeder_combout $end
$var wire 1 M E1~0_combout $end
$var wire 1 N E1~q $end
$var wire 1 O OPCODE1[1]~0_combout $end
$var wire 1 P ALUREGR[0]~feeder_combout $end
$var wire 1 Q E2~0_combout $end
$var wire 1 R E2~q $end
$var wire 1 S ALUREGR[0]~0_combout $end
$var wire 1 T RegFile[4][0]~feeder_combout $end
$var wire 1 U E3~0_combout $end
$var wire 1 V E3~q $end
$var wire 1 W RegFile[4][0]~0_combout $end
$var wire 1 X RegFile[4][0]~q $end
$var wire 1 Y Address[0]~input_o $end
$var wire 1 Z Mux3~0_combout $end
$var wire 1 [ Address[4]~input_o $end
$var wire 1 \ Address[3]~input_o $end
$var wire 1 ] Mux3~1_combout $end
$var wire 1 ^ Mux2~1_combout $end
$var wire 1 _ Mux2~2_combout $end
$var wire 1 ` MEM_1|Mux1~1_combout $end
$var wire 1 a ALUREGR~1_combout $end
$var wire 1 b ALUREGR[1]~feeder_combout $end
$var wire 1 c RegFile[4][1]~feeder_combout $end
$var wire 1 d RegFile[4][1]~q $end
$var wire 1 e ALUREGI[1]~0_combout $end
$var wire 1 f RegFile[5][1]~q $end
$var wire 1 g Mux2~0_combout $end
$var wire 1 h Mux2~3_combout $end
$var wire 1 i ALUREGI[2]~1_combout $end
$var wire 1 j RegFile[5][2]~q $end
$var wire 1 k Mux1~0_combout $end
$var wire 1 l ALUREGR [3] $end
$var wire 1 m ALUREGR [2] $end
$var wire 1 n ALUREGR [1] $end
$var wire 1 o ALUREGR [0] $end
$var wire 1 p ALUREGI [3] $end
$var wire 1 q ALUREGI [2] $end
$var wire 1 r ALUREGI [1] $end
$var wire 1 s ALUREGI [0] $end
$var wire 1 t PIPEREG1 [31] $end
$var wire 1 u PIPEREG1 [30] $end
$var wire 1 v PIPEREG1 [29] $end
$var wire 1 w PIPEREG1 [28] $end
$var wire 1 x PIPEREG1 [27] $end
$var wire 1 y PIPEREG1 [26] $end
$var wire 1 z PIPEREG1 [25] $end
$var wire 1 { PIPEREG1 [24] $end
$var wire 1 | PIPEREG1 [23] $end
$var wire 1 } PIPEREG1 [22] $end
$var wire 1 ~ PIPEREG1 [21] $end
$var wire 1 !! PIPEREG1 [20] $end
$var wire 1 "! PIPEREG1 [19] $end
$var wire 1 #! PIPEREG1 [18] $end
$var wire 1 $! PIPEREG1 [17] $end
$var wire 1 %! PIPEREG1 [16] $end
$var wire 1 &! PIPEREG1 [15] $end
$var wire 1 '! PIPEREG1 [14] $end
$var wire 1 (! PIPEREG1 [13] $end
$var wire 1 )! PIPEREG1 [12] $end
$var wire 1 *! PIPEREG1 [11] $end
$var wire 1 +! PIPEREG1 [10] $end
$var wire 1 ,! PIPEREG1 [9] $end
$var wire 1 -! PIPEREG1 [8] $end
$var wire 1 .! PIPEREG1 [7] $end
$var wire 1 /! PIPEREG1 [6] $end
$var wire 1 0! PIPEREG1 [5] $end
$var wire 1 1! PIPEREG1 [4] $end
$var wire 1 2! PIPEREG1 [3] $end
$var wire 1 3! PIPEREG1 [2] $end
$var wire 1 4! PIPEREG1 [1] $end
$var wire 1 5! PIPEREG1 [0] $end
$var wire 1 6! pc [4] $end
$var wire 1 7! pc [3] $end
$var wire 1 8! pc [2] $end
$var wire 1 9! pc [1] $end
$var wire 1 :! pc [0] $end
$var wire 1 ;! OPCODE1 [1] $end
$var wire 1 <! OPCODE1 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
0"
0#
0$
0(
0'
0&
0%
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
15
06
07
18
09
0:
0;
0<
0=
0>
0?
1@
0A
0B
0C
1D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
0_
0`
1a
1b
0c
0d
1e
0f
0g
0h
0i
0j
0k
0o
0n
zm
zl
zs
0r
0q
zp
z5!
z4!
z3!
z2!
z1!
z0!
z/!
z.!
z-!
z,!
z+!
z*!
z)!
z(!
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
z}
z|
z{
zz
zy
zx
zw
zv
0u
0t
0:!
09!
08!
07!
06!
0<!
0;!
$end
#10000
1"
1:
0)
#20000
1#
16
17
1)
#30000
0"
0:
0)
#40000
0#
06
07
1)
#50000
1$
19
0)
1>
1;
1G
#60000
1#
16
17
1)
1H
1K
1F
1?
0;
#70000
0$
09
0)
#80000
0#
06
07
1)
#100000
1#
16
17
0)
1N
1:!
1Q
1O
1M
1I
1<
08
1J
1=
#120000
0#
06
07
1)
#140000
1#
16
17
0)
1R
1t
0:!
19!
1U
1S
1L
0I
0<
18
0@
0=
1`
0J
1@
1=
1A
0A
#160000
0#
06
07
1)
#180000
1#
16
17
0)
1r
1n
1u
1V
1;!
0t
1:!
1c
1W
0e
1P
0L
1I
0?
1<
08
0`
1J
0@
0=
1A
#200000
0#
06
07
1)
#220000
1#
16
17
0)
1f
0r
1d
1<!
0u
1o
0;!
1t
0:!
18!
09!
1g
0a
1T
1e
0P
1L
1?
0<
18
1B
0A
1@
1=
1i
0b
0=
1C
0B
1A
1h
0C
11
1'
#240000
0#
06
07
1)
#260000
1#
16
17
0)
1q
0f
1r
0n
0<!
1X
0o
1;!
1:!
0c
1a
1Z
0T
0e
1P
1<
08
1k
0i
1b
1=
13
12
1%
1&
1]
10
1(
#280000
0#
06
07
1)
#300000
1#
16
17
0)
1j
0q
1f
0r
0d
1n
0X
1o
0:!
19!
0g
1c
0Z
1T
0<
18
0@
0=
0k
1@
1=
1B
0A
03
02
0%
0&
0h
0]
0B
1A
1C
01
00
0'
0(
0C
#320000
0#
06
07
1)
#340000
1#
16
17
0)
0j
0f
1d
1X
1:!
1g
1Z
0?
1<
08
1k
0@
0=
13
12
1%
1&
1h
1]
1B
0A
11
10
1'
1(
1C
#360000
0#
06
07
1)
#380000
1#
16
17
0)
0:!
17!
08!
09!
1?
0<
18
0D
0C
0B
1A
1@
1=
0=
1E
1D
1C
0A
0E
#400000
0#
06
07
1)
#420000
1#
16
17
0)
1:!
1<
08
1=
#440000
0#
06
07
1)
#460000
1#
16
17
0)
0:!
19!
0<
18
0@
0=
1@
1=
1A
0A
#480000
0#
06
07
1)
#500000
1#
16
17
0)
1:!
0?
1<
08
0@
0=
1A
#520000
0#
06
07
1)
#540000
1#
16
17
0)
0:!
18!
09!
1?
0<
18
1B
0A
1@
1=
0=
0D
0C
0B
1A
1E
1D
1C
0E
#560000
0#
06
07
1)
#580000
1#
16
17
0)
1:!
1<
08
1=
#600000
0#
06
07
1)
#620000
1#
16
17
0)
0:!
19!
0<
18
0@
0=
1@
1=
1B
0A
0B
1A
0D
0C
1D
1C
1E
0E
#640000
0#
06
07
1)
#660000
1#
16
17
0)
1:!
0?
1<
08
0@
0=
1B
0A
0D
0C
1E
#680000
0#
06
07
1)
#700000
1#
16
17
0)
0:!
16!
07!
08!
09!
1?
0<
18
0E
1D
1C
0B
1A
1@
1=
0=
1E
0C
0A
#720000
0#
06
07
1)
#740000
1#
16
17
0)
1:!
1<
08
1=
#760000
0#
06
07
1)
#780000
1#
16
17
0)
0:!
19!
0<
18
0@
0=
1@
1=
1A
0A
#800000
0#
06
07
1)
#820000
1#
16
17
0)
1:!
0?
1<
08
0@
0=
1A
#840000
0#
06
07
1)
#860000
1#
16
17
0)
0:!
18!
09!
1?
0<
18
1B
0A
1@
1=
0=
1C
0B
1A
0C
#880000
0#
06
07
1)
#900000
1#
16
17
0)
1:!
1<
08
1=
#920000
0#
06
07
1)
#940000
1#
16
17
0)
0:!
19!
0<
18
0@
0=
1@
1=
1B
0A
0B
1A
1C
0C
#960000
0#
06
07
1)
#980000
1#
16
17
0)
1:!
0?
1<
08
0@
0=
1B
0A
1C
#1000000
