--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6010.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X34Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.537 - 0.340)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y4.AQ       Tcko                  0.430   host/rst2
                                                       host/flop2
    SLICE_X34Y5.AX       net (fanout=2)        0.887   host/rst2
    SLICE_X34Y5.CLK      Tdick                 0.085   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.402ns (0.515ns logic, 0.887ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X35Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.360ns (0.927 - 0.567)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y5.AQ       Tcko                  0.525   host/rst3
                                                       host/flop3
    SLICE_X35Y3.AX       net (fanout=2)        0.743   host/rst3
    SLICE_X35Y3.CLK      Tdick                 0.114   host/rst4
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.639ns logic, 0.743ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X33Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      0.993ns (Levels of Logic = 0)
  Clock Path Skew:      0.171ns (0.504 - 0.333)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y3.AQ       Tcko                  0.430   host/rst1
                                                       host/flop1
    SLICE_X33Y4.AX       net (fanout=1)        0.449   host/rst1
    SLICE_X33Y4.CLK      Tdick                 0.114   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.544ns logic, 0.449ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X33Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.125ns (0.236 - 0.111)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y3.AQ       Tcko                  0.198   host/rst1
                                                       host/flop1
    SLICE_X33Y4.AX       net (fanout=1)        0.191   host/rst1
    SLICE_X33Y4.CLK      Tckdi       (-Th)    -0.059   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.257ns logic, 0.191ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X35Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.243ns (0.487 - 0.244)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y5.AQ       Tcko                  0.234   host/rst3
                                                       host/flop3
    SLICE_X35Y3.AX       net (fanout=2)        0.369   host/rst3
    SLICE_X35Y3.CLK      Tckdi       (-Th)    -0.059   host/rst4
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.293ns logic, 0.369ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X34Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.257 - 0.118)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y4.AQ       Tcko                  0.198   host/rst2
                                                       host/flop2
    SLICE_X34Y5.AX       net (fanout=2)        0.405   host/rst2
    SLICE_X34Y5.CLK      Tckdi       (-Th)    -0.041   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.239ns logic, 0.405ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CustomClk = PERIOD TIMEGRP "CustomClk" 9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CustomClk = PERIOD TIMEGRP "CustomClk" 9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y32.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44121 paths analyzed, 8198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.925ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[4].fdreout0 (OLOGIC_X20Y3.D1), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_0 (FF)
  Destination:          host/delays[4].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      19.335ns (Levels of Logic = 5)
  Clock Path Skew:      0.545ns (1.171 - 0.626)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_0 to host/delays[4].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y19.DQ      Tcko                  0.525   ok1<16>
                                                       host/core0/core0/ti_addr_0
    SLICE_X13Y52.A2      net (fanout=60)       5.705   ok1<16>
    SLICE_X13Y52.A       Tilo                  0.259   wo21/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo21/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y61.B5      net (fanout=6)        1.945   wo21/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y61.BMUX    Tilo                  0.298   analog_out_sequencer_3/number_of_stim_pulses<7>
                                                       wo21/Mmux_ok2<15:0>111
    SLICE_X20Y55.B3      net (fanout=1)        1.523   wireOR/ok2<89>_wg_lut<1>
    SLICE_X20Y55.COUT    Topcyb                0.448   wireOR/ok2<89>_wg_cy<3>
                                                       wireOR/ok2<89>_wg_lut<1>_rt
                                                       wireOR/ok2<89>_wg_cy<3>
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   wireOR/ok2<89>_wg_cy<3>
    SLICE_X20Y56.CMUX    Tcinc                 0.296   ok2<4>
                                                       wireOR/ok2<89>_wg_cy<6>
    SLICE_X24Y35.A2      net (fanout=1)        2.559   ok2<4>
    SLICE_X24Y35.A       Tilo                  0.235   host/okCH<7>
                                                       host/core0/core0/Mmux_hi_dataout1211
    OLOGIC_X20Y3.D1      net (fanout=1)        4.282   host/okCH<7>
    OLOGIC_X20Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<4>
                                                       host/delays[4].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     19.335ns (3.239ns logic, 16.096ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_0 (FF)
  Destination:          host/delays[4].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      19.293ns (Levels of Logic = 4)
  Clock Path Skew:      0.545ns (1.171 - 0.626)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_0 to host/delays[4].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y19.DQ      Tcko                  0.525   ok1<16>
                                                       host/core0/core0/ti_addr_0
    SLICE_X14Y46.A3      net (fanout=60)       4.939   ok1<16>
    SLICE_X14Y46.A       Tilo                  0.254   wo20/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo20/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y62.D3      net (fanout=8)        3.064   wo20/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y62.D       Tilo                  0.235   wireOR/ok2<89>_wg_lut<4>
                                                       wo20/Mmux_ok2<15:0>111
    SLICE_X20Y56.A3      net (fanout=1)        1.396   wireOR/ok2<89>_wg_lut<4>
    SLICE_X20Y56.CMUX    Topac                 0.626   ok2<4>
                                                       wireOR/ok2<89>_wg_lut<4>_rt
                                                       wireOR/ok2<89>_wg_cy<6>
    SLICE_X24Y35.A2      net (fanout=1)        2.559   ok2<4>
    SLICE_X24Y35.A       Tilo                  0.235   host/okCH<7>
                                                       host/core0/core0/Mmux_hi_dataout1211
    OLOGIC_X20Y3.D1      net (fanout=1)        4.282   host/okCH<7>
    OLOGIC_X20Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<4>
                                                       host/delays[4].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     19.293ns (3.053ns logic, 16.240ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_2 (FF)
  Destination:          host/delays[4].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      18.711ns (Levels of Logic = 5)
  Clock Path Skew:      0.531ns (1.171 - 0.640)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_2 to host/delays[4].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y22.BQ      Tcko                  0.430   ok1<20>
                                                       host/core0/core0/ti_addr_2
    SLICE_X13Y52.A1      net (fanout=58)       5.176   ok1<18>
    SLICE_X13Y52.A       Tilo                  0.259   wo21/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo21/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y61.B5      net (fanout=6)        1.945   wo21/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y61.BMUX    Tilo                  0.298   analog_out_sequencer_3/number_of_stim_pulses<7>
                                                       wo21/Mmux_ok2<15:0>111
    SLICE_X20Y55.B3      net (fanout=1)        1.523   wireOR/ok2<89>_wg_lut<1>
    SLICE_X20Y55.COUT    Topcyb                0.448   wireOR/ok2<89>_wg_cy<3>
                                                       wireOR/ok2<89>_wg_lut<1>_rt
                                                       wireOR/ok2<89>_wg_cy<3>
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   wireOR/ok2<89>_wg_cy<3>
    SLICE_X20Y56.CMUX    Tcinc                 0.296   ok2<4>
                                                       wireOR/ok2<89>_wg_cy<6>
    SLICE_X24Y35.A2      net (fanout=1)        2.559   ok2<4>
    SLICE_X24Y35.A       Tilo                  0.235   host/okCH<7>
                                                       host/core0/core0/Mmux_hi_dataout1211
    OLOGIC_X20Y3.D1      net (fanout=1)        4.282   host/okCH<7>
    OLOGIC_X20Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<4>
                                                       host/delays[4].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     18.711ns (3.144ns logic, 15.567ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point host/delays[10].fdreout0 (OLOGIC_X2Y1.D1), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_0 (FF)
  Destination:          host/delays[10].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      19.297ns (Levels of Logic = 4)
  Clock Path Skew:      0.567ns (1.193 - 0.626)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_0 to host/delays[10].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y19.DQ      Tcko                  0.525   ok1<16>
                                                       host/core0/core0/ti_addr_0
    SLICE_X14Y46.A3      net (fanout=60)       4.939   ok1<16>
    SLICE_X14Y46.A       Tilo                  0.254   wo20/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo20/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y64.D3      net (fanout=8)        3.324   wo20/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y64.D       Tilo                  0.235   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       wo20/Mmux_ok2<15:0>21
    SLICE_X12Y55.A3      net (fanout=1)        1.542   wireOR/ok2<95>_wg_lut<4>
    SLICE_X12Y55.CMUX    Topac                 0.626   ok2<10>
                                                       wireOR/ok2<95>_wg_lut<4>_rt
                                                       wireOR/ok2<95>_wg_cy<6>
    SLICE_X8Y23.A2       net (fanout=1)        3.686   ok2<10>
    SLICE_X8Y23.AMUX     Tilo                  0.298   host/okCH<12>
                                                       host/core0/core0/Mmux_hi_dataout611
    OLOGIC_X2Y1.D1       net (fanout=1)        2.690   host/okCH<13>
    OLOGIC_X2Y1.CLK0     Todck                 1.178   host/fdreout0_hi_dataout<10>
                                                       host/delays[10].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     19.297ns (3.116ns logic, 16.181ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_0 (FF)
  Destination:          host/delays[10].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      19.195ns (Levels of Logic = 5)
  Clock Path Skew:      0.567ns (1.193 - 0.626)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_0 to host/delays[10].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y19.DQ      Tcko                  0.525   ok1<16>
                                                       host/core0/core0/ti_addr_0
    SLICE_X13Y52.A2      net (fanout=60)       5.705   ok1<16>
    SLICE_X13Y52.A       Tilo                  0.259   wo21/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo21/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y63.B1      net (fanout=6)        2.650   wo21/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y63.BMUX    Tilo                  0.298   wo3f/wirehold<0>
                                                       wo21/Mmux_ok2<15:0>21
    SLICE_X12Y54.B5      net (fanout=1)        1.159   wireOR/ok2<95>_wg_lut<1>
    SLICE_X12Y54.COUT    Topcyb                0.448   wo23/wirehold<8>
                                                       wireOR/ok2<95>_wg_lut<1>_rt
                                                       wireOR/ok2<95>_wg_cy<3>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   wireOR/ok2<95>_wg_cy<3>
    SLICE_X12Y55.CMUX    Tcinc                 0.296   ok2<10>
                                                       wireOR/ok2<95>_wg_cy<6>
    SLICE_X8Y23.A2       net (fanout=1)        3.686   ok2<10>
    SLICE_X8Y23.AMUX     Tilo                  0.298   host/okCH<12>
                                                       host/core0/core0/Mmux_hi_dataout611
    OLOGIC_X2Y1.D1       net (fanout=1)        2.690   host/okCH<13>
    OLOGIC_X2Y1.CLK0     Todck                 1.178   host/fdreout0_hi_dataout<10>
                                                       host/delays[10].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     19.195ns (3.302ns logic, 15.893ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_2 (FF)
  Destination:          host/delays[10].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      18.571ns (Levels of Logic = 5)
  Clock Path Skew:      0.553ns (1.193 - 0.640)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_2 to host/delays[10].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y22.BQ      Tcko                  0.430   ok1<20>
                                                       host/core0/core0/ti_addr_2
    SLICE_X13Y52.A1      net (fanout=58)       5.176   ok1<18>
    SLICE_X13Y52.A       Tilo                  0.259   wo21/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo21/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y63.B1      net (fanout=6)        2.650   wo21/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y63.BMUX    Tilo                  0.298   wo3f/wirehold<0>
                                                       wo21/Mmux_ok2<15:0>21
    SLICE_X12Y54.B5      net (fanout=1)        1.159   wireOR/ok2<95>_wg_lut<1>
    SLICE_X12Y54.COUT    Topcyb                0.448   wo23/wirehold<8>
                                                       wireOR/ok2<95>_wg_lut<1>_rt
                                                       wireOR/ok2<95>_wg_cy<3>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   wireOR/ok2<95>_wg_cy<3>
    SLICE_X12Y55.CMUX    Tcinc                 0.296   ok2<10>
                                                       wireOR/ok2<95>_wg_cy<6>
    SLICE_X8Y23.A2       net (fanout=1)        3.686   ok2<10>
    SLICE_X8Y23.AMUX     Tilo                  0.298   host/okCH<12>
                                                       host/core0/core0/Mmux_hi_dataout611
    OLOGIC_X2Y1.D1       net (fanout=1)        2.690   host/okCH<13>
    OLOGIC_X2Y1.CLK0     Todck                 1.178   host/fdreout0_hi_dataout<10>
                                                       host/delays[10].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     18.571ns (3.207ns logic, 15.364ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst (RAMB16_X3Y8.WEA1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_12 (FF)
  Destination:          RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      8.159ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.592 - 0.647)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_12 to RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y46.AQ      Tcko                  0.476   RAM_addr_wr_counter<12>
                                                       RAM_addr_wr_counter_12
    SLICE_X43Y15.A1      net (fanout=33)       5.615   RAM_addr_wr_counter<12>
    SLICE_X43Y15.AMUX    Tilo                  0.337   loop_aux_cmd_index_4<12>
                                                       RAM_bank_4_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_112_o1
    RAMB16_X3Y8.WEA1     net (fanout=2)        1.401   RAM_bank_4_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_112_o
    RAMB16_X3Y8.CLKA     Trcck_WEA             0.330   RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst
                                                       RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.159ns (1.143ns logic, 7.016ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_10 (FF)
  Destination:          RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      6.801ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.592 - 0.646)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_10 to RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.CQ      Tcko                  0.476   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_10
    SLICE_X43Y15.A3      net (fanout=33)       4.257   RAM_addr_wr_counter<10>
    SLICE_X43Y15.AMUX    Tilo                  0.337   loop_aux_cmd_index_4<12>
                                                       RAM_bank_4_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_112_o1
    RAMB16_X3Y8.WEA1     net (fanout=2)        1.401   RAM_bank_4_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_112_o
    RAMB16_X3Y8.CLKA     Trcck_WEA             0.330   RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst
                                                       RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      6.801ns (1.143ns logic, 5.658ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_11 (FF)
  Destination:          RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      6.745ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.592 - 0.646)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_11 to RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.DQ      Tcko                  0.476   RAM_addr_wr_counter<11>
                                                       RAM_addr_wr_counter_11
    SLICE_X43Y15.A5      net (fanout=33)       4.201   RAM_addr_wr_counter<11>
    SLICE_X43Y15.AMUX    Tilo                  0.337   loop_aux_cmd_index_4<12>
                                                       RAM_bank_4_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_112_o1
    RAMB16_X3Y8.WEA1     net (fanout=2)        1.401   RAM_bank_4_LSW/RAM_block_0/RAM_we_RAM_bank_sel_A[2]_AND_112_o
    RAMB16_X3Y8.CLKA     Trcck_WEA             0.330   RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst
                                                       RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      6.745ns (1.143ns logic, 5.602ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[9].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[9].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.BQ       Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC2
                                                       host/core0/core0/a0/pc0/address_loop[9].pc_flop
    RAMB16_X1Y2.ADDRA13  net (fanout=3)        0.138   host/core0/core0/a0/pico_addr<9>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.134ns logic, 0.138ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[8].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[8].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.AQ       Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC2
                                                       host/core0/core0/a0/pc0/address_loop[8].pc_flop
    RAMB16_X1Y2.ADDRA12  net (fanout=3)        0.167   host/core0/core0/a0/pico_addr<8>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.134ns logic, 0.167ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[7].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[7].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.DQ       Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC1
                                                       host/core0/core0/a0/pc0/address_loop[7].pc_flop
    RAMB16_X1Y2.ADDRA11  net (fanout=3)        0.165   host/core0/core0/a0/pico_addr<7>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.134ns logic, 0.165ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.840ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X1Y32.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_okSysClk / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13345 paths analyzed, 1302 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.868ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (SLICE_X0Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.737ns (Levels of Logic = 1)
  Clock Path Skew:      -0.434ns (2.019 - 2.453)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X1Y61.B3       net (fanout=1)        1.079   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X1Y61.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y83.SR       net (fanout=55)       2.701   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y83.CLK      Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    -------------------------------------------------  ---------------------------
    Total                                      4.737ns (0.957ns logic, 3.780ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Requirement:          12.800ns
  Data Path Delay:      5.354ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.704 - 0.756)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y56.AQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X1Y61.B1       net (fanout=4)        1.647   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X1Y61.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y83.SR       net (fanout=55)       2.701   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y83.CLK      Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (1.006ns logic, 4.348ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15 (SLICE_X6Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.002ns (Levels of Logic = 1)
  Clock Path Skew:      -0.420ns (2.033 - 2.453)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X1Y61.B3       net (fanout=1)        1.079   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X1Y61.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X6Y72.SR       net (fanout=55)       1.967   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X6Y72.CLK      Trck                  0.221   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15
    -------------------------------------------------  ---------------------------
    Total                                      4.002ns (0.956ns logic, 3.046ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.619ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.718 - 0.756)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y56.AQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X1Y61.B1       net (fanout=4)        1.647   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X1Y61.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X6Y72.SR       net (fanout=55)       1.967   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X6Y72.CLK      Trck                  0.221   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15
    -------------------------------------------------  ---------------------------
    Total                                      4.619ns (1.005ns logic, 3.614ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (SLICE_X6Y72.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      3.993ns (Levels of Logic = 1)
  Clock Path Skew:      -0.420ns (2.033 - 2.453)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X1Y61.B3       net (fanout=1)        1.079   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X1Y61.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X6Y72.SR       net (fanout=55)       1.967   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X6Y72.CLK      Trck                  0.212   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (0.947ns logic, 3.046ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.610ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.718 - 0.756)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y56.AQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X1Y61.B1       net (fanout=4)        1.647   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X1Y61.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X6Y72.SR       net (fanout=55)       1.967   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X6Y72.CLK      Trck                  0.212   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      4.610ns (0.996ns logic, 3.614ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIREAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y83.AQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD
    MCB_X0Y1.UIREAD      net (fanout=1)        0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD
    MCB_X0Y1.UICLK       Tmcbckd_UIREAD(-Th)     0.000   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.198ns logic, 0.222ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X1Y77.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y77.CQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    SLICE_X1Y77.C5       net (fanout=3)        0.065   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<3>
    SLICE_X1Y77.CLK      Tah         (-Th)    -0.155   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.353ns logic, 0.065ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST (SLICE_X0Y84.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y84.AMUX     Tshcko                0.244   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1312_inv2
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
    SLICE_X0Y84.DX       net (fanout=1)        0.133   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
    SLICE_X0Y84.CLK      Tckdi       (-Th)    -0.048   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.292ns logic, 0.133ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X2Y68.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_okSysClk /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_okSysClk /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4332 paths analyzed, 2055 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 3955.200ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X5Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.603ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.358ns (4.498 - 14.856)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y85.AQ       Tcko                  0.476   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3
    SLICE_X5Y84.BX       net (fanout=1)        1.013   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>
    SLICE_X5Y84.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.590ns logic, 1.013ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X4Y86.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.316ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.363ns (4.493 - 14.856)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y85.DMUX     Tshcko                0.535   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8
    SLICE_X4Y86.CX       net (fanout=1)        0.667   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8>
    SLICE_X4Y86.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.649ns logic, 0.667ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X5Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.310ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.361ns (4.495 - 14.856)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y90.AQ       Tcko                  0.476   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10
    SLICE_X5Y90.AX       net (fanout=1)        0.720   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
    SLICE_X5Y90.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.590ns logic, 0.720ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y34.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_58 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_58 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y68.BQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_60
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_58
    RAMB16_X0Y34.DIA1    net (fanout=2)        0.131   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_58
    RAMB16_X0Y34.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.145ns logic, 0.131ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y32.DIA23), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_23 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_23 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y67.BQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_23
    RAMB16_X0Y32.DIA23   net (fanout=2)        0.158   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_23
    RAMB16_X0Y32.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.145ns logic, 0.158ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y32.DIA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_36 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.077 - 0.076)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_36 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y64.BQ       Tcko                  0.234   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_38
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_36
    RAMB16_X0Y32.DIA12   net (fanout=2)        0.132   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_36
    RAMB16_X0Y32.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.181ns logic, 0.132ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y34.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y32.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y38.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1119904888 paths analyzed, 19581 endpoints analyzed, 4036 failing endpoints
 4036 timing errors detected. (4027 setup errors, 9 hold errors, 0 component switching limit errors)
 Minimum period is  24.380ns.
--------------------------------------------------------------------------------

Paths for end point FIFO_data_in_8 (SLICE_X32Y73.A4), 11071742 paths
--------------------------------------------------------------------------------
Slack (setup path):     -12.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_2 (FF)
  Destination:          FIFO_data_in_8 (FF)
  Requirement:          11.904ns
  Data Path Delay:      24.330ns (Levels of Logic = 17)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_2 to FIFO_data_in_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y73.BQ      Tcko                  0.476   DAC_register_6<12>
                                                       DAC_reref_register_2
    SLICE_X34Y47.C2      net (fanout=8)        4.037   DAC_reref_register<2>
    SLICE_X34Y47.DMUX    Topcd                 0.536   DAC_thresh_1<0>
                                                       DAC_output_1/Madd_n0275_Madd_Madd_lut<2>
                                                       DAC_output_1/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X35Y50.B1      net (fanout=1)        0.943   DAC_output_1/n0275<3>
    SLICE_X35Y50.B       Tilo                  0.259   DAC_register_1<11>
                                                       DAC_output_1/Mmux_HPF_input121
    SLICE_X36Y50.BX      net (fanout=3)        1.243   DAC_output_1/HPF_input<5>
    SLICE_X36Y50.COUT    Tbxcy                 0.197   DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X36Y51.COUT    Tbyp                  0.091   DAC_thresh_1<8>
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X36Y52.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X36Y52.COUT    Tbyp                  0.091   main_state_FSM_FFd139
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X36Y53.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X36Y53.BMUX    Tcinb                 0.277   main_state_FSM_FFd114
                                                       DAC_output_1/Madd_n0269_Madd_Madd_xor<17>
    SLICE_X26Y54.C2      net (fanout=38)       1.821   DAC_output_1/n0269<17>
    SLICE_X26Y54.C       Tilo                  0.255   DAC_output_1/multiplier_in<11>
                                                       DAC_output_1/Mmux_multiplier_in31
    SLICE_X26Y56.B6      net (fanout=3)        1.228   DAC_output_1/multiplier_in<11>
    SLICE_X26Y56.COUT    Topcyb                0.483   DAC_output_1/Madd_add_result_cy<11>
                                                       DAC_output_1/Madd_add_result_lut<9>
                                                       DAC_output_1/Madd_add_result_cy<11>
    SLICE_X26Y57.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<11>
    SLICE_X26Y57.DMUX    Tcind                 0.320   DAC_output_1/add_result<15>
                                                       DAC_output_1/Madd_add_result_xor<15>
    SLICE_X24Y58.B3      net (fanout=88)       0.991   DAC_output_1/add_result<15>
    SLICE_X24Y58.BMUX    Tilo                  0.298   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X24Y58.C1      net (fanout=26)       1.258   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X24Y58.C       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X25Y59.A4      net (fanout=3)        0.490   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X25Y59.A       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_4540_o
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X29Y59.C6      net (fanout=21)       0.627   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X29Y59.C       Tilo                  0.259   wi00/ep_datahold<8>
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_4590_o111
    SLICE_X29Y60.D1      net (fanout=1)        1.503   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_4589_o
    SLICE_X29Y60.D       Tilo                  0.259   DAC_output_1/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<8>_3
    SLICE_X29Y60.C6      net (fanout=1)        0.143   DAC_output_1/Mmux_DAC_input_scaled<8>_3
    SLICE_X29Y60.C       Tilo                  0.259   DAC_output_1/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_1/Mmux_DAC_register151
    SLICE_X33Y85.A1      net (fanout=2)        3.239   DAC_output_register_1<8>
    SLICE_X33Y85.A       Tilo                  0.259   analog_out_sequencer_2/DAC_positive<3>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<8>32_SW0
    SLICE_X32Y73.A4      net (fanout=1)        1.633   N1958
    SLICE_X32Y73.CLK     Tas                   0.349   FIFO_data_in<9>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<8>34
                                                       FIFO_data_in_8
    -------------------------------------------------  ---------------------------
    Total                                     24.330ns (5.162ns logic, 19.168ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_2 (FF)
  Destination:          FIFO_data_in_8 (FF)
  Requirement:          11.904ns
  Data Path Delay:      24.307ns (Levels of Logic = 17)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_2 to FIFO_data_in_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y73.BQ      Tcko                  0.476   DAC_register_6<12>
                                                       DAC_reref_register_2
    SLICE_X34Y47.C2      net (fanout=8)        4.037   DAC_reref_register<2>
    SLICE_X34Y47.DMUX    Topcd                 0.536   DAC_thresh_1<0>
                                                       DAC_output_1/Madd_n0275_Madd_Madd_lut<2>
                                                       DAC_output_1/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X35Y50.B1      net (fanout=1)        0.943   DAC_output_1/n0275<3>
    SLICE_X35Y50.B       Tilo                  0.259   DAC_register_1<11>
                                                       DAC_output_1/Mmux_HPF_input121
    SLICE_X36Y50.BX      net (fanout=3)        1.243   DAC_output_1/HPF_input<5>
    SLICE_X36Y50.COUT    Tbxcy                 0.197   DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X36Y51.COUT    Tbyp                  0.091   DAC_thresh_1<8>
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X36Y52.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X36Y52.COUT    Tbyp                  0.091   main_state_FSM_FFd139
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X36Y53.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X36Y53.BMUX    Tcinb                 0.277   main_state_FSM_FFd114
                                                       DAC_output_1/Madd_n0269_Madd_Madd_xor<17>
    SLICE_X26Y54.C2      net (fanout=38)       1.821   DAC_output_1/n0269<17>
    SLICE_X26Y54.C       Tilo                  0.255   DAC_output_1/multiplier_in<11>
                                                       DAC_output_1/Mmux_multiplier_in31
    SLICE_X28Y53.B1      net (fanout=3)        0.949   DAC_output_1/multiplier_in<11>
    SLICE_X28Y53.COUT    Topcyb                0.448   DAC_output_1/Msub_subtract_result_cy<11>
                                                       DAC_output_1/Msub_subtract_result_lut<9>
                                                       DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X28Y54.CIN     net (fanout=1)        0.003   DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X28Y54.CMUX    Tcinc                 0.289   DAC_output_1/subtract_result<15>
                                                       DAC_output_1/Msub_subtract_result_xor<15>
    SLICE_X24Y58.B4      net (fanout=15)       1.313   DAC_output_1/subtract_result<14>
    SLICE_X24Y58.BMUX    Tilo                  0.298   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X24Y58.C1      net (fanout=26)       1.258   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X24Y58.C       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X25Y59.A4      net (fanout=3)        0.490   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X25Y59.A       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_4540_o
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X29Y59.C6      net (fanout=21)       0.627   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X29Y59.C       Tilo                  0.259   wi00/ep_datahold<8>
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_4590_o111
    SLICE_X29Y60.D1      net (fanout=1)        1.503   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_4589_o
    SLICE_X29Y60.D       Tilo                  0.259   DAC_output_1/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<8>_3
    SLICE_X29Y60.C6      net (fanout=1)        0.143   DAC_output_1/Mmux_DAC_input_scaled<8>_3
    SLICE_X29Y60.C       Tilo                  0.259   DAC_output_1/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_1/Mmux_DAC_register151
    SLICE_X33Y85.A1      net (fanout=2)        3.239   DAC_output_register_1<8>
    SLICE_X33Y85.A       Tilo                  0.259   analog_out_sequencer_2/DAC_positive<3>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<8>32_SW0
    SLICE_X32Y73.A4      net (fanout=1)        1.633   N1958
    SLICE_X32Y73.CLK     Tas                   0.349   FIFO_data_in<9>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<8>34
                                                       FIFO_data_in_8
    -------------------------------------------------  ---------------------------
    Total                                     24.307ns (5.096ns logic, 19.211ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_2 (FF)
  Destination:          FIFO_data_in_8 (FF)
  Requirement:          11.904ns
  Data Path Delay:      24.302ns (Levels of Logic = 17)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_2 to FIFO_data_in_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y73.BQ      Tcko                  0.476   DAC_register_6<12>
                                                       DAC_reref_register_2
    SLICE_X34Y47.C2      net (fanout=8)        4.037   DAC_reref_register<2>
    SLICE_X34Y47.DMUX    Topcd                 0.536   DAC_thresh_1<0>
                                                       DAC_output_1/Madd_n0275_Madd_Madd_lut<2>
                                                       DAC_output_1/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X35Y50.B1      net (fanout=1)        0.943   DAC_output_1/n0275<3>
    SLICE_X35Y50.B       Tilo                  0.259   DAC_register_1<11>
                                                       DAC_output_1/Mmux_HPF_input121
    SLICE_X36Y50.BX      net (fanout=3)        1.243   DAC_output_1/HPF_input<5>
    SLICE_X36Y50.COUT    Tbxcy                 0.197   DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X36Y51.COUT    Tbyp                  0.091   DAC_thresh_1<8>
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X36Y52.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X36Y52.COUT    Tbyp                  0.091   main_state_FSM_FFd139
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X36Y53.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X36Y53.BMUX    Tcinb                 0.277   main_state_FSM_FFd114
                                                       DAC_output_1/Madd_n0269_Madd_Madd_xor<17>
    SLICE_X26Y54.C2      net (fanout=38)       1.821   DAC_output_1/n0269<17>
    SLICE_X26Y54.C       Tilo                  0.255   DAC_output_1/multiplier_in<11>
                                                       DAC_output_1/Mmux_multiplier_in31
    SLICE_X26Y56.B6      net (fanout=3)        1.228   DAC_output_1/multiplier_in<11>
    SLICE_X26Y56.COUT    Topcyb                0.483   DAC_output_1/Madd_add_result_cy<11>
                                                       DAC_output_1/Madd_add_result_lut<9>
                                                       DAC_output_1/Madd_add_result_cy<11>
    SLICE_X26Y57.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<11>
    SLICE_X26Y57.CMUX    Tcinc                 0.279   DAC_output_1/add_result<15>
                                                       DAC_output_1/Madd_add_result_xor<15>
    SLICE_X24Y58.B2      net (fanout=13)       1.004   DAC_output_1/add_result<14>
    SLICE_X24Y58.BMUX    Tilo                  0.298   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X24Y58.C1      net (fanout=26)       1.258   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X24Y58.C       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X25Y59.A4      net (fanout=3)        0.490   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X25Y59.A       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_4540_o
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X29Y59.C6      net (fanout=21)       0.627   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X29Y59.C       Tilo                  0.259   wi00/ep_datahold<8>
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_4590_o111
    SLICE_X29Y60.D1      net (fanout=1)        1.503   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_4589_o
    SLICE_X29Y60.D       Tilo                  0.259   DAC_output_1/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<8>_3
    SLICE_X29Y60.C6      net (fanout=1)        0.143   DAC_output_1/Mmux_DAC_input_scaled<8>_3
    SLICE_X29Y60.C       Tilo                  0.259   DAC_output_1/Mmux_DAC_input_scaled<8>_3
                                                       DAC_output_1/Mmux_DAC_register151
    SLICE_X33Y85.A1      net (fanout=2)        3.239   DAC_output_register_1<8>
    SLICE_X33Y85.A       Tilo                  0.259   analog_out_sequencer_2/DAC_positive<3>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<8>32_SW0
    SLICE_X32Y73.A4      net (fanout=1)        1.633   N1958
    SLICE_X32Y73.CLK     Tas                   0.349   FIFO_data_in<9>
                                                       main_state_main_state[31]_GND_1_o_select_591_OUT<8>34
                                                       FIFO_data_in_8
    -------------------------------------------------  ---------------------------
    Total                                     24.302ns (5.121ns logic, 19.181ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_2/DAC_DIN (SLICE_X29Y83.A2), 54590596 paths
--------------------------------------------------------------------------------
Slack (setup path):     -11.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_2 (FF)
  Destination:          DAC_output_2/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      23.790ns (Levels of Logic = 18)
  Clock Path Skew:      -0.028ns (0.612 - 0.640)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_2 to DAC_output_2/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y73.BQ      Tcko                  0.476   DAC_register_6<12>
                                                       DAC_reref_register_2
    SLICE_X34Y64.C4      net (fanout=8)        2.235   DAC_reref_register<2>
    SLICE_X34Y64.COUT    Topcyc                0.328   DAC_thresh_2<0>
                                                       DAC_output_2/Madd_n0275_Madd_Madd_lut<2>
                                                       DAC_output_2/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X34Y65.COUT    Tbyp                  0.093   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X34Y66.DMUX    Tcind                 0.320   DAC_output_2/Madd_n0275_Madd_Madd_cy<11>
                                                       DAC_output_2/Madd_n0275_Madd_Madd_cy<11>
    SLICE_X35Y67.B2      net (fanout=1)        0.938   DAC_output_2/n0275<11>
    SLICE_X35Y67.B       Tilo                  0.259   DAC_register_2<11>
                                                       DAC_output_2/Mmux_HPF_input41
    SLICE_X38Y72.B6      net (fanout=5)        1.539   DAC_output_2/HPF_input<13>
    SLICE_X38Y72.COUT    Topcyb                0.483   DAC_output_2/Madd_n0269_Madd_Madd_cy<15>
                                                       DAC_output_2/Madd_n0269_Madd_Madd_lut<13>
                                                       DAC_output_2/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X38Y73.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X38Y73.BMUX    Tcinb                 0.310   DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_4523_o
                                                       DAC_output_2/Madd_n0269_Madd_Madd_xor<17>
    SLICE_X37Y70.B1      net (fanout=38)       1.248   DAC_output_2/n0269<17>
    SLICE_X37Y70.B       Tilo                  0.259   DAC_output_2/HPF_output<9>
                                                       DAC_output_2/Mmux_HPF_output161
    SLICE_X30Y74.BX      net (fanout=3)        1.573   DAC_output_2/HPF_output<9>
    SLICE_X30Y74.COUT    Tbxcy                 0.156   DAC_output_2/Msub_subtract_result_cy<11>
                                                       DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X30Y75.CIN     net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X30Y75.DMUX    Tcind                 0.320   DAC_output_2/subtract_result<15>
                                                       DAC_output_2/Msub_subtract_result_xor<15>
    SLICE_X32Y83.A3      net (fanout=54)       2.170   DAC_output_2/subtract_result<15>
    SLICE_X32Y83.AMUX    Tilo                  0.298   N1172
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X32Y83.B1      net (fanout=26)       0.949   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X32Y83.B       Tilo                  0.235   N1172
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X29Y80.A6      net (fanout=3)        0.996   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X29Y80.A       Tilo                  0.259   DAC_output_2/DAC_input_suppressed<3>
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X29Y81.C1      net (fanout=21)       1.555   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X29Y81.C       Tilo                  0.259   analog_out_sequencer_4/DAC_positive<7>
                                                       DAC_output_2/Mmux_DAC_input_scaled<0>_3_SW1
    SLICE_X25Y75.A6      net (fanout=1)        0.836   N2656
    SLICE_X25Y75.A       Tilo                  0.259   DAC_output_register_2<2>
                                                       DAC_output_2/Mmux_DAC_input_scaled<0>_3
    SLICE_X25Y75.D3      net (fanout=4)        0.412   DAC_output_2/Mmux_DAC_input_scaled<0>_3
    SLICE_X25Y75.D       Tilo                  0.259   DAC_output_register_2<2>
                                                       DAC_output_2/Mmux_DAC_register91
    SLICE_X24Y78.B2      net (fanout=2)        1.205   DAC_output_register_2<2>
    SLICE_X24Y78.B       Tilo                  0.235   DAC_output_2/main_state[31]_GND_84_o_Select_119_o9
                                                       DAC_output_2/main_state[31]_GND_84_o_Select_119_o9
    SLICE_X24Y78.C3      net (fanout=1)        0.659   DAC_output_2/main_state[31]_GND_84_o_Select_119_o9
    SLICE_X24Y78.CMUX    Tilo                  0.403   DAC_output_2/main_state[31]_GND_84_o_Select_119_o9
                                                       DAC_output_2/main_state[31]_GND_84_o_Select_119_o12_G
                                                       DAC_output_2/main_state[31]_GND_84_o_Select_119_o12
    SLICE_X29Y83.A2      net (fanout=1)        1.879   DAC_output_2/main_state[31]_GND_84_o_Select_119_o12
    SLICE_X29Y83.CLK     Tas                   0.373   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_84_o_Select_119_o13
                                                       DAC_output_2/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     23.790ns (5.584ns logic, 18.206ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_2 (FF)
  Destination:          DAC_output_2/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      23.749ns (Levels of Logic = 18)
  Clock Path Skew:      -0.028ns (0.612 - 0.640)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_2 to DAC_output_2/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y73.BQ      Tcko                  0.476   DAC_register_6<12>
                                                       DAC_reref_register_2
    SLICE_X34Y64.C4      net (fanout=8)        2.235   DAC_reref_register<2>
    SLICE_X34Y64.COUT    Topcyc                0.328   DAC_thresh_2<0>
                                                       DAC_output_2/Madd_n0275_Madd_Madd_lut<2>
                                                       DAC_output_2/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X34Y65.COUT    Tbyp                  0.093   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X34Y66.DMUX    Tcind                 0.320   DAC_output_2/Madd_n0275_Madd_Madd_cy<11>
                                                       DAC_output_2/Madd_n0275_Madd_Madd_cy<11>
    SLICE_X35Y67.B2      net (fanout=1)        0.938   DAC_output_2/n0275<11>
    SLICE_X35Y67.B       Tilo                  0.259   DAC_register_2<11>
                                                       DAC_output_2/Mmux_HPF_input41
    SLICE_X38Y72.B6      net (fanout=5)        1.539   DAC_output_2/HPF_input<13>
    SLICE_X38Y72.COUT    Topcyb                0.483   DAC_output_2/Madd_n0269_Madd_Madd_cy<15>
                                                       DAC_output_2/Madd_n0269_Madd_Madd_lut<13>
                                                       DAC_output_2/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X38Y73.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X38Y73.BMUX    Tcinb                 0.310   DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_4523_o
                                                       DAC_output_2/Madd_n0269_Madd_Madd_xor<17>
    SLICE_X43Y74.B4      net (fanout=38)       1.277   DAC_output_2/n0269<17>
    SLICE_X43Y74.BMUX    Tilo                  0.337   ep1cwirein<9>
                                                       DAC_output_2/Mmux_multiplier_in41
    SLICE_X30Y74.C6      net (fanout=3)        1.253   DAC_output_2/multiplier_in<12>
    SLICE_X30Y74.COUT    Topcyc                0.328   DAC_output_2/Msub_subtract_result_cy<11>
                                                       DAC_output_2/Msub_subtract_result_lut<10>
                                                       DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X30Y75.CIN     net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X30Y75.DMUX    Tcind                 0.320   DAC_output_2/subtract_result<15>
                                                       DAC_output_2/Msub_subtract_result_xor<15>
    SLICE_X32Y83.A3      net (fanout=54)       2.170   DAC_output_2/subtract_result<15>
    SLICE_X32Y83.AMUX    Tilo                  0.298   N1172
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X32Y83.B1      net (fanout=26)       0.949   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X32Y83.B       Tilo                  0.235   N1172
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X29Y80.A6      net (fanout=3)        0.996   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X29Y80.A       Tilo                  0.259   DAC_output_2/DAC_input_suppressed<3>
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X29Y81.C1      net (fanout=21)       1.555   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X29Y81.C       Tilo                  0.259   analog_out_sequencer_4/DAC_positive<7>
                                                       DAC_output_2/Mmux_DAC_input_scaled<0>_3_SW1
    SLICE_X25Y75.A6      net (fanout=1)        0.836   N2656
    SLICE_X25Y75.A       Tilo                  0.259   DAC_output_register_2<2>
                                                       DAC_output_2/Mmux_DAC_input_scaled<0>_3
    SLICE_X25Y75.D3      net (fanout=4)        0.412   DAC_output_2/Mmux_DAC_input_scaled<0>_3
    SLICE_X25Y75.D       Tilo                  0.259   DAC_output_register_2<2>
                                                       DAC_output_2/Mmux_DAC_register91
    SLICE_X24Y78.B2      net (fanout=2)        1.205   DAC_output_register_2<2>
    SLICE_X24Y78.B       Tilo                  0.235   DAC_output_2/main_state[31]_GND_84_o_Select_119_o9
                                                       DAC_output_2/main_state[31]_GND_84_o_Select_119_o9
    SLICE_X24Y78.C3      net (fanout=1)        0.659   DAC_output_2/main_state[31]_GND_84_o_Select_119_o9
    SLICE_X24Y78.CMUX    Tilo                  0.403   DAC_output_2/main_state[31]_GND_84_o_Select_119_o9
                                                       DAC_output_2/main_state[31]_GND_84_o_Select_119_o12_G
                                                       DAC_output_2/main_state[31]_GND_84_o_Select_119_o12
    SLICE_X29Y83.A2      net (fanout=1)        1.879   DAC_output_2/main_state[31]_GND_84_o_Select_119_o12
    SLICE_X29Y83.CLK     Tas                   0.373   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_84_o_Select_119_o13
                                                       DAC_output_2/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     23.749ns (5.834ns logic, 17.915ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_2 (FF)
  Destination:          DAC_output_2/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      23.642ns (Levels of Logic = 19)
  Clock Path Skew:      -0.028ns (0.612 - 0.640)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_2 to DAC_output_2/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y73.BQ      Tcko                  0.476   DAC_register_6<12>
                                                       DAC_reref_register_2
    SLICE_X34Y64.C4      net (fanout=8)        2.235   DAC_reref_register<2>
    SLICE_X34Y64.COUT    Topcyc                0.328   DAC_thresh_2<0>
                                                       DAC_output_2/Madd_n0275_Madd_Madd_lut<2>
                                                       DAC_output_2/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X34Y65.COUT    Tbyp                  0.093   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0275_Madd_Madd_cy<7>
    SLICE_X34Y66.DMUX    Tcind                 0.320   DAC_output_2/Madd_n0275_Madd_Madd_cy<11>
                                                       DAC_output_2/Madd_n0275_Madd_Madd_cy<11>
    SLICE_X35Y67.B2      net (fanout=1)        0.938   DAC_output_2/n0275<11>
    SLICE_X35Y67.B       Tilo                  0.259   DAC_register_2<11>
                                                       DAC_output_2/Mmux_HPF_input41
    SLICE_X38Y72.B6      net (fanout=5)        1.539   DAC_output_2/HPF_input<13>
    SLICE_X38Y72.COUT    Topcyb                0.483   DAC_output_2/Madd_n0269_Madd_Madd_cy<15>
                                                       DAC_output_2/Madd_n0269_Madd_Madd_lut<13>
                                                       DAC_output_2/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X38Y73.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X38Y73.BMUX    Tcinb                 0.310   DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_4523_o
                                                       DAC_output_2/Madd_n0269_Madd_Madd_xor<17>
    SLICE_X34Y69.B1      net (fanout=38)       1.088   DAC_output_2/n0269<17>
    SLICE_X34Y69.B       Tilo                  0.254   DAC_output_2/HPF_output<5>
                                                       DAC_output_2/Mmux_HPF_output121
    SLICE_X30Y73.BX      net (fanout=3)        1.494   DAC_output_2/HPF_output<5>
    SLICE_X30Y73.COUT    Tbxcy                 0.156   ep06wirein<12>
                                                       DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X30Y74.CIN     net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X30Y74.COUT    Tbyp                  0.093   DAC_output_2/Msub_subtract_result_cy<11>
                                                       DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X30Y75.CIN     net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X30Y75.DMUX    Tcind                 0.320   DAC_output_2/subtract_result<15>
                                                       DAC_output_2/Msub_subtract_result_xor<15>
    SLICE_X32Y83.A3      net (fanout=54)       2.170   DAC_output_2/subtract_result<15>
    SLICE_X32Y83.AMUX    Tilo                  0.298   N1172
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X32Y83.B1      net (fanout=26)       0.949   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X32Y83.B       Tilo                  0.235   N1172
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X29Y80.A6      net (fanout=3)        0.996   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X29Y80.A       Tilo                  0.259   DAC_output_2/DAC_input_suppressed<3>
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X29Y81.C1      net (fanout=21)       1.555   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X29Y81.C       Tilo                  0.259   analog_out_sequencer_4/DAC_positive<7>
                                                       DAC_output_2/Mmux_DAC_input_scaled<0>_3_SW1
    SLICE_X25Y75.A6      net (fanout=1)        0.836   N2656
    SLICE_X25Y75.A       Tilo                  0.259   DAC_output_register_2<2>
                                                       DAC_output_2/Mmux_DAC_input_scaled<0>_3
    SLICE_X25Y75.D3      net (fanout=4)        0.412   DAC_output_2/Mmux_DAC_input_scaled<0>_3
    SLICE_X25Y75.D       Tilo                  0.259   DAC_output_register_2<2>
                                                       DAC_output_2/Mmux_DAC_register91
    SLICE_X24Y78.B2      net (fanout=2)        1.205   DAC_output_register_2<2>
    SLICE_X24Y78.B       Tilo                  0.235   DAC_output_2/main_state[31]_GND_84_o_Select_119_o9
                                                       DAC_output_2/main_state[31]_GND_84_o_Select_119_o9
    SLICE_X24Y78.C3      net (fanout=1)        0.659   DAC_output_2/main_state[31]_GND_84_o_Select_119_o9
    SLICE_X24Y78.CMUX    Tilo                  0.403   DAC_output_2/main_state[31]_GND_84_o_Select_119_o9
                                                       DAC_output_2/main_state[31]_GND_84_o_Select_119_o12_G
                                                       DAC_output_2/main_state[31]_GND_84_o_Select_119_o12
    SLICE_X29Y83.A2      net (fanout=1)        1.879   DAC_output_2/main_state[31]_GND_84_o_Select_119_o12
    SLICE_X29Y83.CLK     Tas                   0.373   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_84_o_Select_119_o13
                                                       DAC_output_2/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     23.642ns (5.672ns logic, 17.970ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_1/DAC_DIN (SLICE_X26Y74.A2), 48792474 paths
--------------------------------------------------------------------------------
Slack (setup path):     -11.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_2 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      23.749ns (Levels of Logic = 18)
  Clock Path Skew:      -0.007ns (0.633 - 0.640)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_2 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y73.BQ      Tcko                  0.476   DAC_register_6<12>
                                                       DAC_reref_register_2
    SLICE_X34Y47.C2      net (fanout=8)        4.037   DAC_reref_register<2>
    SLICE_X34Y47.DMUX    Topcd                 0.536   DAC_thresh_1<0>
                                                       DAC_output_1/Madd_n0275_Madd_Madd_lut<2>
                                                       DAC_output_1/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X35Y50.B1      net (fanout=1)        0.943   DAC_output_1/n0275<3>
    SLICE_X35Y50.B       Tilo                  0.259   DAC_register_1<11>
                                                       DAC_output_1/Mmux_HPF_input121
    SLICE_X36Y50.BX      net (fanout=3)        1.243   DAC_output_1/HPF_input<5>
    SLICE_X36Y50.COUT    Tbxcy                 0.197   DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X36Y51.COUT    Tbyp                  0.091   DAC_thresh_1<8>
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X36Y52.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X36Y52.COUT    Tbyp                  0.091   main_state_FSM_FFd139
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X36Y53.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X36Y53.BMUX    Tcinb                 0.277   main_state_FSM_FFd114
                                                       DAC_output_1/Madd_n0269_Madd_Madd_xor<17>
    SLICE_X26Y54.C2      net (fanout=38)       1.821   DAC_output_1/n0269<17>
    SLICE_X26Y54.C       Tilo                  0.255   DAC_output_1/multiplier_in<11>
                                                       DAC_output_1/Mmux_multiplier_in31
    SLICE_X26Y56.B6      net (fanout=3)        1.228   DAC_output_1/multiplier_in<11>
    SLICE_X26Y56.COUT    Topcyb                0.483   DAC_output_1/Madd_add_result_cy<11>
                                                       DAC_output_1/Madd_add_result_lut<9>
                                                       DAC_output_1/Madd_add_result_cy<11>
    SLICE_X26Y57.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<11>
    SLICE_X26Y57.DMUX    Tcind                 0.320   DAC_output_1/add_result<15>
                                                       DAC_output_1/Madd_add_result_xor<15>
    SLICE_X24Y58.B3      net (fanout=88)       0.991   DAC_output_1/add_result<15>
    SLICE_X24Y58.BMUX    Tilo                  0.298   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X24Y58.C1      net (fanout=26)       1.258   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X24Y58.C       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X25Y59.A4      net (fanout=3)        0.490   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X25Y59.A       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_4540_o
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X27Y57.D3      net (fanout=21)       1.175   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X27Y57.D       Tilo                  0.259   ep07wirein<11>
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_4576_o151
    SLICE_X28Y59.D3      net (fanout=1)        1.173   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4571_o
    SLICE_X28Y59.D       Tilo                  0.235   ep00wirein<9>
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_3
    SLICE_X28Y59.C6      net (fanout=1)        0.143   DAC_output_1/Mmux_DAC_input_scaled<11>_3
    SLICE_X28Y59.C       Tilo                  0.235   ep00wirein<9>
                                                       DAC_output_1/Mmux_DAC_register31
    SLICE_X22Y60.B3      net (fanout=2)        0.942   DAC_output_register_1<11>
    SLICE_X22Y60.B       Tilo                  0.254   DAC_output_1/main_state[31]_GND_84_o_Select_119_o9
                                                       DAC_output_1/main_state[31]_GND_84_o_Select_119_o8
    SLICE_X22Y60.D1      net (fanout=1)        0.598   DAC_output_1/main_state[31]_GND_84_o_Select_119_o9
    SLICE_X22Y60.CMUX    Topdc                 0.456   DAC_output_1/main_state[31]_GND_84_o_Select_119_o9
                                                       DAC_output_1/main_state[31]_GND_84_o_Select_119_o9_F
                                                       DAC_output_1/main_state[31]_GND_84_o_Select_119_o9
    SLICE_X26Y74.A2      net (fanout=1)        2.140   DAC_output_1/main_state[31]_GND_84_o_Select_119_o10
    SLICE_X26Y74.CLK     Tas                   0.339   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_84_o_Select_119_o12
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     23.749ns (5.555ns logic, 18.194ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_2 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      23.726ns (Levels of Logic = 18)
  Clock Path Skew:      -0.007ns (0.633 - 0.640)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_2 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y73.BQ      Tcko                  0.476   DAC_register_6<12>
                                                       DAC_reref_register_2
    SLICE_X34Y47.C2      net (fanout=8)        4.037   DAC_reref_register<2>
    SLICE_X34Y47.DMUX    Topcd                 0.536   DAC_thresh_1<0>
                                                       DAC_output_1/Madd_n0275_Madd_Madd_lut<2>
                                                       DAC_output_1/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X35Y50.B1      net (fanout=1)        0.943   DAC_output_1/n0275<3>
    SLICE_X35Y50.B       Tilo                  0.259   DAC_register_1<11>
                                                       DAC_output_1/Mmux_HPF_input121
    SLICE_X36Y50.BX      net (fanout=3)        1.243   DAC_output_1/HPF_input<5>
    SLICE_X36Y50.COUT    Tbxcy                 0.197   DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X36Y51.COUT    Tbyp                  0.091   DAC_thresh_1<8>
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X36Y52.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X36Y52.COUT    Tbyp                  0.091   main_state_FSM_FFd139
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X36Y53.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X36Y53.BMUX    Tcinb                 0.277   main_state_FSM_FFd114
                                                       DAC_output_1/Madd_n0269_Madd_Madd_xor<17>
    SLICE_X26Y54.C2      net (fanout=38)       1.821   DAC_output_1/n0269<17>
    SLICE_X26Y54.C       Tilo                  0.255   DAC_output_1/multiplier_in<11>
                                                       DAC_output_1/Mmux_multiplier_in31
    SLICE_X28Y53.B1      net (fanout=3)        0.949   DAC_output_1/multiplier_in<11>
    SLICE_X28Y53.COUT    Topcyb                0.448   DAC_output_1/Msub_subtract_result_cy<11>
                                                       DAC_output_1/Msub_subtract_result_lut<9>
                                                       DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X28Y54.CIN     net (fanout=1)        0.003   DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X28Y54.CMUX    Tcinc                 0.289   DAC_output_1/subtract_result<15>
                                                       DAC_output_1/Msub_subtract_result_xor<15>
    SLICE_X24Y58.B4      net (fanout=15)       1.313   DAC_output_1/subtract_result<14>
    SLICE_X24Y58.BMUX    Tilo                  0.298   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X24Y58.C1      net (fanout=26)       1.258   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X24Y58.C       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X25Y59.A4      net (fanout=3)        0.490   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X25Y59.A       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_4540_o
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X27Y57.D3      net (fanout=21)       1.175   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X27Y57.D       Tilo                  0.259   ep07wirein<11>
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_4576_o151
    SLICE_X28Y59.D3      net (fanout=1)        1.173   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4571_o
    SLICE_X28Y59.D       Tilo                  0.235   ep00wirein<9>
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_3
    SLICE_X28Y59.C6      net (fanout=1)        0.143   DAC_output_1/Mmux_DAC_input_scaled<11>_3
    SLICE_X28Y59.C       Tilo                  0.235   ep00wirein<9>
                                                       DAC_output_1/Mmux_DAC_register31
    SLICE_X22Y60.B3      net (fanout=2)        0.942   DAC_output_register_1<11>
    SLICE_X22Y60.B       Tilo                  0.254   DAC_output_1/main_state[31]_GND_84_o_Select_119_o9
                                                       DAC_output_1/main_state[31]_GND_84_o_Select_119_o8
    SLICE_X22Y60.D1      net (fanout=1)        0.598   DAC_output_1/main_state[31]_GND_84_o_Select_119_o9
    SLICE_X22Y60.CMUX    Topdc                 0.456   DAC_output_1/main_state[31]_GND_84_o_Select_119_o9
                                                       DAC_output_1/main_state[31]_GND_84_o_Select_119_o9_F
                                                       DAC_output_1/main_state[31]_GND_84_o_Select_119_o9
    SLICE_X26Y74.A2      net (fanout=1)        2.140   DAC_output_1/main_state[31]_GND_84_o_Select_119_o10
    SLICE_X26Y74.CLK     Tas                   0.339   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_84_o_Select_119_o12
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     23.726ns (5.489ns logic, 18.237ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_2 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      23.721ns (Levels of Logic = 18)
  Clock Path Skew:      -0.007ns (0.633 - 0.640)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_2 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y73.BQ      Tcko                  0.476   DAC_register_6<12>
                                                       DAC_reref_register_2
    SLICE_X34Y47.C2      net (fanout=8)        4.037   DAC_reref_register<2>
    SLICE_X34Y47.DMUX    Topcd                 0.536   DAC_thresh_1<0>
                                                       DAC_output_1/Madd_n0275_Madd_Madd_lut<2>
                                                       DAC_output_1/Madd_n0275_Madd_Madd_cy<3>
    SLICE_X35Y50.B1      net (fanout=1)        0.943   DAC_output_1/n0275<3>
    SLICE_X35Y50.B       Tilo                  0.259   DAC_register_1<11>
                                                       DAC_output_1/Mmux_HPF_input121
    SLICE_X36Y50.BX      net (fanout=3)        1.243   DAC_output_1/HPF_input<5>
    SLICE_X36Y50.COUT    Tbxcy                 0.197   DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<7>
    SLICE_X36Y51.COUT    Tbyp                  0.091   DAC_thresh_1<8>
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X36Y52.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<11>
    SLICE_X36Y52.COUT    Tbyp                  0.091   main_state_FSM_FFd139
                                                       DAC_output_1/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X36Y53.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0269_Madd_Madd_cy<15>
    SLICE_X36Y53.BMUX    Tcinb                 0.277   main_state_FSM_FFd114
                                                       DAC_output_1/Madd_n0269_Madd_Madd_xor<17>
    SLICE_X26Y54.C2      net (fanout=38)       1.821   DAC_output_1/n0269<17>
    SLICE_X26Y54.C       Tilo                  0.255   DAC_output_1/multiplier_in<11>
                                                       DAC_output_1/Mmux_multiplier_in31
    SLICE_X26Y56.B6      net (fanout=3)        1.228   DAC_output_1/multiplier_in<11>
    SLICE_X26Y56.COUT    Topcyb                0.483   DAC_output_1/Madd_add_result_cy<11>
                                                       DAC_output_1/Madd_add_result_lut<9>
                                                       DAC_output_1/Madd_add_result_cy<11>
    SLICE_X26Y57.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<11>
    SLICE_X26Y57.CMUX    Tcinc                 0.279   DAC_output_1/add_result<15>
                                                       DAC_output_1/Madd_add_result_xor<15>
    SLICE_X24Y58.B2      net (fanout=13)       1.004   DAC_output_1/add_result<14>
    SLICE_X24Y58.BMUX    Tilo                  0.298   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11
    SLICE_X24Y58.C1      net (fanout=26)       1.258   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1
    SLICE_X24Y58.C       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7111
    SLICE_X25Y59.A4      net (fanout=3)        0.490   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711
    SLICE_X25Y59.A       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_4540_o
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o721
    SLICE_X27Y57.D3      net (fanout=21)       1.175   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o72
    SLICE_X27Y57.D       Tilo                  0.259   ep07wirein<11>
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_4576_o151
    SLICE_X28Y59.D3      net (fanout=1)        1.173   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_4571_o
    SLICE_X28Y59.D       Tilo                  0.235   ep00wirein<9>
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_3
    SLICE_X28Y59.C6      net (fanout=1)        0.143   DAC_output_1/Mmux_DAC_input_scaled<11>_3
    SLICE_X28Y59.C       Tilo                  0.235   ep00wirein<9>
                                                       DAC_output_1/Mmux_DAC_register31
    SLICE_X22Y60.B3      net (fanout=2)        0.942   DAC_output_register_1<11>
    SLICE_X22Y60.B       Tilo                  0.254   DAC_output_1/main_state[31]_GND_84_o_Select_119_o9
                                                       DAC_output_1/main_state[31]_GND_84_o_Select_119_o8
    SLICE_X22Y60.D1      net (fanout=1)        0.598   DAC_output_1/main_state[31]_GND_84_o_Select_119_o9
    SLICE_X22Y60.CMUX    Topdc                 0.456   DAC_output_1/main_state[31]_GND_84_o_Select_119_o9
                                                       DAC_output_1/main_state[31]_GND_84_o_Select_119_o9_F
                                                       DAC_output_1/main_state[31]_GND_84_o_Select_119_o9
    SLICE_X26Y74.A2      net (fanout=1)        2.140   DAC_output_1/main_state[31]_GND_84_o_Select_119_o10
    SLICE_X26Y74.CLK     Tas                   0.339   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_84_o_Select_119_o12
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     23.721ns (5.514ns logic, 18.207ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 (SLICE_X12Y82.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.650ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.762ns (Levels of Logic = 0)
  Clock Path Skew:      10.363ns (14.863 - 4.500)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y82.CQ      Tcko                  0.405   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5
    SLICE_X12Y82.BX      net (fanout=1)        0.450   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5>
    SLICE_X12Y82.CLK     Tckdi       (-Th)     0.093   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.312ns logic, 0.450ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6 (SLICE_X12Y82.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      10.363ns (14.863 - 4.500)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y82.DMUX    Tshcko                0.488   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6
    SLICE_X12Y82.CX      net (fanout=1)        0.432   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6>
    SLICE_X12Y82.CLK     Tckdi       (-Th)     0.093   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.395ns logic, 0.432ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X10Y82.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      10.363ns (14.863 - 4.500)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y82.AQ      Tcko                  0.405   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1
    SLICE_X10Y82.BX      net (fanout=1)        0.485   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>
    SLICE_X10Y82.CLK     Tckdi       (-Th)    -0.010   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.415ns logic, 0.485ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y32.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.228ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.702ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      6.352ns (Levels of Logic = 1)
  Clock Path Delay:     1.601ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X45Y7.CLK      net (fanout=594)      1.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (-5.511ns logic, 7.112ns route)

  Maximum Data Path at Slow Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.AQ       Tcko                  0.430   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.200   host/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.352ns (3.152ns logic, 3.200ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.993ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.178ns (Levels of Logic = 1)
  Clock Path Delay:     1.090ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X45Y7.CLK      net (fanout=594)      0.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (-1.699ns logic, 2.789ns route)

  Minimum Data Path at Fast Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.AQ       Tcko                  0.198   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        1.584   host/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.178ns (1.594ns logic, 1.584ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.989ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X15Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.341ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.056ns (Levels of Logic = 2)
  Clock Path Delay:     1.342ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1065.IMUX.10
    SLICE_X16Y13.A1      net (fanout=15)       3.650   hi_in_7_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.298   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X15Y77.SR      net (fanout=30)       6.284   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X15Y77.CLK     Trck                  0.267   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     12.056ns (2.122ns logic, 9.934ns route)
                                                       (17.6% logic, 82.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X15Y77.CLK     net (fanout=594)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (-4.752ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_5 (SLICE_X27Y22.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.332ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_addr_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.036ns (Levels of Logic = 4)
  Clock Path Delay:     1.313ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/ti_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1065.IMUX.10
    SLICE_X28Y22.B3      net (fanout=15)       5.711   hi_in_7_IBUF
    SLICE_X28Y22.B       Tilo                  0.235   ep08wirein<0>
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y19.C1      net (fanout=6)        1.573   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y19.C       Tilo                  0.255   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X27Y22.A3      net (fanout=8)        1.332   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X27Y22.CLK     Tas                   0.373   ok1<23>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<5>3
                                                       host/core0/core0/ti_addr_5
    -------------------------------------------------  ---------------------------
    Total                                     11.036ns (2.420ns logic, 8.616ns route)
                                                       (21.9% logic, 78.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y22.CLK     net (fanout=594)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (-4.752ns logic, 6.065ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_6 (SLICE_X27Y22.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.339ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_addr_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.029ns (Levels of Logic = 4)
  Clock Path Delay:     1.313ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1065.IMUX.10
    SLICE_X28Y22.B3      net (fanout=15)       5.711   hi_in_7_IBUF
    SLICE_X28Y22.B       Tilo                  0.235   ep08wirein<0>
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y19.C1      net (fanout=6)        1.573   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y19.C       Tilo                  0.255   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X27Y22.B4      net (fanout=8)        1.325   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X27Y22.CLK     Tas                   0.373   ok1<23>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<6>
                                                       host/core0/core0/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                     11.029ns (2.420ns logic, 8.609ns route)
                                                       (21.9% logic, 78.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y22.CLK     net (fanout=594)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (-4.752ns logic, 6.065ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/block_count_7 (SLICE_X23Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.208ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/block_count_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.152ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/block_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1065.IMUX.10
    SLICE_X16Y13.A1      net (fanout=15)       1.775   hi_in_7_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.183   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X23Y12.SR      net (fanout=30)       0.562   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X23Y12.CLK     Tcksr       (-Th)     0.131   host/core0/core0/block_count<10>
                                                       host/core0/core0/block_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.152ns (0.815ns logic, 2.337ns route)
                                                       (25.9% logic, 74.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/block_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=594)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/block_count_8 (SLICE_X23Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.211ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/block_count_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.155ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/block_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1065.IMUX.10
    SLICE_X16Y13.A1      net (fanout=15)       1.775   hi_in_7_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.183   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X23Y12.SR      net (fanout=30)       0.562   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X23Y12.CLK     Tcksr       (-Th)     0.128   host/core0/core0/block_count<10>
                                                       host/core0/core0/block_count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.155ns (0.818ns logic, 2.337ns route)
                                                       (25.9% logic, 74.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/block_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=594)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/block_count_10 (SLICE_X23Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.212ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/block_count_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.156ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/block_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1065.IMUX.10
    SLICE_X16Y13.A1      net (fanout=15)       1.775   hi_in_7_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.183   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X23Y12.SR      net (fanout=30)       0.562   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X23Y12.CLK     Tcksr       (-Th)     0.127   host/core0/core0/block_count<10>
                                                       host/core0/core0/block_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.156ns (0.819ns logic, 2.337ns route)
                                                       (26.0% logic, 74.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/block_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=594)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.336ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X15Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.994ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.403ns (Levels of Logic = 2)
  Clock Path Delay:     1.342ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1065.IMUX.9
    SLICE_X16Y13.A2      net (fanout=14)       3.997   hi_in_6_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.298   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X15Y77.SR      net (fanout=30)       6.284   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X15Y77.CLK     Trck                  0.267   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     12.403ns (2.122ns logic, 10.281ns route)
                                                       (17.1% logic, 82.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X15Y77.CLK     net (fanout=594)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (-4.752ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X4Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.135ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.264ns (Levels of Logic = 2)
  Clock Path Delay:     1.344ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1065.IMUX.9
    SLICE_X16Y13.A2      net (fanout=14)       3.997   hi_in_6_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.298   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y64.SR       net (fanout=30)       5.086   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y64.CLK      Trck                  0.326   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     11.264ns (2.181ns logic, 9.083ns route)
                                                       (19.4% logic, 80.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X4Y64.CLK      net (fanout=594)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (-4.752ns logic, 6.096ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_1 (SLICE_X4Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.167ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/div_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.232ns (Levels of Logic = 2)
  Clock Path Delay:     1.344ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1065.IMUX.9
    SLICE_X16Y13.A2      net (fanout=14)       3.997   hi_in_6_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.298   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y64.SR       net (fanout=30)       5.086   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y64.CLK      Trck                  0.294   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_1
    -------------------------------------------------  ---------------------------
    Total                                     11.232ns (2.149ns logic, 9.083ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X4Y64.CLK      net (fanout=594)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (-4.752ns logic, 6.096ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.288ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.227ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1065.IMUX.9
    SLICE_X25Y10.B5      net (fanout=14)       2.130   hi_in_6_IBUF
    SLICE_X25Y10.B       Tilo                  0.156   host/core0/core0/a0/atmel_status_valid
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X29Y10.SR      net (fanout=2)        0.309   host/core0/core0/hi_cmd<2>_2
    SLICE_X29Y10.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (0.788ns logic, 2.439ns route)
                                                       (24.4% logic, 75.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y10.CLK     net (fanout=594)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.826ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X25Y11.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.303ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.244ns (Levels of Logic = 2)
  Clock Path Delay:     1.166ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1065.IMUX.9
    SLICE_X25Y11.A4      net (fanout=14)       2.266   hi_in_6_IBUF
    SLICE_X25Y11.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (0.978ns logic, 2.266ns route)
                                                       (30.1% logic, 69.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y11.CLK     net (fanout=594)      0.745   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (-1.826ns logic, 2.992ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_0 (SLICE_X21Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.304ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/edna_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.240ns (Levels of Logic = 2)
  Clock Path Delay:     1.161ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/a0/edna_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1065.IMUX.9
    SLICE_X20Y10.D3      net (fanout=14)       1.964   hi_in_6_IBUF
    SLICE_X20Y10.DMUX    Tilo                  0.183   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X21Y9.SR       net (fanout=18)       0.151   host/core0/core0/a0/reset_sync
    SLICE_X21Y9.CLK      Tremck      (-Th)    -0.179   host/core0/core0/a0/edna_3
                                                       host/core0/core0/a0/edna_0
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.125ns logic, 2.115ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X21Y9.CLK      net (fanout=594)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (-1.826ns logic, 2.987ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.894ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X15Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.436ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.961ns (Levels of Logic = 2)
  Clock Path Delay:     1.342ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1065.IMUX.8
    SLICE_X16Y13.A4      net (fanout=14)       3.555   hi_in_5_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.298   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X15Y77.SR      net (fanout=30)       6.284   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X15Y77.CLK     Trck                  0.267   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.961ns (2.122ns logic, 9.839ns route)
                                                       (17.7% logic, 82.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X15Y77.CLK     net (fanout=594)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (-4.752ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_5 (SLICE_X27Y22.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.956ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_addr_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.412ns (Levels of Logic = 4)
  Clock Path Delay:     1.313ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/ti_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1065.IMUX.8
    SLICE_X28Y22.B4      net (fanout=14)       6.087   hi_in_5_IBUF
    SLICE_X28Y22.B       Tilo                  0.235   ep08wirein<0>
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y19.C1      net (fanout=6)        1.573   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y19.C       Tilo                  0.255   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X27Y22.A3      net (fanout=8)        1.332   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X27Y22.CLK     Tas                   0.373   ok1<23>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<5>3
                                                       host/core0/core0/ti_addr_5
    -------------------------------------------------  ---------------------------
    Total                                     11.412ns (2.420ns logic, 8.992ns route)
                                                       (21.2% logic, 78.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y22.CLK     net (fanout=594)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (-4.752ns logic, 6.065ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_6 (SLICE_X27Y22.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.963ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_addr_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.405ns (Levels of Logic = 4)
  Clock Path Delay:     1.313ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1065.IMUX.8
    SLICE_X28Y22.B4      net (fanout=14)       6.087   hi_in_5_IBUF
    SLICE_X28Y22.B       Tilo                  0.235   ep08wirein<0>
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y19.C1      net (fanout=6)        1.573   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y19.C       Tilo                  0.255   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X27Y22.B4      net (fanout=8)        1.325   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X27Y22.CLK     Tas                   0.373   ok1<23>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<6>
                                                       host/core0/core0/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                     11.405ns (2.420ns logic, 8.985ns route)
                                                       (21.2% logic, 78.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y22.CLK     net (fanout=594)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (-4.752ns logic, 6.065ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/block_count_7 (SLICE_X23Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.174ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/block_count_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.118ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/block_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1065.IMUX.8
    SLICE_X16Y13.A4      net (fanout=14)       1.741   hi_in_5_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.183   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X23Y12.SR      net (fanout=30)       0.562   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X23Y12.CLK     Tcksr       (-Th)     0.131   host/core0/core0/block_count<10>
                                                       host/core0/core0/block_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.815ns logic, 2.303ns route)
                                                       (26.1% logic, 73.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/block_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=594)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/block_count_8 (SLICE_X23Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.177ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/block_count_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.121ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/block_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1065.IMUX.8
    SLICE_X16Y13.A4      net (fanout=14)       1.741   hi_in_5_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.183   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X23Y12.SR      net (fanout=30)       0.562   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X23Y12.CLK     Tcksr       (-Th)     0.128   host/core0/core0/block_count<10>
                                                       host/core0/core0/block_count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (0.818ns logic, 2.303ns route)
                                                       (26.2% logic, 73.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/block_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=594)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/block_count_10 (SLICE_X23Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.178ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/block_count_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.122ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/block_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1065.IMUX.8
    SLICE_X16Y13.A4      net (fanout=14)       1.741   hi_in_5_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.183   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X23Y12.SR      net (fanout=30)       0.562   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X23Y12.CLK     Tcksr       (-Th)     0.127   host/core0/core0/block_count<10>
                                                       host/core0/core0/block_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (0.819ns logic, 2.303ns route)
                                                       (26.2% logic, 73.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/block_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=594)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.979ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X15Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.351ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.046ns (Levels of Logic = 2)
  Clock Path Delay:     1.342ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1065.IMUX.7
    SLICE_X16Y13.A3      net (fanout=14)       3.640   hi_in_4_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.298   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X15Y77.SR      net (fanout=30)       6.284   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X15Y77.CLK     Trck                  0.267   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     12.046ns (2.122ns logic, 9.924ns route)
                                                       (17.6% logic, 82.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X15Y77.CLK     net (fanout=594)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (-4.752ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_5 (SLICE_X27Y22.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.938ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_addr_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.430ns (Levels of Logic = 4)
  Clock Path Delay:     1.313ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/ti_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1065.IMUX.7
    SLICE_X28Y22.B1      net (fanout=14)       6.105   hi_in_4_IBUF
    SLICE_X28Y22.B       Tilo                  0.235   ep08wirein<0>
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y19.C1      net (fanout=6)        1.573   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y19.C       Tilo                  0.255   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X27Y22.A3      net (fanout=8)        1.332   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X27Y22.CLK     Tas                   0.373   ok1<23>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<5>3
                                                       host/core0/core0/ti_addr_5
    -------------------------------------------------  ---------------------------
    Total                                     11.430ns (2.420ns logic, 9.010ns route)
                                                       (21.2% logic, 78.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y22.CLK     net (fanout=594)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (-4.752ns logic, 6.065ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_addr_6 (SLICE_X27Y22.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.945ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_addr_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.423ns (Levels of Logic = 4)
  Clock Path Delay:     1.313ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1065.IMUX.7
    SLICE_X28Y22.B1      net (fanout=14)       6.105   hi_in_4_IBUF
    SLICE_X28Y22.B       Tilo                  0.235   ep08wirein<0>
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X30Y19.C1      net (fanout=6)        1.573   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X30Y19.C       Tilo                  0.255   ok1<16>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X27Y22.B4      net (fanout=8)        1.325   host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X27Y22.CLK     Tas                   0.373   ok1<23>
                                                       host/core0/core0/state[31]_ti_addr[7]_select_89_OUT<6>
                                                       host/core0/core0/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                     11.423ns (2.420ns logic, 9.003ns route)
                                                       (21.2% logic, 78.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y22.CLK     net (fanout=594)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (-4.752ns logic, 6.065ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/block_count_7 (SLICE_X23Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.220ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/block_count_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.164ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/block_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1065.IMUX.7
    SLICE_X16Y13.A3      net (fanout=14)       1.787   hi_in_4_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.183   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X23Y12.SR      net (fanout=30)       0.562   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X23Y12.CLK     Tcksr       (-Th)     0.131   host/core0/core0/block_count<10>
                                                       host/core0/core0/block_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (0.815ns logic, 2.349ns route)
                                                       (25.8% logic, 74.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/block_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=594)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/block_count_8 (SLICE_X23Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.223ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/block_count_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.167ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/block_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1065.IMUX.7
    SLICE_X16Y13.A3      net (fanout=14)       1.787   hi_in_4_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.183   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X23Y12.SR      net (fanout=30)       0.562   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X23Y12.CLK     Tcksr       (-Th)     0.128   host/core0/core0/block_count<10>
                                                       host/core0/core0/block_count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (0.818ns logic, 2.349ns route)
                                                       (25.8% logic, 74.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/block_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=594)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/block_count_10 (SLICE_X23Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.224ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/block_count_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.168ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/block_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1065.IMUX.7
    SLICE_X16Y13.A3      net (fanout=14)       1.787   hi_in_4_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.183   stim_sequencer_B1/main_state[31]_stim_pol[15]_select_257_OUT<0>21
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X23Y12.SR      net (fanout=30)       0.562   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X23Y12.CLK     Tcksr       (-Th)     0.127   host/core0/core0/block_count<10>
                                                       host/core0/core0/block_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.819ns logic, 2.349ns route)
                                                       (25.9% logic, 74.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/block_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=594)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.826ns logic, 2.995ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.129ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X29Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.001ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.208ns (Levels of Logic = 2)
  Clock Path Delay:     1.354ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1065.IMUX.6
    SLICE_X25Y10.B2      net (fanout=1)        3.371   hi_in_3_IBUF
    SLICE_X25Y10.B       Tilo                  0.259   host/core0/core0/a0/atmel_status_valid
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X29Y15.SR      net (fanout=2)        1.553   host/core0/core0/hi_cmd<2>_2
    SLICE_X29Y15.CLK     Tsrck                 0.468   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.208ns (2.284ns logic, 4.924ns route)
                                                       (31.7% logic, 68.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y15.CLK     net (fanout=594)      1.431   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (-4.752ns logic, 6.106ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.279ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.930ns (Levels of Logic = 2)
  Clock Path Delay:     1.354ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1065.IMUX.6
    SLICE_X25Y10.B2      net (fanout=1)        3.371   hi_in_3_IBUF
    SLICE_X25Y10.BMUX    Tilo                  0.337   host/core0/core0/a0/atmel_status_valid
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X28Y15.SR      net (fanout=2)        1.247   host/core0/core0/hi_cmd<2>_0
    SLICE_X28Y15.CLK     Tsrck                 0.418   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.930ns (2.312ns logic, 4.618ns route)
                                                       (33.4% logic, 66.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y15.CLK     net (fanout=594)      1.431   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (-4.752ns logic, 6.106ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X26Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.660ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.545ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1065.IMUX.6
    SLICE_X25Y10.B2      net (fanout=1)        3.371   hi_in_3_IBUF
    SLICE_X25Y10.BMUX    Tilo                  0.337   host/core0/core0/a0/atmel_status_valid
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X26Y13.SR      net (fanout=2)        0.830   host/core0/core0/hi_cmd<2>_0
    SLICE_X26Y13.CLK     Tsrck                 0.450   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.545ns (2.344ns logic, 4.201ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y13.CLK     net (fanout=594)      1.427   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.752ns logic, 6.102ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.954ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.693ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1065.IMUX.6
    SLICE_X25Y10.B2      net (fanout=1)        1.596   hi_in_3_IBUF
    SLICE_X25Y10.B       Tilo                  0.156   host/core0/core0/a0/atmel_status_valid
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X29Y10.SR      net (fanout=2)        0.309   host/core0/core0/hi_cmd<2>_2
    SLICE_X29Y10.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.693ns (0.788ns logic, 1.905ns route)
                                                       (29.3% logic, 70.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y10.CLK     net (fanout=594)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.826ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X26Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.300ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.045ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1065.IMUX.6
    SLICE_X25Y10.B2      net (fanout=1)        1.596   hi_in_3_IBUF
    SLICE_X25Y10.BMUX    Tilo                  0.203   host/core0/core0/a0/atmel_status_valid
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X26Y13.SR      net (fanout=2)        0.417   host/core0/core0/hi_cmd<2>_0
    SLICE_X26Y13.CLK     Tcksr       (-Th)    -0.066   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (1.032ns logic, 2.013ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y13.CLK     net (fanout=594)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.485ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.234ns (Levels of Logic = 2)
  Clock Path Delay:     1.174ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1065.IMUX.6
    SLICE_X25Y10.B2      net (fanout=1)        1.596   hi_in_3_IBUF
    SLICE_X25Y10.BMUX    Tilo                  0.203   host/core0/core0/a0/atmel_status_valid
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X28Y15.SR      net (fanout=2)        0.647   host/core0/core0/hi_cmd<2>_0
    SLICE_X28Y15.CLK     Tcksr       (-Th)    -0.025   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.234ns (0.991ns logic, 2.243ns route)
                                                       (30.6% logic, 69.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y15.CLK     net (fanout=594)      0.753   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (-1.826ns logic, 3.000ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.245ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X27Y8.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.885ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.309ns (Levels of Logic = 4)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1065.IMUX.5
    SLICE_X29Y10.A2      net (fanout=2)        3.785   hi_in_2_IBUF
    SLICE_X29Y10.AMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y8.B3       net (fanout=1)        0.787   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y8.B        Tilo                  0.259   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y8.C4       net (fanout=1)        0.320   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y8.CLK      Tas                   0.264   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.309ns (2.417ns logic, 4.892ns route)
                                                       (33.1% logic, 66.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y8.CLK      net (fanout=594)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.079ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.130ns (Levels of Logic = 2)
  Clock Path Delay:     1.354ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1065.IMUX.5
    SLICE_X29Y15.D5      net (fanout=2)        4.269   hi_in_2_IBUF
    SLICE_X29Y15.D       Tilo                  0.259   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y15.AX      net (fanout=1)        0.931   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y15.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.130ns (1.930ns logic, 5.200ns route)
                                                       (27.1% logic, 72.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y15.CLK     net (fanout=594)      1.431   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (-4.752ns logic, 6.106ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X26Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.611ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.594ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1065.IMUX.5
    SLICE_X29Y10.A2      net (fanout=2)        3.785   hi_in_2_IBUF
    SLICE_X29Y10.A       Tilo                  0.259   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X26Y13.BX      net (fanout=1)        0.908   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X26Y13.CLK     Tdick                 0.085   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.594ns (1.901ns logic, 4.693ns route)
                                                       (28.8% logic, 71.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y13.CLK     net (fanout=594)      1.427   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.752ns logic, 6.102ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y10.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.144ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.883ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1065.IMUX.5
    SLICE_X29Y10.A2      net (fanout=2)        1.905   hi_in_2_IBUF
    SLICE_X29Y10.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (0.978ns logic, 1.905ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y10.CLK     net (fanout=594)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.826ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X29Y15.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.479ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.228ns (Levels of Logic = 2)
  Clock Path Delay:     1.174ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1065.IMUX.5
    SLICE_X29Y15.D5      net (fanout=2)        2.250   hi_in_2_IBUF
    SLICE_X29Y15.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.228ns (0.978ns logic, 2.250ns route)
                                                       (30.3% logic, 69.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y15.CLK     net (fanout=594)      0.753   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (-1.826ns logic, 3.000ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X26Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.555ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.300ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1065.IMUX.5
    SLICE_X29Y10.A2      net (fanout=2)        1.905   hi_in_2_IBUF
    SLICE_X29Y10.A       Tilo                  0.156   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X26Y13.BX      net (fanout=1)        0.435   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X26Y13.CLK     Tckdi       (-Th)    -0.041   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (0.960ns logic, 2.340ns route)
                                                       (29.1% logic, 70.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y13.CLK     net (fanout=594)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.946ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X27Y8.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.184ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.010ns (Levels of Logic = 4)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1065.IMUX.4
    SLICE_X29Y10.A5      net (fanout=2)        4.486   hi_in_1_IBUF
    SLICE_X29Y10.AMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y8.B3       net (fanout=1)        0.787   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y8.B        Tilo                  0.259   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y8.C4       net (fanout=1)        0.320   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y8.CLK      Tas                   0.264   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.010ns (2.417ns logic, 5.593ns route)
                                                       (30.2% logic, 69.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y8.CLK      net (fanout=594)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.191ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.018ns (Levels of Logic = 2)
  Clock Path Delay:     1.354ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1065.IMUX.4
    SLICE_X29Y15.D4      net (fanout=2)        5.157   hi_in_1_IBUF
    SLICE_X29Y15.D       Tilo                  0.259   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y15.AX      net (fanout=1)        0.931   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y15.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      8.018ns (1.930ns logic, 6.088ns route)
                                                       (24.1% logic, 75.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y15.CLK     net (fanout=594)      1.431   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (-4.752ns logic, 6.106ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X26Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.910ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.295ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1065.IMUX.4
    SLICE_X29Y10.A5      net (fanout=2)        4.486   hi_in_1_IBUF
    SLICE_X29Y10.A       Tilo                  0.259   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X26Y13.BX      net (fanout=1)        0.908   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X26Y13.CLK     Tdick                 0.085   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.295ns (1.901ns logic, 5.394ns route)
                                                       (26.1% logic, 73.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y13.CLK     net (fanout=594)      1.427   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.752ns logic, 6.102ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y10.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.681ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.420ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1065.IMUX.4
    SLICE_X29Y10.A5      net (fanout=2)        2.442   hi_in_1_IBUF
    SLICE_X29Y10.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (0.978ns logic, 2.442ns route)
                                                       (28.6% logic, 71.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y10.CLK     net (fanout=594)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.826ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X29Y15.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.027ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.776ns (Levels of Logic = 2)
  Clock Path Delay:     1.174ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1065.IMUX.4
    SLICE_X29Y15.D4      net (fanout=2)        2.798   hi_in_1_IBUF
    SLICE_X29Y15.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (0.978ns logic, 2.798ns route)
                                                       (25.9% logic, 74.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y15.CLK     net (fanout=594)      0.753   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (-1.826ns logic, 3.000ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X26Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.092ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.837ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1065.IMUX.4
    SLICE_X29Y10.A5      net (fanout=2)        2.442   hi_in_1_IBUF
    SLICE_X29Y10.A       Tilo                  0.156   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X26Y13.BX      net (fanout=1)        0.435   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X26Y13.CLK     Tckdi       (-Th)    -0.041   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (0.960ns logic, 2.877ns route)
                                                       (25.0% logic, 75.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y13.CLK     net (fanout=594)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          host/delays[15].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       host/delays[15].iobf0/IBUF
                                                       ProtoComp1057.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<15>
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   host/delays[15].iodelay_inst
                                                       host/delays[15].iodelay_inst
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   host/iodly0_datain<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   host/hi_datain<15>
                                                       ProtoComp1101.D2OFFBYP_SRC.15
                                                       host/delays[15].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X25Y1.CLK0    net (fanout=594)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.752ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.112ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          host/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.888ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       host/delays[5].iobf0/IBUF
                                                       ProtoComp1057.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<5>
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   host/delays[5].iodelay_inst
                                                       host/delays[5].iodelay_inst
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   host/iodly0_datain<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   host/hi_datain<5>
                                                       ProtoComp1101.D2OFFBYP_SRC.5
                                                       host/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y0.CLK0    net (fanout=594)      1.965   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (-4.752ns logic, 6.640ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<6> (PAD)
  Destination:          host/delays[6].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<6> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 1.557   hi_inout<6>
                                                       hi_inout<6>
                                                       host/delays[6].iobf0/IBUF
                                                       ProtoComp1057.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.153   host/iobf0_hi_datain<6>
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        5.082   host/delays[6].iodelay_inst
                                                       host/delays[6].iodelay_inst
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.007   host/iodly0_datain<6>
    ILOGIC_X1Y0.CLK0     Tidockd               0.532   host/hi_datain<6>
                                                       ProtoComp1101.D2OFFBYP_SRC.6
                                                       host/delays[6].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X1Y0.CLK0     net (fanout=594)      1.985   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (-4.752ns logic, 6.660ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          host/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.430ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       host/delays[8].iobf0/IBUF
                                                       ProtoComp1057.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   host/iobf0_hi_datain<8>
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   host/delays[8].iodelay_inst
                                                       host/delays[8].iodelay_inst
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   host/iodly0_datain<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   host/hi_datain<8>
                                                       ProtoComp1101.D2OFFBYP_SRC.8
                                                       host/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X8Y3.CLK0     net (fanout=594)      1.009   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (-1.826ns logic, 3.256ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          host/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       host/delays[3].iobf0/IBUF
                                                       ProtoComp1057.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   host/iobf0_hi_datain<3>
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   host/delays[3].iodelay_inst
                                                       host/delays[3].iodelay_inst
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   host/iodly0_datain<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<3>
                                                       ProtoComp1101.D2OFFBYP_SRC.3
                                                       host/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y2.CLK0    net (fanout=594)      0.989   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.826ns logic, 3.236ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[13].fdrein0 (ILOGIC_X21Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<13> (PAD)
  Destination:          host/delays[13].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.409ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<13> to host/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 0.763   hi_inout<13>
                                                       hi_inout<13>
                                                       host/delays[13].iobf0/IBUF
                                                       ProtoComp1057.IMUX.14
    IODELAY_X21Y2.IDATAINnet (fanout=1)        0.091   host/iobf0_hi_datain<13>
    IODELAY_X21Y2.DATAOUTTioddo_IDATAIN        1.178   host/delays[13].iodelay_inst
                                                       host/delays[13].iodelay_inst
    ILOGIC_X21Y2.DDLY    net (fanout=1)        0.005   host/iodly0_datain<13>
    ILOGIC_X21Y2.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<13>
                                                       ProtoComp1101.D2OFFBYP_SRC.13
                                                       host/delays[13].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X21Y2.CLK0    net (fanout=594)      0.988   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (-1.826ns logic, 3.235ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.779ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.851ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.264ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=594)      2.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (-5.511ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 1.080   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout0
    Y7.O                 net (fanout=1)        0.438   host/fdreout0_hi_dataout<8>
    Y7.PAD               Tioop                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.232ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.264ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=594)      2.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (-5.511ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.TQ       Tockq                 0.699   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout1
    Y7.T                 net (fanout=1)        0.438   host/fdreout1_hi_drive<8>
    Y7.PAD               Tiotp                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.871ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=594)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (-5.511ns logic, 7.755ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    Y13.O                net (fanout=1)        0.438   host/fdreout0_hi_dataout<2>
    Y13.PAD              Tioop                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.252ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=594)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (-5.511ns logic, 7.755ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout1
    Y13.T                net (fanout=1)        0.438   host/fdreout1_hi_drive<2>
    Y13.PAD              Tiotp                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.872ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.243ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=594)      2.382   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (-5.511ns logic, 7.754ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.438   host/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.253ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.243ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=594)      2.382   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (-5.511ns logic, 7.754ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.438   host/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.052ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout0 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=594)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.699ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout0 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    AA20.O               net (fanout=1)        0.268   host/fdreout0_hi_dataout<15>
    AA20.PAD             Tioop                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.944ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout1 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=594)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.699ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout1 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout1
    AA20.T               net (fanout=1)        0.268   host/fdreout1_hi_drive<15>
    AA20.PAD             Tiotp                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<5> (V15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.054ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout0 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=594)      0.935   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.699ns logic, 3.028ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout0 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    V15.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<5>
    V15.PAD              Tioop                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.946ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout1 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=594)      0.935   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.699ns logic, 3.028ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout1 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout1
    V15.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<5>
    V15.PAD              Tiotp                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.075ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout0 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=594)      0.956   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-1.699ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout0 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.OQ       Tockq                 0.336   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout0
    AB2.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<6>
    AB2.PAD              Tioop                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.967ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout1 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1065.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=594)      0.956   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-1.699ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout1 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.TQ       Tockq                 0.228   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout1
    AB2.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<6>
    AB2.PAD              Tiotp                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     18.925ns|            0|            0|            3|        44121|
| TS_host_dcm_clk0              |     20.830ns|     18.925ns|          N/A|            0|            0|        44121|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |     10.000ns|      5.340ns|   6180.000ns|            0|         4045|            0|   1119922565|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|     10.868ns|          N/A|            0|            0|        13345|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   3955.200ns|          N/A|            9|            0|         4332|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     24.380ns|          N/A|         4036|            0|   1119904888|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.946(R)|      SLOW  |   -1.981(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    6.245(R)|      SLOW  |   -1.444(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    6.129(R)|      SLOW  |   -1.254(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |   10.979(R)|      SLOW  |   -1.720(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |   10.894(R)|      SLOW  |   -1.674(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |   11.336(R)|      SLOW  |   -1.788(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |   10.989(R)|      SLOW  |   -1.708(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.659(R)|      SLOW  |   -0.488(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.718(R)|      SLOW  |   -0.547(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.641(R)|      SLOW  |   -0.470(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.660(R)|      SLOW  |   -0.489(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.730(R)|      SLOW  |         2.968(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.730(R)|      SLOW  |         2.968(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.759(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.758(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.758(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.708(R)|      SLOW  |         2.946(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.779(R)|      SLOW  |         3.017(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.706(R)|      SLOW  |         2.944(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         8.228(R)|      SLOW  |         3.993(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in        |   24.380|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   18.925|    8.349|    5.934|    1.947|
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.281; Ideal Clock Offset To Actual Clock 3.434; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |   10.989(R)|      SLOW  |   -1.708(R)|      FAST  |    2.341|    9.208|       -3.434|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.989|         -  |      -1.708|         -  |    2.341|    9.208|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.548; Ideal Clock Offset To Actual Clock 3.647; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |   11.336(R)|      SLOW  |   -1.788(R)|      FAST  |    1.994|    9.288|       -3.647|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.336|         -  |      -1.788|         -  |    1.994|    9.288|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.220; Ideal Clock Offset To Actual Clock 3.369; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |   10.894(R)|      SLOW  |   -1.674(R)|      FAST  |    2.436|    9.174|       -3.369|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.894|         -  |      -1.674|         -  |    2.436|    9.174|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.259; Ideal Clock Offset To Actual Clock 3.435; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |   10.979(R)|      SLOW  |   -1.720(R)|      FAST  |    2.351|    9.220|       -3.435|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.979|         -  |      -1.720|         -  |    2.351|    9.220|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.875; Ideal Clock Offset To Actual Clock -0.023; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    6.129(R)|      SLOW  |   -1.254(R)|      FAST  |    8.001|    7.954|        0.023|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.129|         -  |      -1.254|         -  |    8.001|    7.954|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.801; Ideal Clock Offset To Actual Clock 0.130; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    6.245(R)|      SLOW  |   -1.444(R)|      FAST  |    7.885|    8.144|       -0.130|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.245|         -  |      -1.444|         -  |    7.885|    8.144|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.965; Ideal Clock Offset To Actual Clock 0.748; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.946(R)|      SLOW  |   -1.981(R)|      FAST  |    7.184|    8.681|       -0.748|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.946|         -  |      -1.981|         -  |    7.184|    8.681|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.250; Ideal Clock Offset To Actual Clock -1.820; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.659(R)|      SLOW  |   -0.488(R)|      FAST  |    4.171|    0.488|        1.842|
hi_inout<4>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<5>       |    5.718(R)|      SLOW  |   -0.547(R)|      FAST  |    4.112|    0.547|        1.783|
hi_inout<6>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<7>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<8>       |    5.641(R)|      SLOW  |   -0.470(R)|      FAST  |    4.189|    0.470|        1.860|
hi_inout<9>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<10>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<11>      |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<12>      |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<13>      |    5.660(R)|      SLOW  |   -0.489(R)|      FAST  |    4.170|    0.489|        1.841|
hi_inout<14>      |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<15>      |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.720|         -  |      -0.470|         -  |    4.110|    0.470|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        8.228|      SLOW  |        3.993|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.073 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.730|      SLOW  |        2.968|      FAST  |         0.024|
hi_inout<1>                                    |        6.730|      SLOW  |        2.968|      FAST  |         0.024|
hi_inout<2>                                    |        6.759|      SLOW  |        2.997|      FAST  |         0.053|
hi_inout<3>                                    |        6.758|      SLOW  |        2.996|      FAST  |         0.052|
hi_inout<4>                                    |        6.758|      SLOW  |        2.996|      FAST  |         0.052|
hi_inout<5>                                    |        6.708|      SLOW  |        2.946|      FAST  |         0.002|
hi_inout<6>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<7>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<8>                                    |        6.779|      SLOW  |        3.017|      FAST  |         0.073|
hi_inout<9>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<10>                                   |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<11>                                   |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<12>                                   |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<13>                                   |        6.757|      SLOW  |        2.995|      FAST  |         0.051|
hi_inout<14>                                   |        6.757|      SLOW  |        2.995|      FAST  |         0.051|
hi_inout<15>                                   |        6.706|      SLOW  |        2.944|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 4045  Score: 13402199  (Setup/Max: 13371954, Hold: 30245)

Constraints cover 1119967748 paths, 0 nets, and 75160 connections

Design statistics:
   Minimum period: 3955.200ns{1}   (Maximum frequency:   0.253MHz)
   Minimum input required time before clock:  11.336ns
   Minimum output required time after clock:   8.228ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 17 17:07:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 606 MB



