#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffe11d044b0 .scope module, "alu_tb" "alu_tb" 2 1;
 .timescale 0 0;
v0x7ffe11d16550_0 .var "A", 31 0;
v0x7ffe11d16600_0 .var "B", 31 0;
v0x7ffe11d166a0_0 .var "opcode", 3 0;
v0x7ffe11d16730_0 .net "result", 31 0, L_0x7ffe11d168d0;  1 drivers
v0x7ffe11d16800_0 .net "zero", 0 0, L_0x7ffe11d16de0;  1 drivers
S_0x7ffe11d04610 .scope module, "inst1" "alu" 2 28, 3 8 0, S_0x7ffe11d044b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "opcode"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
v0x7ffe11d15c00_0 .net "A", 31 0, v0x7ffe11d16550_0;  1 drivers
v0x7ffe11d15cf0_0 .net "B", 31 0, v0x7ffe11d16600_0;  1 drivers
v0x7ffe11d15dc0_0 .net *"_s10", 1 0, L_0x7ffe11d16c60;  1 drivers
L_0x105802008 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffe11d15e50_0 .net/2u *"_s2", 31 0, L_0x105802008;  1 drivers
v0x7ffe11d15ee0_0 .net *"_s4", 0 0, L_0x7ffe11d16b20;  1 drivers
L_0x105802050 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffe11d15fc0_0 .net/2s *"_s6", 1 0, L_0x105802050;  1 drivers
L_0x105802098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffe11d16070_0 .net/2s *"_s8", 1 0, L_0x105802098;  1 drivers
v0x7ffe11d16120_0 .net "opcode", 3 0, v0x7ffe11d166a0_0;  1 drivers
v0x7ffe11d16200_0 .net "outArithmetic", 31 0, v0x7ffe11d14e10_0;  1 drivers
v0x7ffe11d16310_0 .net "outLogic", 31 0, v0x7ffe11d155c0_0;  1 drivers
v0x7ffe11d163e0_0 .net "result", 31 0, L_0x7ffe11d168d0;  alias, 1 drivers
v0x7ffe11d16470_0 .net "zero", 0 0, L_0x7ffe11d16de0;  alias, 1 drivers
L_0x7ffe11d16970 .part v0x7ffe11d166a0_0, 2, 1;
L_0x7ffe11d16b20 .cmp/eq 32, L_0x7ffe11d168d0, L_0x105802008;
L_0x7ffe11d16c60 .functor MUXZ 2, L_0x105802098, L_0x105802050, L_0x7ffe11d16b20, C4<>;
L_0x7ffe11d16de0 .part L_0x7ffe11d16c60, 0, 1;
S_0x7ffe11d047f0 .scope module, "ari" "arithmetic" 3 16, 4 1 0, S_0x7ffe11d04610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "opcode"
    .port_info 3 /OUTPUT 32 "out"
P_0x7ffe11d049a0 .param/l "add" 0 4 7, C4<0000>;
P_0x7ffe11d049e0 .param/l "slt" 0 4 7, C4<1010>;
P_0x7ffe11d04a20 .param/l "sub" 0 4 7, C4<0010>;
v0x7ffe11d04bf0_0 .net "A", 31 0, v0x7ffe11d16550_0;  alias, 1 drivers
v0x7ffe11d14ca0_0 .net "B", 31 0, v0x7ffe11d16600_0;  alias, 1 drivers
v0x7ffe11d14d50_0 .net "opcode", 3 0, v0x7ffe11d166a0_0;  alias, 1 drivers
v0x7ffe11d14e10_0 .var "out", 31 0;
E_0x7ffe11d04ba0 .event edge, v0x7ffe11d14d50_0, v0x7ffe11d14ca0_0, v0x7ffe11d04bf0_0;
S_0x7ffe11d14f20 .scope module, "log" "logicUnit" 3 15, 5 1 0, S_0x7ffe11d04610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "opcode"
    .port_info 3 /OUTPUT 32 "out"
P_0x7ffe11d150e0 .param/l "and_" 0 5 7, C4<0100>;
P_0x7ffe11d15120 .param/l "nor_" 0 5 7, C4<0111>;
P_0x7ffe11d15160 .param/l "or_" 0 5 7, C4<0101>;
P_0x7ffe11d151a0 .param/l "xor_" 0 5 7, C4<0110>;
v0x7ffe11d15380_0 .net "A", 31 0, v0x7ffe11d16550_0;  alias, 1 drivers
v0x7ffe11d15440_0 .net "B", 31 0, v0x7ffe11d16600_0;  alias, 1 drivers
v0x7ffe11d154f0_0 .net "opcode", 3 0, v0x7ffe11d166a0_0;  alias, 1 drivers
v0x7ffe11d155c0_0 .var "out", 31 0;
S_0x7ffe11d156b0 .scope module, "mux" "mux2_1" 3 17, 3 1 0, S_0x7ffe11d04610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "logicU"
    .port_info 1 /INPUT 32 "arithU"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x7ffe11d158e0_0 .net "arithU", 31 0, v0x7ffe11d14e10_0;  alias, 1 drivers
v0x7ffe11d159a0_0 .net "logicU", 31 0, v0x7ffe11d155c0_0;  alias, 1 drivers
v0x7ffe11d15a50_0 .net "out", 31 0, L_0x7ffe11d168d0;  alias, 1 drivers
v0x7ffe11d15b00_0 .net "sel", 0 0, L_0x7ffe11d16970;  1 drivers
L_0x7ffe11d168d0 .functor MUXZ 32, v0x7ffe11d14e10_0, v0x7ffe11d155c0_0, L_0x7ffe11d16970, C4<>;
    .scope S_0x7ffe11d14f20;
T_0 ;
    %wait E_0x7ffe11d04ba0;
    %load/vec4 v0x7ffe11d154f0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffe11d155c0_0, 0, 32;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x7ffe11d15380_0;
    %load/vec4 v0x7ffe11d15440_0;
    %and;
    %store/vec4 v0x7ffe11d155c0_0, 0, 32;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x7ffe11d15380_0;
    %load/vec4 v0x7ffe11d15440_0;
    %or;
    %store/vec4 v0x7ffe11d155c0_0, 0, 32;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x7ffe11d15380_0;
    %load/vec4 v0x7ffe11d15440_0;
    %xor;
    %store/vec4 v0x7ffe11d155c0_0, 0, 32;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x7ffe11d15380_0;
    %load/vec4 v0x7ffe11d15440_0;
    %or;
    %inv;
    %store/vec4 v0x7ffe11d155c0_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ffe11d047f0;
T_1 ;
    %wait E_0x7ffe11d04ba0;
    %load/vec4 v0x7ffe11d14d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffe11d14e10_0, 0, 32;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x7ffe11d04bf0_0;
    %load/vec4 v0x7ffe11d14ca0_0;
    %add;
    %store/vec4 v0x7ffe11d14e10_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x7ffe11d04bf0_0;
    %load/vec4 v0x7ffe11d14ca0_0;
    %sub;
    %store/vec4 v0x7ffe11d14e10_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7ffe11d04bf0_0;
    %load/vec4 v0x7ffe11d14ca0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %store/vec4 v0x7ffe11d14e10_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ffe11d044b0;
T_2 ;
    %vpi_call 2 8 "$monitor", "A = %b, B =%b, opcode = %b, Result = %b, Zero = %b", v0x7ffe11d16550_0, v0x7ffe11d16600_0, v0x7ffe11d166a0_0, v0x7ffe11d16730_0, v0x7ffe11d16800_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ffe11d044b0;
T_3 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7ffe11d16550_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7ffe11d16600_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ffe11d166a0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ffe11d166a0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7ffe11d166a0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7ffe11d166a0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7ffe11d166a0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7ffe11d166a0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7ffe11d166a0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7ffe11d166a0_0, 0, 4;
    %delay 8, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7ffe11d044b0;
T_4 ;
    %vpi_call 2 31 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "arithmetic.v";
    "logic.v";
