
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.64

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_out[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ data_out[0]$_SDFFE_PP0P_/CK (DFF_X1)
     2    0.95    0.01    0.08    0.08 ^ data_out[0]$_SDFFE_PP0P_/Q (DFF_X1)
                                         data_out[0] (net)
                  0.01    0.00    0.08 ^ _40_/A (MUX2_X1)
     1    1.65    0.01    0.04    0.12 ^ _40_/Z (MUX2_X1)
                                         _12_ (net)
                  0.01    0.00    0.12 ^ _41_/A2 (NOR2_X1)
     1    1.56    0.00    0.01    0.13 v _41_/ZN (NOR2_X1)
                                         _13_ (net)
                  0.00    0.00    0.13 v _42_/A2 (NOR2_X1)
     1    1.14    0.01    0.02    0.15 ^ _42_/ZN (NOR2_X1)
                                         _00_ (net)
                  0.01    0.00    0.15 ^ data_out[0]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out[0]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: data_out[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _39_/A (BUF_X4)
     8   15.36    0.01    0.02    0.22 ^ _39_/Z (BUF_X4)
                                         _11_ (net)
                  0.01    0.00    0.22 ^ _40_/S (MUX2_X1)
     1    1.56    0.01    0.06    0.28 v _40_/Z (MUX2_X1)
                                         _12_ (net)
                  0.01    0.00    0.28 v _41_/A2 (NOR2_X1)
     1    1.65    0.02    0.03    0.31 ^ _41_/ZN (NOR2_X1)
                                         _13_ (net)
                  0.02    0.00    0.31 ^ _42_/A2 (NOR2_X1)
     1    1.06    0.01    0.01    0.32 v _42_/ZN (NOR2_X1)
                                         _00_ (net)
                  0.01    0.00    0.32 v data_out[0]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ data_out[0]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: data_out[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _39_/A (BUF_X4)
     8   15.36    0.01    0.02    0.22 ^ _39_/Z (BUF_X4)
                                         _11_ (net)
                  0.01    0.00    0.22 ^ _40_/S (MUX2_X1)
     1    1.56    0.01    0.06    0.28 v _40_/Z (MUX2_X1)
                                         _12_ (net)
                  0.01    0.00    0.28 v _41_/A2 (NOR2_X1)
     1    1.65    0.02    0.03    0.31 ^ _41_/ZN (NOR2_X1)
                                         _13_ (net)
                  0.02    0.00    0.31 ^ _42_/A2 (NOR2_X1)
     1    1.06    0.01    0.01    0.32 v _42_/ZN (NOR2_X1)
                                         _00_ (net)
                  0.01    0.00    0.32 v data_out[0]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ data_out[0]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.88e-05   4.65e-07   6.26e-07   4.99e-05  77.0%
Combinational          8.53e-06   5.59e-06   8.14e-07   1.49e-05  23.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.73e-05   6.05e-06   1.44e-06   6.48e-05 100.0%
                          88.4%       9.3%       2.2%
