// Seed: 3353029237
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    output uwire id_3,
    input uwire id_4,
    output uwire id_5,
    input wor id_6,
    input wor id_7
    , id_39,
    output supply1 id_8,
    output wire id_9,
    output wire id_10,
    output tri1 id_11,
    input supply1 id_12,
    output tri1 id_13,
    input tri id_14,
    input wand id_15,
    input supply0 id_16,
    output wand id_17,
    output uwire id_18,
    output uwire id_19,
    output tri id_20,
    output wand id_21,
    input wire id_22,
    input wor id_23,
    input supply0 id_24,
    input supply1 id_25,
    input wand id_26,
    input supply1 id_27,
    input supply0 id_28,
    output supply1 id_29,
    input tri id_30,
    input wor id_31,
    output tri1 id_32,
    input tri id_33,
    input wand id_34,
    input supply1 id_35,
    input wand id_36,
    output wire id_37
);
  nor (
      id_19,
      id_25,
      id_16,
      id_14,
      id_28,
      id_7,
      id_30,
      id_15,
      id_36,
      id_23,
      id_31,
      id_24,
      id_12,
      id_2,
      id_1,
      id_0,
      id_26,
      id_39,
      id_22,
      id_34,
      id_33,
      id_27,
      id_4
  );
  module_0(
      id_39
  );
  initial begin
    id_11 = id_33;
  end
endmodule
