<profile>

<section name = "Vivado HLS Report for 'fir'" level="0">
<item name = "Date">Wed Nov  6 10:43:22 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">FIR_AXI4_new</item>
<item name = "Solution">Solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.742, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">604, 604, 605, 605, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="Loop_STREAM_LOOP_pro_U0">Loop_STREAM_LOOP_pro, 604, 604, 604, 604, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 30, 1881, 2023</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 37, 5, 11</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Loop_STREAM_LOOP_pro_U0">Loop_STREAM_LOOP_pro, 0, 30, 1465, 1343</column>
<column name="fir_bundle_s_axi_U">fir_bundle_s_axi, 0, 0, 416, 680</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_bundle_AWVALID">in, 1, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_AWREADY">out, 1, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_AWADDR">in, 7, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_WVALID">in, 1, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_WREADY">out, 1, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_WDATA">in, 32, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_WSTRB">in, 4, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_ARVALID">in, 1, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_ARREADY">out, 1, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_ARADDR">in, 7, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_RVALID">out, 1, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_RREADY">in, 1, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_RDATA">out, 32, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_RRESP">out, 2, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_BVALID">out, 1, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_BREADY">in, 1, s_axi, bundle, pointer</column>
<column name="s_axi_bundle_BRESP">out, 2, s_axi, bundle, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="stream_in_TDATA">in, 32, axis, stream_in_V_data_V, pointer</column>
<column name="stream_in_TKEEP">in, 4, axis, stream_in_V_keep_V, pointer</column>
<column name="stream_in_TSTRB">in, 4, axis, stream_in_V_strb_V, pointer</column>
<column name="stream_in_TUSER">in, 2, axis, stream_in_V_user_V, pointer</column>
<column name="stream_in_TLAST">in, 1, axis, stream_in_V_last_V, pointer</column>
<column name="stream_in_TID">in, 5, axis, stream_in_V_id_V, pointer</column>
<column name="stream_in_TDEST">in, 6, axis, stream_in_V_dest_V, pointer</column>
<column name="stream_in_TVALID">in, 1, axis, stream_in_V_dest_V, pointer</column>
<column name="stream_in_TREADY">out, 1, axis, stream_in_V_dest_V, pointer</column>
<column name="stream_out_TDATA">out, 32, axis, stream_out_V_data_V, pointer</column>
<column name="stream_out_TKEEP">out, 4, axis, stream_out_V_keep_V, pointer</column>
<column name="stream_out_TSTRB">out, 4, axis, stream_out_V_strb_V, pointer</column>
<column name="stream_out_TUSER">out, 2, axis, stream_out_V_user_V, pointer</column>
<column name="stream_out_TLAST">out, 1, axis, stream_out_V_last_V, pointer</column>
<column name="stream_out_TID">out, 5, axis, stream_out_V_id_V, pointer</column>
<column name="stream_out_TDEST">out, 6, axis, stream_out_V_dest_V, pointer</column>
<column name="stream_out_TVALID">out, 1, axis, stream_out_V_dest_V, pointer</column>
<column name="stream_out_TREADY">in, 1, axis, stream_out_V_dest_V, pointer</column>
</table>
</item>
</section>
</profile>
