

================================================================
== Vivado HLS Report for 'cnn_conv_d4x4_k3x3'
================================================================
* Date:           Sat Apr 03 10:40:16 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_conv_d4x4_k3x3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.20|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   44|   44|   45|   45|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+----------+
        |                            |                 |  Latency  |  Interval | Pipeline |
        |          Instance          |      Module     | min | max | min | max |   Type   |
        +----------------------------+-----------------+-----+-----+-----+-----+----------+
        |grp_fixed_point_mul_fu_594  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_601  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_608  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_615  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_622  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_630  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_638  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_645  |fixed_point_mul  |    7|    7|    1|    1| function |
        |grp_fixed_point_mul_fu_653  |fixed_point_mul  |    7|    7|    1|    1| function |
        +----------------------------+-----------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 3  |    4|    4|         1|          1|          1|     4|    yes   |
        |- Loop 4  |   26|   26|        12|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 8 }
  Pipeline-3: II = 1, D = 12, States = { 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / (exitcond_flatten)
	8  / (!exitcond_flatten)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	22  / (exitcond_flatten8)
	13  / (!exitcond_flatten8)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	10  / true
22 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_23 (25)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_8), !map !65

ST_1: StgValue_24 (26)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_7), !map !71

ST_1: StgValue_25 (27)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_6), !map !77

ST_1: StgValue_26 (28)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_5), !map !83

ST_1: StgValue_27 (29)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_4), !map !89

ST_1: StgValue_28 (30)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_3), !map !95

ST_1: StgValue_29 (31)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2), !map !101

ST_1: StgValue_30 (32)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1), !map !107

ST_1: StgValue_31 (33)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0), !map !113

ST_1: StgValue_32 (34)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !119

ST_1: StgValue_33 (35)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !123

ST_1: StgValue_34 (36)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !127

ST_1: StgValue_35 (37)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !131

ST_1: StgValue_36 (38)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !135

ST_1: StgValue_37 (39)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !139

ST_1: StgValue_38 (40)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !143

ST_1: StgValue_39 (41)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !147

ST_1: StgValue_40 (42)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !151

ST_1: StgValue_41 (43)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !155

ST_1: StgValue_42 (44)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !159

ST_1: StgValue_43 (45)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !163

ST_1: StgValue_44 (46)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !167

ST_1: StgValue_45 (47)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !171

ST_1: StgValue_46 (48)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !175

ST_1: StgValue_47 (49)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @cnn_conv_d4x4_k3x3_s) nounwind

ST_1: ctrl_read (50)  [1/1] 1.00ns
:25  %ctrl_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ctrl)

ST_1: StgValue_49 (51)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:79
:26  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_50 (52)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:80
:27  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_51 (53)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:81
:28  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_52 (54)  [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_0, i32* %kernel_1, i32* %kernel_2, i32* %kernel_3, i32* %kernel_4, i32* %kernel_5, i32* %kernel_6, i32* %kernel_7, i32* %kernel_8, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_53 (55)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:83
:30  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_54 (56)  [1/1] 1.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:95
:31  br label %1


 <State 2>: 2.99ns
ST_2: lineBuffer_0_3 (58)  [1/1] 0.00ns
:0  %lineBuffer_0_3 = phi i32 [ undef, %0 ], [ %lineBuffer_0_3_1, %_ifconv ]

ST_2: lineBuffer_0_2 (59)  [1/1] 0.00ns
:1  %lineBuffer_0_2 = phi i32 [ undef, %0 ], [ %lineBuffer_0_3_4, %_ifconv ]

ST_2: x (60)  [1/1] 0.00ns
:2  %x = phi i3 [ 2, %0 ], [ %x_1, %_ifconv ]

ST_2: exitcond1 (61)  [1/1] 1.62ns  loc: cnn_conv_d4x4_k3x3/core.cpp:95
:3  %exitcond1 = icmp eq i3 %x, -4

ST_2: StgValue_59 (62)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:95
:4  br i1 %exitcond1, label %.preheader86.0.preheader, label %_ifconv

ST_2: empty_5 (67)  [2/2] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:97
_ifconv:3  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: tmp_8 (69)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:95
_ifconv:5  %tmp_8 = trunc i3 %x to i2

ST_2: cond (70)  [1/1] 1.36ns  loc: cnn_conv_d4x4_k3x3/core.cpp:98
_ifconv:6  %cond = icmp eq i2 %tmp_8, -2

ST_2: x_1 (74)  [1/1] 0.80ns  loc: cnn_conv_d4x4_k3x3/core.cpp:95
_ifconv:10  %x_1 = add i3 1, %x


 <State 3>: 1.37ns
ST_3: empty (64)  [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: tmp (65)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:95
_ifconv:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_3: StgValue_66 (66)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:96
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: empty_5 (67)  [1/2] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:97
_ifconv:3  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V_2 (68)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:97
_ifconv:4  %tmp_data_V_2 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

ST_3: lineBuffer_0_3_1 (71)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:98
_ifconv:7  %lineBuffer_0_3_1 = select i1 %cond, i32 %lineBuffer_0_3, i32 %tmp_data_V_2

ST_3: lineBuffer_0_3_4 (72)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:98
_ifconv:8  %lineBuffer_0_3_4 = select i1 %cond, i32 %tmp_data_V_2, i32 %lineBuffer_0_2

ST_3: empty_6 (73)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:99
_ifconv:9  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

ST_3: StgValue_72 (75)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:95
_ifconv:11  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_73 (77)  [1/1] 1.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
.preheader86.0.preheader:0  br label %.preheader86.0


 <State 5>: 2.99ns
ST_5: lineBuffer_1_3 (79)  [1/1] 0.00ns
.preheader86.0:0  %lineBuffer_1_3 = phi i32 [ %lineBuffer_1_3_2, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: lineBuffer_1_2 (80)  [1/1] 0.00ns
.preheader86.0:1  %lineBuffer_1_2 = phi i32 [ %lineBuffer_1_3_4, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: lineBuffer_1_3_5 (81)  [1/1] 0.00ns
.preheader86.0:2  %lineBuffer_1_3_5 = phi i32 [ %lineBuffer_1_3_7, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: lineBuffer_1_3_8 (82)  [1/1] 0.00ns
.preheader86.0:3  %lineBuffer_1_3_8 = phi i32 [ %lineBuffer_1_3_9, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: x1 (83)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
.preheader86.0:4  %x1 = phi i3 [ %x_2, %_ifconv5 ], [ 0, %.preheader86.0.preheader ]

ST_5: exitcond4 (84)  [1/1] 1.62ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
.preheader86.0:5  %exitcond4 = icmp eq i3 %x1, -4

ST_5: x_2 (85)  [1/1] 0.80ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
.preheader86.0:6  %x_2 = add i3 %x1, 1

ST_5: StgValue_81 (86)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
.preheader86.0:7  br i1 %exitcond4, label %.preheader84.preheader, label %_ifconv5

ST_5: empty_8 (91)  [2/2] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:105
_ifconv5:3  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_5: tmp_9 (93)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
_ifconv5:5  %tmp_9 = trunc i3 %x1 to i2


 <State 6>: 4.10ns
ST_6: empty_7 (88)  [1/1] 0.00ns
_ifconv5:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_6: tmp_1 (89)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
_ifconv5:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_6: StgValue_86 (90)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:104
_ifconv5:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: empty_8 (91)  [1/2] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:105
_ifconv5:3  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_6: tmp_data_V_3 (92)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:105
_ifconv5:4  %tmp_data_V_3 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

ST_6: sel_tmp (94)  [1/1] 1.36ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
_ifconv5:6  %sel_tmp = icmp eq i2 %tmp_9, -2

ST_6: sel_tmp7 (95)  [1/1] 1.36ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
_ifconv5:7  %sel_tmp7 = icmp eq i2 %tmp_9, 1

ST_6: sel_tmp9 (96)  [1/1] 1.36ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
_ifconv5:8  %sel_tmp9 = icmp eq i2 %tmp_9, 0

ST_6: or_cond (97)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
_ifconv5:9  %or_cond = or i1 %sel_tmp9, %sel_tmp7

ST_6: newSel (98)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103 (grouped into LUT with out node lineBuffer_1_3_2)
_ifconv5:10  %newSel = select i1 %sel_tmp, i32 %lineBuffer_1_3, i32 %tmp_data_V_3

ST_6: lineBuffer_1_3_2 (99)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103 (out node of the LUT)
_ifconv5:11  %lineBuffer_1_3_2 = select i1 %or_cond, i32 %lineBuffer_1_3, i32 %newSel

ST_6: newSel2 (100)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103 (grouped into LUT with out node lineBuffer_1_3_4)
_ifconv5:12  %newSel2 = select i1 %sel_tmp, i32 %tmp_data_V_3, i32 %lineBuffer_1_2

ST_6: lineBuffer_1_3_4 (101)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103 (out node of the LUT)
_ifconv5:13  %lineBuffer_1_3_4 = select i1 %or_cond, i32 %lineBuffer_1_2, i32 %newSel2

ST_6: lineBuffer_1_3_6 (102)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103 (grouped into LUT with out node lineBuffer_1_3_7)
_ifconv5:14  %lineBuffer_1_3_6 = select i1 %sel_tmp7, i32 %tmp_data_V_3, i32 %lineBuffer_1_3_5

ST_6: lineBuffer_1_3_7 (103)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103 (out node of the LUT)
_ifconv5:15  %lineBuffer_1_3_7 = select i1 %sel_tmp9, i32 %lineBuffer_1_3_5, i32 %lineBuffer_1_3_6

ST_6: lineBuffer_1_3_9 (104)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
_ifconv5:16  %lineBuffer_1_3_9 = select i1 %sel_tmp9, i32 %tmp_data_V_3, i32 %lineBuffer_1_3_8

ST_6: empty_9 (105)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:107
_ifconv5:17  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)

ST_6: StgValue_101 (106)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
_ifconv5:18  br label %.preheader86.0


 <State 7>: 1.57ns
ST_7: window_2_2_2 (108)  [1/1] 0.00ns
.preheader84.preheader:0  %window_2_2_2 = alloca i32

ST_7: StgValue_103 (109)  [1/1] 1.57ns
.preheader84.preheader:1  br label %.preheader84


 <State 8>: 8.20ns
ST_8: indvar_flatten (111)  [1/1] 0.00ns
.preheader84:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader85 ], [ 0, %.preheader84.preheader ]

ST_8: y3 (112)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117
.preheader84:1  %y3 = phi i2 [ %tmp_2_mid2_v, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: window_2_1_1 (113)  [1/1] 0.00ns
.preheader84:2  %window_2_1_1 = phi i32 [ %window_2_2_6, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_2_1 (114)  [1/1] 0.00ns
.preheader84:3  %window_1_2_1 = phi i32 [ %window_2_2_7, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_1_1 (115)  [1/1] 0.00ns
.preheader84:4  %window_1_1_1 = phi i32 [ %window_2_2_8, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: x4 (116)  [1/1] 0.00ns
.preheader84:5  %x4 = phi i2 [ %x_3, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: exitcond_flatten (117)  [1/1] 1.62ns
.preheader84:6  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_8: indvar_flatten_next (118)  [1/1] 0.80ns
.preheader84:7  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_8: StgValue_112 (119)  [1/1] 0.00ns
.preheader84:8  br i1 %exitcond_flatten, label %.preheader83.preheader, label %.preheader85

ST_8: window_2_2_2_load_1 (121)  [1/1] 0.00ns
.preheader85:0  %window_2_2_2_load_1 = load i32* %window_2_2_2

ST_8: empty_10 (122)  [1/1] 0.00ns
.preheader85:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_8: exitcond (123)  [1/1] 1.36ns  loc: cnn_conv_d4x4_k3x3/core.cpp:115
.preheader85:2  %exitcond = icmp eq i2 %x4, -1

ST_8: x4_mid2 (124)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:115
.preheader85:3  %x4_mid2 = select i1 %exitcond, i2 1, i2 %x4

ST_8: y9 (125)  [1/1] 0.80ns  loc: cnn_conv_d4x4_k3x3/core.cpp:114
.preheader85:4  %y9 = add i2 1, %y3

ST_8: tmp_2_mid2_v (126)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117
.preheader85:5  %tmp_2_mid2_v = select i1 %exitcond, i2 %y9, i2 %y3

ST_8: tmp_11 (127)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117 (grouped into LUT with out node window_1_1_2)
.preheader85:6  %tmp_11 = trunc i2 %tmp_2_mid2_v to i1

ST_8: cond3_mid1 (128)  [1/1] 1.36ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117
.preheader85:7  %cond3_mid1 = icmp eq i2 %y3, 0

ST_8: cond2 (129)  [1/1] 1.36ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117
.preheader85:8  %cond2 = icmp eq i2 %y3, 1

ST_8: cond3_mid2 (130)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117
.preheader85:9  %cond3_mid2 = select i1 %exitcond, i1 %cond3_mid1, i1 %cond2

ST_8: tmp_4 (131)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:115
.preheader85:10  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_8: StgValue_124 (132)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:116
.preheader85:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_8: x_3 (133)  [1/1] 0.80ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117
.preheader85:12  %x_3 = add i2 1, %x4_mid2

ST_8: cond1 (134)  [1/1] 1.36ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117
.preheader85:13  %cond1 = icmp eq i2 %x4_mid2, 1

ST_8: lineBuffer_load13_ph (135)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117 (grouped into LUT with out node window_1_1_2)
.preheader85:14  %lineBuffer_load13_ph = select i1 %cond1, i32 %lineBuffer_0_2, i32 %lineBuffer_0_3

ST_8: lineBuffer_load14_ph (136)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117 (out node of the LUT)
.preheader85:15  %lineBuffer_load14_ph = select i1 %cond1, i32 %lineBuffer_1_2, i32 %lineBuffer_1_3

ST_8: window_1_1_2 (137)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117 (out node of the LUT)
.preheader85:16  %window_1_1_2 = select i1 %tmp_11, i32 %lineBuffer_load13_ph, i32 %lineBuffer_load14_ph

ST_8: window_2_2 (138)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117 (grouped into LUT with out node window_2_2_7)
.preheader85:17  %window_2_2 = select i1 %cond1, i32 %window_1_2_1, i32 %window_1_1_2

ST_8: window_2_2_1 (139)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117 (grouped into LUT with out node window_2_2_8)
.preheader85:18  %window_2_2_1 = select i1 %cond1, i32 %window_1_1_2, i32 %window_1_1_1

ST_8: window_2_2_3 (140)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117 (grouped into LUT with out node window_2_2_5)
.preheader85:19  %window_2_2_3 = select i1 %cond1, i32 %window_2_2_2_load_1, i32 %window_1_1_2

ST_8: window_2_2_4 (141)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117 (grouped into LUT with out node window_2_2_6)
.preheader85:20  %window_2_2_4 = select i1 %cond1, i32 %window_1_1_2, i32 %window_2_1_1

ST_8: window_2_2_5 (142)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117 (out node of the LUT)
.preheader85:21  %window_2_2_5 = select i1 %cond3_mid2, i32 %window_2_2_2_load_1, i32 %window_2_2_3

ST_8: window_2_2_6 (143)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117 (out node of the LUT)
.preheader85:22  %window_2_2_6 = select i1 %cond3_mid2, i32 %window_2_1_1, i32 %window_2_2_4

ST_8: window_2_2_7 (144)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117 (out node of the LUT)
.preheader85:23  %window_2_2_7 = select i1 %cond3_mid2, i32 %window_2_2, i32 %window_1_2_1

ST_8: window_2_2_8 (145)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117 (out node of the LUT)
.preheader85:24  %window_2_2_8 = select i1 %cond3_mid2, i32 %window_2_2_1, i32 %window_1_1_1

ST_8: empty_11 (146)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:118
.preheader85:25  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4)

ST_8: StgValue_139 (147)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117
.preheader85:26  store i32 %window_2_2_5, i32* %window_2_2_2

ST_8: StgValue_140 (148)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:115
.preheader85:27  br label %.preheader84


 <State 9>: 1.57ns
ST_9: window_0_0_read_as (150)  [1/1] 0.00ns
.preheader83.preheader:0  %window_0_0_read_as = alloca i32

ST_9: window_0_0 (151)  [1/1] 0.00ns
.preheader83.preheader:1  %window_0_0 = alloca i32

ST_9: window_0_1 (152)  [1/1] 0.00ns
.preheader83.preheader:2  %window_0_1 = alloca i32

ST_9: window_1_0_read_as (153)  [1/1] 0.00ns
.preheader83.preheader:3  %window_1_0_read_as = alloca i32

ST_9: window_2_0_read_as (154)  [1/1] 0.00ns
.preheader83.preheader:4  %window_2_0_read_as = alloca i32

ST_9: lineBuffer_0_3_5 (155)  [1/1] 0.00ns
.preheader83.preheader:5  %lineBuffer_0_3_5 = alloca i32

ST_9: lineBuffer_0_3_8 (156)  [1/1] 0.00ns
.preheader83.preheader:6  %lineBuffer_0_3_8 = alloca i32

ST_9: window_2_2_2_load (157)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117
.preheader83.preheader:7  %window_2_2_2_load = load i32* %window_2_2_2

ST_9: window_2_1 (158)  [1/1] 0.00ns
.preheader83.preheader:8  %window_2_1 = alloca i32

ST_9: writeCount_1 (159)  [1/1] 0.00ns
.preheader83.preheader:9  %writeCount_1 = alloca i32

ST_9: readCount_1 (160)  [1/1] 0.00ns
.preheader83.preheader:10  %readCount_1 = alloca i32

ST_9: tmp_10 (161)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:58->cnn_conv_d4x4_k3x3/core.cpp:133
.preheader83.preheader:11  %tmp_10 = trunc i32 %ctrl_read to i1

ST_9: StgValue_153 (162)  [1/1] 1.57ns
.preheader83.preheader:12  store i32 6, i32* %readCount_1

ST_9: StgValue_154 (163)  [1/1] 1.57ns
.preheader83.preheader:13  store i32 0, i32* %writeCount_1

ST_9: StgValue_155 (164)  [1/1] 1.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117
.preheader83.preheader:14  store i32 %window_2_2_2_load, i32* %window_2_1

ST_9: StgValue_156 (165)  [1/1] 1.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:122
.preheader83.preheader:15  br label %.preheader82


 <State 10>: 5.20ns
ST_10: indvar_flatten6 (167)  [1/1] 0.00ns
.preheader82:0  %indvar_flatten6 = phi i5 [ 0, %.preheader83.preheader ], [ %indvar_flatten_next7, %._crit_edge88_ifconv ]

ST_10: exitcond_flatten8 (185)  [1/1] 1.91ns
.preheader82:18  %exitcond_flatten8 = icmp eq i5 %indvar_flatten6, -16

ST_10: indvar_flatten_next7 (186)  [1/1] 1.72ns
.preheader82:19  %indvar_flatten_next7 = add i5 %indvar_flatten6, 1

ST_10: readCount_1_load (271)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:152
._crit_edge_ifconv:2  %readCount_1_load = load i32* %readCount_1

ST_10: tmp_14 (286)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:152
._crit_edge_ifconv:17  %tmp_14 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %readCount_1_load, i32 4, i32 31)

ST_10: icmp (287)  [1/1] 2.46ns  loc: cnn_conv_d4x4_k3x3/core.cpp:152
._crit_edge_ifconv:18  %icmp = icmp slt i28 %tmp_14, 1

ST_10: StgValue_163 (291)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:152
._crit_edge_ifconv:22  br i1 %icmp, label %2, label %._crit_edge88_ifconv

ST_10: empty_12 (293)  [2/2] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:153
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_10: readCount (295)  [1/1] 2.44ns  loc: cnn_conv_d4x4_k3x3/core.cpp:154
:2  %readCount = add nsw i32 %readCount_1_load, 1

ST_10: StgValue_166 (296)  [1/1] 1.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:154
:3  store i32 %readCount, i32* %readCount_1


 <State 11>: 7.35ns
ST_11: y_assign (168)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
.preheader82:1  %y_assign = phi i3 [ 0, %.preheader83.preheader ], [ %y_assign_mid2, %._crit_edge88_ifconv ]

ST_11: x_assign (178)  [1/1] 0.00ns
.preheader82:11  %x_assign = phi i3 [ 0, %.preheader83.preheader ], [ %x_4, %._crit_edge88_ifconv ]

ST_11: window_2_1_2 (184)  [1/1] 0.00ns
.preheader82:17  %window_2_1_2 = load i32* %window_2_1

ST_11: empty_14 (193)  [1/1] 0.00ns
.preheader83:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_11: exitcond2 (194)  [1/1] 1.62ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
.preheader83:1  %exitcond2 = icmp eq i3 %x_assign, -4

ST_11: x_assign_mid2 (195)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
.preheader83:2  %x_assign_mid2 = select i1 %exitcond2, i3 0, i3 %x_assign

ST_11: y_s (196)  [1/1] 0.80ns  loc: cnn_conv_d4x4_k3x3/core.cpp:122
.preheader83:3  %y_s = add i3 %y_assign, 1

ST_11: tmp_i_mid1 (197)  [1/1] 1.62ns  loc: cnn_conv_d4x4_k3x3/core.cpp:40->cnn_conv_d4x4_k3x3/core.cpp:127
.preheader83:4  %tmp_i_mid1 = icmp eq i3 %y_s, 0

ST_11: tmp_i (198)  [1/1] 1.62ns  loc: cnn_conv_d4x4_k3x3/core.cpp:40->cnn_conv_d4x4_k3x3/core.cpp:127
.preheader83:5  %tmp_i = icmp eq i3 %y_assign, 0

ST_11: tmp_i_mid2 (199)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:40->cnn_conv_d4x4_k3x3/core.cpp:127 (grouped into LUT with out node tmp1)
.preheader83:6  %tmp_i_mid2 = select i1 %exitcond2, i1 %tmp_i_mid1, i1 %tmp_i

ST_11: tmp_2_i_mid1 (200)  [1/1] 1.62ns  loc: cnn_conv_d4x4_k3x3/core.cpp:40->cnn_conv_d4x4_k3x3/core.cpp:127
.preheader83:7  %tmp_2_i_mid1 = icmp ugt i3 %y_s, 2

ST_11: tmp_2_i (201)  [1/1] 1.62ns  loc: cnn_conv_d4x4_k3x3/core.cpp:40->cnn_conv_d4x4_k3x3/core.cpp:127
.preheader83:8  %tmp_2_i = icmp ugt i3 %y_assign, 2

ST_11: tmp_2_i_mid2 (202)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:40->cnn_conv_d4x4_k3x3/core.cpp:127 (grouped into LUT with out node p_i)
.preheader83:9  %tmp_2_i_mid2 = select i1 %exitcond2, i1 %tmp_2_i_mid1, i1 %tmp_2_i

ST_11: y_assign_mid2 (203)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
.preheader83:10  %y_assign_mid2 = select i1 %exitcond2, i3 %y_s, i3 %y_assign

ST_11: tmp_3 (204)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
.preheader83:11  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_11: StgValue_182 (205)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:124
.preheader83:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_11: tmp_i_15 (206)  [1/1] 1.62ns  loc: cnn_conv_d4x4_k3x3/core.cpp:40->cnn_conv_d4x4_k3x3/core.cpp:127
.preheader83:13  %tmp_i_15 = icmp eq i3 %x_assign_mid2, 0

ST_11: tmp_1_i (207)  [1/1] 1.62ns  loc: cnn_conv_d4x4_k3x3/core.cpp:40->cnn_conv_d4x4_k3x3/core.cpp:127
.preheader83:14  %tmp_1_i = icmp ugt i3 %x_assign_mid2, 2

ST_11: tmp1 (208)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:40->cnn_conv_d4x4_k3x3/core.cpp:127 (out node of the LUT)
.preheader83:15  %tmp1 = or i1 %tmp_i_15, %tmp_i_mid2

ST_11: tmp2 (209)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:40->cnn_conv_d4x4_k3x3/core.cpp:127 (grouped into LUT with out node p_i)
.preheader83:16  %tmp2 = or i1 %tmp_1_i, %tmp_2_i_mid2

ST_11: p_i (210)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:40->cnn_conv_d4x4_k3x3/core.cpp:127 (out node of the LUT)
.preheader83:17  %p_i = or i1 %tmp2, %tmp1

ST_11: StgValue_188 (211)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:127
.preheader83:18  br i1 %p_i, label %._crit_edge_ifconv, label %_ifconv59

ST_11: tmp_13 (272)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
._crit_edge_ifconv:3  %tmp_13 = trunc i3 %x_assign_mid2 to i2

ST_11: empty_12 (293)  [1/2] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:153
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_11: tmp_data_V_4 (294)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:153
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_11: StgValue_192 (297)  [1/1] 1.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:153
:4  store i32 %tmp_data_V_4, i32* %window_2_1

ST_11: StgValue_193 (298)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:155
:5  br label %._crit_edge88_ifconv

ST_11: x_4 (309)  [1/1] 0.80ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
._crit_edge88_ifconv:9  %x_4 = add i3 %x_assign_mid2, 1


 <State 12>: 4.81ns
ST_12: lineBuffer_1_3_3 (169)  [1/1] 0.00ns
.preheader82:2  %lineBuffer_1_3_3 = phi i32 [ %lineBuffer_1_3, %.preheader83.preheader ], [ %lineBuffer_1_3_10, %._crit_edge88_ifconv ]

ST_12: lineBuffer_1_2_3 (170)  [1/1] 0.00ns
.preheader82:3  %lineBuffer_1_2_3 = phi i32 [ %lineBuffer_1_2, %.preheader83.preheader ], [ %lineBuffer_1_3_11, %._crit_edge88_ifconv ]

ST_12: lineBuffer_1_3_17 (171)  [1/1] 0.00ns
.preheader82:4  %lineBuffer_1_3_17 = phi i32 [ %lineBuffer_1_3_5, %.preheader83.preheader ], [ %lineBuffer_1_3_19, %._crit_edge88_ifconv ]

ST_12: lineBuffer_1_3_1 (172)  [1/1] 0.00ns
.preheader82:5  %lineBuffer_1_3_1 = phi i32 [ %lineBuffer_1_3_8, %.preheader83.preheader ], [ %lineBuffer_1_3_20, %._crit_edge88_ifconv ]

ST_12: lineBuffer_0_3_3 (173)  [1/1] 0.00ns
.preheader82:6  %lineBuffer_0_3_3 = phi i32 [ %lineBuffer_0_3, %.preheader83.preheader ], [ %lineBuffer_0_3_6, %._crit_edge88_ifconv ]

ST_12: lineBuffer_0_2_s (174)  [1/1] 0.00ns
.preheader82:7  %lineBuffer_0_2_s = phi i32 [ %lineBuffer_0_2, %.preheader83.preheader ], [ %lineBuffer_0_3_7, %._crit_edge88_ifconv ]

ST_12: window_2_0 (175)  [1/1] 0.00ns
.preheader82:8  %window_2_0 = phi i32 [ %window_2_1_1, %.preheader83.preheader ], [ %window_2_1_2, %._crit_edge88_ifconv ]

ST_12: window_1_1 (176)  [1/1] 0.00ns
.preheader82:9  %window_1_1 = phi i32 [ %window_1_2_1, %.preheader83.preheader ], [ %lineBuffer_0_3_15, %._crit_edge88_ifconv ]

ST_12: window_1_0 (177)  [1/1] 0.00ns
.preheader82:10  %window_1_0 = phi i32 [ %window_1_1_1, %.preheader83.preheader ], [ %window_1_1, %._crit_edge88_ifconv ]

ST_12: window_0_0_read_as_1 (179)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
.preheader82:12  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

ST_12: window_0_0_load (180)  [1/1] 0.00ns
.preheader82:13  %window_0_0_load = load i32* %window_0_0

ST_12: window_0_1_load (181)  [1/1] 0.00ns
.preheader82:14  %window_0_1_load = load i32* %window_0_1

ST_12: window_1_0_read_as_1 (182)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
.preheader82:15  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

ST_12: window_2_0_read_as_1 (183)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
.preheader82:16  %window_2_0_read_as_1 = load i32* %window_2_0_read_as

ST_12: StgValue_209 (187)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117
.preheader82:20  store i32 %window_2_0, i32* %window_2_0_read_as

ST_12: StgValue_210 (188)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:117
.preheader82:21  store i32 %window_1_0, i32* %window_1_0_read_as

ST_12: StgValue_211 (189)  [1/1] 0.00ns
.preheader82:22  store i32 %window_0_1_load, i32* %window_0_0

ST_12: StgValue_212 (190)  [1/1] 0.00ns
.preheader82:23  store i32 %window_0_0_load, i32* %window_0_0_read_as

ST_12: StgValue_213 (191)  [1/1] 0.00ns
.preheader82:24  br i1 %exitcond_flatten8, label %3, label %.preheader83

ST_12: window_0_1_load_1 (213)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:0  %window_0_1_load_1 = load i32* %window_0_1

ST_12: kernel_0_read (216)  [1/1] 1.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:3  %kernel_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_0)

ST_12: kernel_1_read (217)  [1/1] 1.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:4  %kernel_1_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_1)

ST_12: kernel_2_read (218)  [1/1] 1.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:5  %kernel_2_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_2)

ST_12: kernel_3_read (219)  [1/1] 1.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:6  %kernel_3_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_3)

ST_12: kernel_4_read (220)  [1/1] 1.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:7  %kernel_4_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_4)

ST_12: kernel_5_read (221)  [1/1] 1.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:8  %kernel_5_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_5)

ST_12: kernel_6_read (222)  [1/1] 1.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:9  %kernel_6_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_6)

ST_12: kernel_7_read (223)  [1/1] 1.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:10  %kernel_7_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_7)

ST_12: kernel_8_read (224)  [1/1] 1.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:11  %kernel_8_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_8)

ST_12: tmp_9_0_i (225)  [8/8] 3.81ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_12: tmp_9_0_1_i (226)  [8/8] 3.81ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_12: tmp_9_0_2_i (227)  [8/8] 3.81ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_12: tmp_9_1_i (228)  [8/8] 3.81ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_12: tmp_9_1_1_i (229)  [8/8] 3.81ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_12: tmp_9_1_2_i (230)  [8/8] 3.81ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_12: tmp_9_2_i (231)  [8/8] 3.81ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_12: tmp_9_2_1_i (232)  [8/8] 3.81ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_12: tmp_9_2_2_i (233)  [8/8] 3.81ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

ST_12: lineBuffer_0_3_5_l (269)  [1/1] 0.00ns
._crit_edge_ifconv:0  %lineBuffer_0_3_5_l = load i32* %lineBuffer_0_3_5

ST_12: lineBuffer_0_3_8_l (270)  [1/1] 0.00ns
._crit_edge_ifconv:1  %lineBuffer_0_3_8_l = load i32* %lineBuffer_0_3_8

ST_12: windowRightCol_0 (273)  [1/1] 1.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:98
._crit_edge_ifconv:4  %windowRightCol_0 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %lineBuffer_0_3_5_l, i32 %lineBuffer_0_3_8_l, i32 %lineBuffer_0_2_s, i32 %lineBuffer_0_3_3, i2 %tmp_13)

ST_12: lineBuffer_0_3_15 (274)  [1/1] 1.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:103
._crit_edge_ifconv:5  %lineBuffer_0_3_15 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %lineBuffer_1_3_1, i32 %lineBuffer_1_3_17, i32 %lineBuffer_1_2_3, i32 %lineBuffer_1_3_3, i2 %tmp_13)

ST_12: sel_tmp2 (275)  [1/1] 1.36ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
._crit_edge_ifconv:6  %sel_tmp2 = icmp eq i2 %tmp_13, -2

ST_12: sel_tmp3 (276)  [1/1] 1.36ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
._crit_edge_ifconv:7  %sel_tmp3 = icmp eq i2 %tmp_13, 1

ST_12: sel_tmp4 (277)  [1/1] 1.36ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
._crit_edge_ifconv:8  %sel_tmp4 = icmp eq i2 %tmp_13, 0

ST_12: or_cond2 (278)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
._crit_edge_ifconv:9  %or_cond2 = or i1 %sel_tmp4, %sel_tmp3

ST_12: newSel4 (279)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123 (grouped into LUT with out node lineBuffer_0_3_6)
._crit_edge_ifconv:10  %newSel4 = select i1 %sel_tmp2, i32 %lineBuffer_0_3_3, i32 %lineBuffer_0_3_15

ST_12: lineBuffer_0_3_6 (280)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123 (out node of the LUT)
._crit_edge_ifconv:11  %lineBuffer_0_3_6 = select i1 %or_cond2, i32 %lineBuffer_0_3_3, i32 %newSel4

ST_12: newSel6 (281)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123 (grouped into LUT with out node lineBuffer_0_3_7)
._crit_edge_ifconv:12  %newSel6 = select i1 %sel_tmp2, i32 %lineBuffer_0_3_15, i32 %lineBuffer_0_2_s

ST_12: lineBuffer_0_3_7 (282)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123 (out node of the LUT)
._crit_edge_ifconv:13  %lineBuffer_0_3_7 = select i1 %or_cond2, i32 %lineBuffer_0_2_s, i32 %newSel6

ST_12: lineBuffer_0_3_9 (283)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123 (grouped into LUT with out node lineBuffer_0_3_13)
._crit_edge_ifconv:14  %lineBuffer_0_3_9 = select i1 %sel_tmp3, i32 %lineBuffer_0_3_15, i32 %lineBuffer_0_3_8_l

ST_12: lineBuffer_0_3_13 (284)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123 (out node of the LUT)
._crit_edge_ifconv:15  %lineBuffer_0_3_13 = select i1 %sel_tmp4, i32 %lineBuffer_0_3_8_l, i32 %lineBuffer_0_3_9

ST_12: lineBuffer_0_3_14 (285)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
._crit_edge_ifconv:16  %lineBuffer_0_3_14 = select i1 %sel_tmp4, i32 %lineBuffer_0_3_15, i32 %lineBuffer_0_3_5_l

ST_12: StgValue_248 (288)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
._crit_edge_ifconv:19  store i32 %lineBuffer_0_3_13, i32* %lineBuffer_0_3_8

ST_12: StgValue_249 (289)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
._crit_edge_ifconv:20  store i32 %lineBuffer_0_3_14, i32* %lineBuffer_0_3_5

ST_12: StgValue_250 (290)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:98
._crit_edge_ifconv:21  store i32 %windowRightCol_0, i32* %window_0_1

ST_12: lineBuffer_1_3_21 (300)  [1/1] 0.00ns
._crit_edge88_ifconv:0  %lineBuffer_1_3_21 = load i32* %window_2_1

ST_12: newSel8 (301)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123 (grouped into LUT with out node lineBuffer_1_3_10)
._crit_edge88_ifconv:1  %newSel8 = select i1 %sel_tmp2, i32 %lineBuffer_1_3_3, i32 %lineBuffer_1_3_21

ST_12: lineBuffer_1_3_10 (302)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123 (out node of the LUT)
._crit_edge88_ifconv:2  %lineBuffer_1_3_10 = select i1 %or_cond2, i32 %lineBuffer_1_3_3, i32 %newSel8

ST_12: newSel1 (303)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123 (grouped into LUT with out node lineBuffer_1_3_11)
._crit_edge88_ifconv:3  %newSel1 = select i1 %sel_tmp2, i32 %lineBuffer_1_3_21, i32 %lineBuffer_1_2_3

ST_12: lineBuffer_1_3_11 (304)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123 (out node of the LUT)
._crit_edge88_ifconv:4  %lineBuffer_1_3_11 = select i1 %or_cond2, i32 %lineBuffer_1_2_3, i32 %newSel1

ST_12: lineBuffer_1_3_18 (305)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123 (grouped into LUT with out node lineBuffer_1_3_19)
._crit_edge88_ifconv:5  %lineBuffer_1_3_18 = select i1 %sel_tmp3, i32 %lineBuffer_1_3_21, i32 %lineBuffer_1_3_17

ST_12: lineBuffer_1_3_19 (306)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123 (out node of the LUT)
._crit_edge88_ifconv:6  %lineBuffer_1_3_19 = select i1 %sel_tmp4, i32 %lineBuffer_1_3_17, i32 %lineBuffer_1_3_18

ST_12: lineBuffer_1_3_20 (307)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
._crit_edge88_ifconv:7  %lineBuffer_1_3_20 = select i1 %sel_tmp4, i32 %lineBuffer_1_3_21, i32 %lineBuffer_1_3_1

ST_12: empty_13 (308)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:169
._crit_edge88_ifconv:8  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_3)

ST_12: StgValue_260 (310)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:123
._crit_edge88_ifconv:10  br label %.preheader82


 <State 13>: 6.08ns
ST_13: tmp_9_0_i (225)  [7/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_13: tmp_9_0_1_i (226)  [7/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_13: tmp_9_0_2_i (227)  [7/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_13: tmp_9_1_i (228)  [7/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_13: tmp_9_1_1_i (229)  [7/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_13: tmp_9_1_2_i (230)  [7/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_13: tmp_9_2_i (231)  [7/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_13: tmp_9_2_1_i (232)  [7/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_13: tmp_9_2_2_i (233)  [7/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 14>: 6.08ns
ST_14: tmp_9_0_i (225)  [6/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_14: tmp_9_0_1_i (226)  [6/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_14: tmp_9_0_2_i (227)  [6/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_14: tmp_9_1_i (228)  [6/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_14: tmp_9_1_1_i (229)  [6/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_14: tmp_9_1_2_i (230)  [6/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_14: tmp_9_2_i (231)  [6/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_14: tmp_9_2_1_i (232)  [6/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_14: tmp_9_2_2_i (233)  [6/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 15>: 6.08ns
ST_15: tmp_9_0_i (225)  [5/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_15: tmp_9_0_1_i (226)  [5/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_15: tmp_9_0_2_i (227)  [5/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_15: tmp_9_1_i (228)  [5/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_15: tmp_9_1_1_i (229)  [5/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_15: tmp_9_1_2_i (230)  [5/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_15: tmp_9_2_i (231)  [5/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_15: tmp_9_2_1_i (232)  [5/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_15: tmp_9_2_2_i (233)  [5/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 16>: 6.08ns
ST_16: tmp_9_0_i (225)  [4/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_16: tmp_9_0_1_i (226)  [4/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_16: tmp_9_0_2_i (227)  [4/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_16: tmp_9_1_i (228)  [4/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_16: tmp_9_1_1_i (229)  [4/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_16: tmp_9_1_2_i (230)  [4/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_16: tmp_9_2_i (231)  [4/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_16: tmp_9_2_1_i (232)  [4/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_16: tmp_9_2_2_i (233)  [4/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 17>: 6.08ns
ST_17: tmp_9_0_i (225)  [3/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_17: tmp_9_0_1_i (226)  [3/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_17: tmp_9_0_2_i (227)  [3/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_17: tmp_9_1_i (228)  [3/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_17: tmp_9_1_1_i (229)  [3/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_17: tmp_9_1_2_i (230)  [3/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_17: tmp_9_2_i (231)  [3/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_17: tmp_9_2_1_i (232)  [3/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_17: tmp_9_2_2_i (233)  [3/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 18>: 6.08ns
ST_18: tmp_9_0_i (225)  [2/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_18: tmp_9_0_1_i (226)  [2/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_18: tmp_9_0_2_i (227)  [2/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_18: tmp_9_1_i (228)  [2/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_18: tmp_9_1_1_i (229)  [2/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_18: tmp_9_1_2_i (230)  [2/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_18: tmp_9_2_i (231)  [2/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_18: tmp_9_2_1_i (232)  [2/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_18: tmp_9_2_2_i (233)  [2/8] 6.08ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)


 <State 19>: 7.97ns
ST_19: tmp_9_0_i (225)  [1/8] 3.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

ST_19: tmp_9_0_1_i (226)  [1/8] 3.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

ST_19: tmp_9_0_2_i (227)  [1/8] 3.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

ST_19: tmp_9_1_i (228)  [1/8] 3.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

ST_19: tmp_9_1_1_i (229)  [1/8] 3.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

ST_19: tmp_9_1_2_i (230)  [1/8] 3.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

ST_19: tmp_9_2_i (231)  [1/8] 3.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

ST_19: tmp_9_2_1_i (232)  [1/8] 3.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

ST_19: tmp_9_2_2_i (233)  [1/8] 3.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

ST_19: tmp94_trunc_ext_cast (234)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:21  %tmp94_trunc_ext_cast = sext i23 %tmp_9_2_i to i24

ST_19: tmp94_trunc141_ext_c (235)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:22  %tmp94_trunc141_ext_c = sext i23 %tmp_9_2_1_i to i24

ST_19: tmp3 (236)  [1/1] 2.20ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:23  %tmp3 = add i24 %tmp94_trunc141_ext_c, %tmp94_trunc_ext_cast

ST_19: tmp94_cast (237)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:24  %tmp94_cast = sext i24 %tmp3 to i25

ST_19: tmp95_trunc_ext_cast (238)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:25  %tmp95_trunc_ext_cast = sext i23 %tmp_9_1_1_i to i24

ST_19: tmp95_trunc140_ext_c (239)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:26  %tmp95_trunc140_ext_c = sext i23 %tmp_9_1_2_i to i24

ST_19: tmp4 (240)  [1/1] 2.20ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:27  %tmp4 = add i24 %tmp95_trunc_ext_cast, %tmp95_trunc140_ext_c

ST_19: tmp95_cast (241)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:28  %tmp95_cast = sext i24 %tmp4 to i25

ST_19: tmp5 (242)  [1/1] 2.20ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:29  %tmp5 = add i25 %tmp94_cast, %tmp95_cast

ST_19: tmp97_trunc_ext_cast (244)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:31  %tmp97_trunc_ext_cast = sext i23 %tmp_9_0_i to i24

ST_19: tmp97_trunc139_ext_c (245)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:32  %tmp97_trunc139_ext_c = sext i23 %tmp_9_0_1_i to i24

ST_19: tmp6 (246)  [1/1] 2.20ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:33  %tmp6 = add i24 %tmp97_trunc139_ext_c, %tmp97_trunc_ext_cast

ST_19: tmp99_trunc_ext_cast (248)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:35  %tmp99_trunc_ext_cast = sext i23 %tmp_9_0_2_i to i24

ST_19: tmp99_trunc142_ext_c (249)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:36  %tmp99_trunc142_ext_c = sext i23 %tmp_9_2_2_i to i24

ST_19: tmp7 (250)  [1/1] 2.20ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:37  %tmp7 = add i24 %tmp99_trunc142_ext_c, %tmp99_trunc_ext_cast

ST_19: tmp99_cast (251)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:38  %tmp99_cast = sext i24 %tmp7 to i25

ST_19: tmp98_trunc_ext_cast (252)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:39  %tmp98_trunc_ext_cast = sext i23 %tmp_9_1_i to i25

ST_19: tmp8 (253)  [1/1] 2.20ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:40  %tmp8 = add i25 %tmp98_trunc_ext_cast, %tmp99_cast


 <State 20>: 6.01ns
ST_20: writeCount_1_load (214)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:131
_ifconv59:1  %writeCount_1_load = load i32* %writeCount_1

ST_20: writeCount (215)  [1/1] 2.44ns  loc: cnn_conv_d4x4_k3x3/core.cpp:131
_ifconv59:2  %writeCount = add nsw i32 %writeCount_1_load, 1

ST_20: tmp93_cast (243)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:30  %tmp93_cast = sext i25 %tmp5 to i27

ST_20: tmp97_cast (247)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:34  %tmp97_cast = sext i24 %tmp6 to i26

ST_20: tmp98_cast (254)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:41  %tmp98_cast = sext i25 %tmp8 to i26

ST_20: tmp9 (255)  [1/1] 2.32ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:42  %tmp9 = add i26 %tmp97_cast, %tmp98_cast

ST_20: tmp96_cast (256)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:43  %tmp96_cast = sext i26 %tmp9 to i27

ST_20: result_4_2_2_i (257)  [1/1] 2.32ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133
_ifconv59:44  %result_4_2_2_i = add i27 %tmp93_cast, %tmp96_cast

ST_20: result_4_2_2_i_cast1 (258)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:53->cnn_conv_d4x4_k3x3/core.cpp:133 (grouped into LUT with out node tmp_data_V)
_ifconv59:45  %result_4_2_2_i_cast1 = sext i27 %result_4_2_2_i to i32

ST_20: tmp_12 (259)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:59->cnn_conv_d4x4_k3x3/core.cpp:133 (grouped into LUT with out node tmp_data_V)
_ifconv59:46  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %result_4_2_2_i, i32 26)

ST_20: result (260)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:59->cnn_conv_d4x4_k3x3/core.cpp:133 (grouped into LUT with out node tmp_data_V)
_ifconv59:47  %result = select i1 %tmp_12, i27 0, i27 %result_4_2_2_i

ST_20: result_cast1 (261)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:59->cnn_conv_d4x4_k3x3/core.cpp:133 (grouped into LUT with out node tmp_data_V)
_ifconv59:48  %result_cast1 = sext i27 %result to i31

ST_20: result_cast (262)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:59->cnn_conv_d4x4_k3x3/core.cpp:133 (grouped into LUT with out node tmp_data_V)
_ifconv59:49  %result_cast = zext i31 %result_cast1 to i32

ST_20: tmp_data_V (263)  [1/1] 1.37ns  loc: cnn_conv_d4x4_k3x3/core.cpp:141 (out node of the LUT)
_ifconv59:50  %tmp_data_V = select i1 %tmp_10, i32 %result_cast, i32 %result_4_2_2_i_cast1

ST_20: tmp_last_V (264)  [1/1] 2.52ns  loc: cnn_conv_d4x4_k3x3/core.cpp:66->cnn_conv_d4x4_k3x3/core.cpp:139
_ifconv59:51  %tmp_last_V = icmp eq i32 %writeCount, 4

ST_20: StgValue_357 (265)  [2/2] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:141
_ifconv59:52  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_20: StgValue_358 (266)  [1/1] 1.57ns  loc: cnn_conv_d4x4_k3x3/core.cpp:65->cnn_conv_d4x4_k3x3/core.cpp:139
_ifconv59:53  store i32 %writeCount, i32* %writeCount_1


 <State 21>: 0.00ns
ST_21: StgValue_359 (265)  [1/2] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:141
_ifconv59:52  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_21: StgValue_360 (267)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:142
_ifconv59:54  br label %._crit_edge_ifconv


 <State 22>: 0.00ns
ST_22: StgValue_361 (312)  [1/1] 0.00ns  loc: cnn_conv_d4x4_k3x3/core.cpp:171
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_23          (specbitsmap      ) [ 00000000000000000000000]
StgValue_24          (specbitsmap      ) [ 00000000000000000000000]
StgValue_25          (specbitsmap      ) [ 00000000000000000000000]
StgValue_26          (specbitsmap      ) [ 00000000000000000000000]
StgValue_27          (specbitsmap      ) [ 00000000000000000000000]
StgValue_28          (specbitsmap      ) [ 00000000000000000000000]
StgValue_29          (specbitsmap      ) [ 00000000000000000000000]
StgValue_30          (specbitsmap      ) [ 00000000000000000000000]
StgValue_31          (specbitsmap      ) [ 00000000000000000000000]
StgValue_32          (specbitsmap      ) [ 00000000000000000000000]
StgValue_33          (specbitsmap      ) [ 00000000000000000000000]
StgValue_34          (specbitsmap      ) [ 00000000000000000000000]
StgValue_35          (specbitsmap      ) [ 00000000000000000000000]
StgValue_36          (specbitsmap      ) [ 00000000000000000000000]
StgValue_37          (specbitsmap      ) [ 00000000000000000000000]
StgValue_38          (specbitsmap      ) [ 00000000000000000000000]
StgValue_39          (specbitsmap      ) [ 00000000000000000000000]
StgValue_40          (specbitsmap      ) [ 00000000000000000000000]
StgValue_41          (specbitsmap      ) [ 00000000000000000000000]
StgValue_42          (specbitsmap      ) [ 00000000000000000000000]
StgValue_43          (specbitsmap      ) [ 00000000000000000000000]
StgValue_44          (specbitsmap      ) [ 00000000000000000000000]
StgValue_45          (specbitsmap      ) [ 00000000000000000000000]
StgValue_46          (specbitsmap      ) [ 00000000000000000000000]
StgValue_47          (spectopmodule    ) [ 00000000000000000000000]
ctrl_read            (read             ) [ 00111111110000000000000]
StgValue_49          (specinterface    ) [ 00000000000000000000000]
StgValue_50          (specinterface    ) [ 00000000000000000000000]
StgValue_51          (specinterface    ) [ 00000000000000000000000]
StgValue_52          (specinterface    ) [ 00000000000000000000000]
StgValue_53          (specinterface    ) [ 00000000000000000000000]
StgValue_54          (br               ) [ 01110000000000000000000]
lineBuffer_0_3       (phi              ) [ 00111111111111111111110]
lineBuffer_0_2       (phi              ) [ 00111111111111111111110]
x                    (phi              ) [ 00100000000000000000000]
exitcond1            (icmp             ) [ 00110000000000000000000]
StgValue_59          (br               ) [ 00000000000000000000000]
tmp_8                (trunc            ) [ 00000000000000000000000]
cond                 (icmp             ) [ 00110000000000000000000]
x_1                  (add              ) [ 01110000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000]
tmp                  (specregionbegin  ) [ 00000000000000000000000]
StgValue_66          (specpipeline     ) [ 00000000000000000000000]
empty_5              (read             ) [ 00000000000000000000000]
tmp_data_V_2         (extractvalue     ) [ 00000000000000000000000]
lineBuffer_0_3_1     (select           ) [ 01110000000000000000000]
lineBuffer_0_3_4     (select           ) [ 01110000000000000000000]
empty_6              (specregionend    ) [ 00000000000000000000000]
StgValue_72          (br               ) [ 01110000000000000000000]
StgValue_73          (br               ) [ 00001110000000000000000]
lineBuffer_1_3       (phi              ) [ 00000111111111111111110]
lineBuffer_1_2       (phi              ) [ 00000111111111111111110]
lineBuffer_1_3_5     (phi              ) [ 00000111111111111111110]
lineBuffer_1_3_8     (phi              ) [ 00000111111111111111110]
x1                   (phi              ) [ 00000100000000000000000]
exitcond4            (icmp             ) [ 00000110000000000000000]
x_2                  (add              ) [ 00001110000000000000000]
StgValue_81          (br               ) [ 00000000000000000000000]
tmp_9                (trunc            ) [ 00000110000000000000000]
empty_7              (speclooptripcount) [ 00000000000000000000000]
tmp_1                (specregionbegin  ) [ 00000000000000000000000]
StgValue_86          (specpipeline     ) [ 00000000000000000000000]
empty_8              (read             ) [ 00000000000000000000000]
tmp_data_V_3         (extractvalue     ) [ 00000000000000000000000]
sel_tmp              (icmp             ) [ 00000000000000000000000]
sel_tmp7             (icmp             ) [ 00000000000000000000000]
sel_tmp9             (icmp             ) [ 00000000000000000000000]
or_cond              (or               ) [ 00000000000000000000000]
newSel               (select           ) [ 00000000000000000000000]
lineBuffer_1_3_2     (select           ) [ 00001110000000000000000]
newSel2              (select           ) [ 00000000000000000000000]
lineBuffer_1_3_4     (select           ) [ 00001110000000000000000]
lineBuffer_1_3_6     (select           ) [ 00000000000000000000000]
lineBuffer_1_3_7     (select           ) [ 00001110000000000000000]
lineBuffer_1_3_9     (select           ) [ 00001110000000000000000]
empty_9              (specregionend    ) [ 00000000000000000000000]
StgValue_101         (br               ) [ 00001110000000000000000]
window_2_2_2         (alloca           ) [ 00000000110000000000000]
StgValue_103         (br               ) [ 00000001100000000000000]
indvar_flatten       (phi              ) [ 00000000100000000000000]
y3                   (phi              ) [ 00000000100000000000000]
window_2_1_1         (phi              ) [ 00000000111111111111110]
window_1_2_1         (phi              ) [ 00000000111111111111110]
window_1_1_1         (phi              ) [ 00000000111111111111110]
x4                   (phi              ) [ 00000000100000000000000]
exitcond_flatten     (icmp             ) [ 00000000100000000000000]
indvar_flatten_next  (add              ) [ 00000001100000000000000]
StgValue_112         (br               ) [ 00000000000000000000000]
window_2_2_2_load_1  (load             ) [ 00000000000000000000000]
empty_10             (speclooptripcount) [ 00000000000000000000000]
exitcond             (icmp             ) [ 00000000000000000000000]
x4_mid2              (select           ) [ 00000000000000000000000]
y9                   (add              ) [ 00000000000000000000000]
tmp_2_mid2_v         (select           ) [ 00000001100000000000000]
tmp_11               (trunc            ) [ 00000000000000000000000]
cond3_mid1           (icmp             ) [ 00000000000000000000000]
cond2                (icmp             ) [ 00000000000000000000000]
cond3_mid2           (select           ) [ 00000000000000000000000]
tmp_4                (specregionbegin  ) [ 00000000000000000000000]
StgValue_124         (specpipeline     ) [ 00000000000000000000000]
x_3                  (add              ) [ 00000001100000000000000]
cond1                (icmp             ) [ 00000000000000000000000]
lineBuffer_load13_ph (select           ) [ 00000000000000000000000]
lineBuffer_load14_ph (select           ) [ 00000000000000000000000]
window_1_1_2         (select           ) [ 00000000000000000000000]
window_2_2           (select           ) [ 00000000000000000000000]
window_2_2_1         (select           ) [ 00000000000000000000000]
window_2_2_3         (select           ) [ 00000000000000000000000]
window_2_2_4         (select           ) [ 00000000000000000000000]
window_2_2_5         (select           ) [ 00000000000000000000000]
window_2_2_6         (select           ) [ 00000001100000000000000]
window_2_2_7         (select           ) [ 00000001100000000000000]
window_2_2_8         (select           ) [ 00000001100000000000000]
empty_11             (specregionend    ) [ 00000000000000000000000]
StgValue_139         (store            ) [ 00000000000000000000000]
StgValue_140         (br               ) [ 00000001100000000000000]
window_0_0_read_as   (alloca           ) [ 00000000001111111111110]
window_0_0           (alloca           ) [ 00000000001111111111110]
window_0_1           (alloca           ) [ 00000000001111111111110]
window_1_0_read_as   (alloca           ) [ 00000000001111111111110]
window_2_0_read_as   (alloca           ) [ 00000000001111111111110]
lineBuffer_0_3_5     (alloca           ) [ 00000000001111111111110]
lineBuffer_0_3_8     (alloca           ) [ 00000000001111111111110]
window_2_2_2_load    (load             ) [ 00000000000000000000000]
window_2_1           (alloca           ) [ 00000000011111111111110]
writeCount_1         (alloca           ) [ 00000000011111111111110]
readCount_1          (alloca           ) [ 00000000011111111111110]
tmp_10               (trunc            ) [ 00000000001111111111110]
StgValue_153         (store            ) [ 00000000000000000000000]
StgValue_154         (store            ) [ 00000000000000000000000]
StgValue_155         (store            ) [ 00000000000000000000000]
StgValue_156         (br               ) [ 00000000011111111111110]
indvar_flatten6      (phi              ) [ 00000000001001111111110]
exitcond_flatten8    (icmp             ) [ 00000000001111111111110]
indvar_flatten_next7 (add              ) [ 00000000011111111111110]
readCount_1_load     (load             ) [ 00000000000000000000000]
tmp_14               (partselect       ) [ 00000000000000000000000]
icmp                 (icmp             ) [ 00000000001111111111110]
StgValue_163         (br               ) [ 00000000000000000000000]
readCount            (add              ) [ 00000000000000000000000]
StgValue_166         (store            ) [ 00000000000000000000000]
y_assign             (phi              ) [ 00000000001101111111110]
x_assign             (phi              ) [ 00000000001101111111110]
window_2_1_2         (load             ) [ 00000000011010000000000]
empty_14             (speclooptripcount) [ 00000000000000000000000]
exitcond2            (icmp             ) [ 00000000000000000000000]
x_assign_mid2        (select           ) [ 00000000000000000000000]
y_s                  (add              ) [ 00000000000000000000000]
tmp_i_mid1           (icmp             ) [ 00000000000000000000000]
tmp_i                (icmp             ) [ 00000000000000000000000]
tmp_i_mid2           (select           ) [ 00000000000000000000000]
tmp_2_i_mid1         (icmp             ) [ 00000000000000000000000]
tmp_2_i              (icmp             ) [ 00000000000000000000000]
tmp_2_i_mid2         (select           ) [ 00000000000000000000000]
y_assign_mid2        (select           ) [ 00000000011111111111110]
tmp_3                (specregionbegin  ) [ 00000000001010000000000]
StgValue_182         (specpipeline     ) [ 00000000000000000000000]
tmp_i_15             (icmp             ) [ 00000000000000000000000]
tmp_1_i              (icmp             ) [ 00000000000000000000000]
tmp1                 (or               ) [ 00000000000000000000000]
tmp2                 (or               ) [ 00000000000000000000000]
p_i                  (or               ) [ 00000000001011111111110]
StgValue_188         (br               ) [ 00000000000000000000000]
tmp_13               (trunc            ) [ 00000000001010000000000]
empty_12             (read             ) [ 00000000000000000000000]
tmp_data_V_4         (extractvalue     ) [ 00000000000000000000000]
StgValue_192         (store            ) [ 00000000000000000000000]
StgValue_193         (br               ) [ 00000000000000000000000]
x_4                  (add              ) [ 00000000011111111111110]
lineBuffer_1_3_3     (phi              ) [ 00000000001111111111110]
lineBuffer_1_2_3     (phi              ) [ 00000000001111111111110]
lineBuffer_1_3_17    (phi              ) [ 00000000001111111111110]
lineBuffer_1_3_1     (phi              ) [ 00000000001111111111110]
lineBuffer_0_3_3     (phi              ) [ 00000000001111111111110]
lineBuffer_0_2_s     (phi              ) [ 00000000001111111111110]
window_2_0           (phi              ) [ 00000000001010000000000]
window_1_1           (phi              ) [ 00000000011111111111110]
window_1_0           (phi              ) [ 00000000001111111111110]
window_0_0_read_as_1 (load             ) [ 00000000000000000000000]
window_0_0_load      (load             ) [ 00000000000000000000000]
window_0_1_load      (load             ) [ 00000000000000000000000]
window_1_0_read_as_1 (load             ) [ 00000000000000000000000]
window_2_0_read_as_1 (load             ) [ 00000000000000000000000]
StgValue_209         (store            ) [ 00000000000000000000000]
StgValue_210         (store            ) [ 00000000000000000000000]
StgValue_211         (store            ) [ 00000000000000000000000]
StgValue_212         (store            ) [ 00000000000000000000000]
StgValue_213         (br               ) [ 00000000000000000000000]
window_0_1_load_1    (load             ) [ 00000000000000000000000]
kernel_0_read        (read             ) [ 00000000000000000000000]
kernel_1_read        (read             ) [ 00000000000000000000000]
kernel_2_read        (read             ) [ 00000000000000000000000]
kernel_3_read        (read             ) [ 00000000000000000000000]
kernel_4_read        (read             ) [ 00000000000000000000000]
kernel_5_read        (read             ) [ 00000000000000000000000]
kernel_6_read        (read             ) [ 00000000000000000000000]
kernel_7_read        (read             ) [ 00000000000000000000000]
kernel_8_read        (read             ) [ 00000000000000000000000]
lineBuffer_0_3_5_l   (load             ) [ 00000000000000000000000]
lineBuffer_0_3_8_l   (load             ) [ 00000000000000000000000]
windowRightCol_0     (mux              ) [ 00000000000000000000000]
lineBuffer_0_3_15    (mux              ) [ 00000000011111111111110]
sel_tmp2             (icmp             ) [ 00000000000000000000000]
sel_tmp3             (icmp             ) [ 00000000000000000000000]
sel_tmp4             (icmp             ) [ 00000000000000000000000]
or_cond2             (or               ) [ 00000000000000000000000]
newSel4              (select           ) [ 00000000000000000000000]
lineBuffer_0_3_6     (select           ) [ 00000000011111111111110]
newSel6              (select           ) [ 00000000000000000000000]
lineBuffer_0_3_7     (select           ) [ 00000000011111111111110]
lineBuffer_0_3_9     (select           ) [ 00000000000000000000000]
lineBuffer_0_3_13    (select           ) [ 00000000000000000000000]
lineBuffer_0_3_14    (select           ) [ 00000000000000000000000]
StgValue_248         (store            ) [ 00000000000000000000000]
StgValue_249         (store            ) [ 00000000000000000000000]
StgValue_250         (store            ) [ 00000000000000000000000]
lineBuffer_1_3_21    (load             ) [ 00000000000000000000000]
newSel8              (select           ) [ 00000000000000000000000]
lineBuffer_1_3_10    (select           ) [ 00000000011111111111110]
newSel1              (select           ) [ 00000000000000000000000]
lineBuffer_1_3_11    (select           ) [ 00000000011111111111110]
lineBuffer_1_3_18    (select           ) [ 00000000000000000000000]
lineBuffer_1_3_19    (select           ) [ 00000000011111111111110]
lineBuffer_1_3_20    (select           ) [ 00000000011111111111110]
empty_13             (specregionend    ) [ 00000000000000000000000]
StgValue_260         (br               ) [ 00000000011111111111110]
tmp_9_0_i            (call             ) [ 00000000000000000000000]
tmp_9_0_1_i          (call             ) [ 00000000000000000000000]
tmp_9_0_2_i          (call             ) [ 00000000000000000000000]
tmp_9_1_i            (call             ) [ 00000000000000000000000]
tmp_9_1_1_i          (call             ) [ 00000000000000000000000]
tmp_9_1_2_i          (call             ) [ 00000000000000000000000]
tmp_9_2_i            (call             ) [ 00000000000000000000000]
tmp_9_2_1_i          (call             ) [ 00000000000000000000000]
tmp_9_2_2_i          (call             ) [ 00000000000000000000000]
tmp94_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp94_trunc141_ext_c (sext             ) [ 00000000000000000000000]
tmp3                 (add              ) [ 00000000000000000000000]
tmp94_cast           (sext             ) [ 00000000000000000000000]
tmp95_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp95_trunc140_ext_c (sext             ) [ 00000000000000000000000]
tmp4                 (add              ) [ 00000000000000000000000]
tmp95_cast           (sext             ) [ 00000000000000000000000]
tmp5                 (add              ) [ 00000000001000000000100]
tmp97_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp97_trunc139_ext_c (sext             ) [ 00000000000000000000000]
tmp6                 (add              ) [ 00000000001000000000100]
tmp99_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp99_trunc142_ext_c (sext             ) [ 00000000000000000000000]
tmp7                 (add              ) [ 00000000000000000000000]
tmp99_cast           (sext             ) [ 00000000000000000000000]
tmp98_trunc_ext_cast (sext             ) [ 00000000000000000000000]
tmp8                 (add              ) [ 00000000001000000000100]
writeCount_1_load    (load             ) [ 00000000000000000000000]
writeCount           (add              ) [ 00000000000000000000000]
tmp93_cast           (sext             ) [ 00000000000000000000000]
tmp97_cast           (sext             ) [ 00000000000000000000000]
tmp98_cast           (sext             ) [ 00000000000000000000000]
tmp9                 (add              ) [ 00000000000000000000000]
tmp96_cast           (sext             ) [ 00000000000000000000000]
result_4_2_2_i       (add              ) [ 00000000000000000000000]
result_4_2_2_i_cast1 (sext             ) [ 00000000000000000000000]
tmp_12               (bitselect        ) [ 00000000000000000000000]
result               (select           ) [ 00000000000000000000000]
result_cast1         (sext             ) [ 00000000000000000000000]
result_cast          (zext             ) [ 00000000000000000000000]
tmp_data_V           (select           ) [ 00000000001000000000010]
tmp_last_V           (icmp             ) [ 00000000001000000000010]
StgValue_358         (store            ) [ 00000000000000000000000]
StgValue_359         (write            ) [ 00000000000000000000000]
StgValue_360         (br               ) [ 00000000000000000000000]
StgValue_361         (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ctrl">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_8">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_conv_d4x4_k3x3_s"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixed_point_mul"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="window_2_2_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_2_2/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="window_0_0_read_as_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0_read_as/9 "/>
</bind>
</comp>

<comp id="160" class="1004" name="window_0_0_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="window_0_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="window_1_0_read_as_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0_read_as/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="window_2_0_read_as_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0_read_as/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="lineBuffer_0_3_5_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_0_3_5/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="lineBuffer_0_3_8_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_0_3_8/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="window_2_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1/9 "/>
</bind>
</comp>

<comp id="188" class="1004" name="writeCount_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="writeCount_1/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="readCount_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readCount_1/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="ctrl_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="54" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="0" index="3" bw="4" slack="0"/>
<pin id="207" dir="0" index="4" bw="2" slack="0"/>
<pin id="208" dir="0" index="5" bw="1" slack="0"/>
<pin id="209" dir="0" index="6" bw="5" slack="0"/>
<pin id="210" dir="0" index="7" bw="6" slack="0"/>
<pin id="211" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 empty_8/5 empty_12/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="kernel_0_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_read/12 "/>
</bind>
</comp>

<comp id="226" class="1004" name="kernel_1_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_read/12 "/>
</bind>
</comp>

<comp id="232" class="1004" name="kernel_2_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_read/12 "/>
</bind>
</comp>

<comp id="238" class="1004" name="kernel_3_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_3_read/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="kernel_4_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_4_read/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="kernel_5_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_5_read/12 "/>
</bind>
</comp>

<comp id="256" class="1004" name="kernel_6_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_6_read/12 "/>
</bind>
</comp>

<comp id="262" class="1004" name="kernel_7_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_7_read/12 "/>
</bind>
</comp>

<comp id="268" class="1004" name="kernel_8_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_8_read/12 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_write_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="4" slack="0"/>
<pin id="278" dir="0" index="3" bw="4" slack="0"/>
<pin id="279" dir="0" index="4" bw="2" slack="0"/>
<pin id="280" dir="0" index="5" bw="1" slack="0"/>
<pin id="281" dir="0" index="6" bw="5" slack="0"/>
<pin id="282" dir="0" index="7" bw="6" slack="0"/>
<pin id="283" dir="0" index="8" bw="32" slack="0"/>
<pin id="284" dir="0" index="9" bw="1" slack="0"/>
<pin id="285" dir="0" index="10" bw="1" slack="0"/>
<pin id="286" dir="0" index="11" bw="1" slack="0"/>
<pin id="287" dir="0" index="12" bw="1" slack="0"/>
<pin id="288" dir="0" index="13" bw="1" slack="0"/>
<pin id="289" dir="0" index="14" bw="1" slack="0"/>
<pin id="290" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_357/20 "/>
</bind>
</comp>

<comp id="304" class="1005" name="lineBuffer_0_3_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="lineBuffer_0_3_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="32" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_0_3/2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="lineBuffer_0_2_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_2 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="lineBuffer_0_2_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="32" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_0_2/2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="x_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="x_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="3" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="lineBuffer_1_3_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="lineBuffer_1_3_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3/5 "/>
</bind>
</comp>

<comp id="351" class="1005" name="lineBuffer_1_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_2 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="lineBuffer_1_2_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_2/5 "/>
</bind>
</comp>

<comp id="363" class="1005" name="lineBuffer_1_3_5_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_5 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="lineBuffer_1_3_5_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="1" slack="1"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_5/5 "/>
</bind>
</comp>

<comp id="375" class="1005" name="lineBuffer_1_3_8_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_8 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="lineBuffer_1_3_8_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="1" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_8/5 "/>
</bind>
</comp>

<comp id="387" class="1005" name="x1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="1"/>
<pin id="389" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x1 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="x1_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="1" slack="1"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1/5 "/>
</bind>
</comp>

<comp id="398" class="1005" name="indvar_flatten_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="1"/>
<pin id="400" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="indvar_flatten_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="1" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="409" class="1005" name="y3_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="1"/>
<pin id="411" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y3 (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="y3_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="1" slack="1"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y3/8 "/>
</bind>
</comp>

<comp id="420" class="1005" name="window_2_1_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_1_1 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="window_2_1_1_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="1" slack="1"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_1_1/8 "/>
</bind>
</comp>

<comp id="432" class="1005" name="window_1_2_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2_1 (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="window_1_2_1_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="1" slack="1"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_2_1/8 "/>
</bind>
</comp>

<comp id="444" class="1005" name="window_1_1_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="window_1_1_1_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="1" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1_1/8 "/>
</bind>
</comp>

<comp id="456" class="1005" name="x4_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="1"/>
<pin id="458" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x4 (phireg) "/>
</bind>
</comp>

<comp id="460" class="1004" name="x4_phi_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="0"/>
<pin id="462" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="1" slack="1"/>
<pin id="464" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x4/8 "/>
</bind>
</comp>

<comp id="467" class="1005" name="indvar_flatten6_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="1"/>
<pin id="469" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="471" class="1004" name="indvar_flatten6_phi_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="474" dir="0" index="2" bw="5" slack="0"/>
<pin id="475" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/10 "/>
</bind>
</comp>

<comp id="478" class="1005" name="y_assign_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="2"/>
<pin id="480" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="482" class="1004" name="y_assign_phi_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="2"/>
<pin id="484" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="3" slack="0"/>
<pin id="486" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/11 "/>
</bind>
</comp>

<comp id="489" class="1005" name="x_assign_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="2"/>
<pin id="491" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="493" class="1004" name="x_assign_phi_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="2"/>
<pin id="495" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="3" slack="0"/>
<pin id="497" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/11 "/>
</bind>
</comp>

<comp id="500" class="1005" name="lineBuffer_1_3_3_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="502" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_3 (phireg) "/>
</bind>
</comp>

<comp id="503" class="1004" name="lineBuffer_1_3_3_phi_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="6"/>
<pin id="505" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="32" slack="0"/>
<pin id="507" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_3/12 "/>
</bind>
</comp>

<comp id="510" class="1005" name="lineBuffer_1_2_3_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="512" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_1_2_3 (phireg) "/>
</bind>
</comp>

<comp id="513" class="1004" name="lineBuffer_1_2_3_phi_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="6"/>
<pin id="515" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_2_3/12 "/>
</bind>
</comp>

<comp id="520" class="1005" name="lineBuffer_1_3_17_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="522" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_17 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="lineBuffer_1_3_17_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="6"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_17/12 "/>
</bind>
</comp>

<comp id="530" class="1005" name="lineBuffer_1_3_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="532" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_1 (phireg) "/>
</bind>
</comp>

<comp id="533" class="1004" name="lineBuffer_1_3_1_phi_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="6"/>
<pin id="535" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="32" slack="0"/>
<pin id="537" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_1/12 "/>
</bind>
</comp>

<comp id="540" class="1005" name="lineBuffer_0_3_3_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="542" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_3 (phireg) "/>
</bind>
</comp>

<comp id="543" class="1004" name="lineBuffer_0_3_3_phi_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="8"/>
<pin id="545" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="32" slack="0"/>
<pin id="547" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_0_3_3/12 "/>
</bind>
</comp>

<comp id="550" class="1005" name="lineBuffer_0_2_s_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="552" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_0_2_s (phireg) "/>
</bind>
</comp>

<comp id="553" class="1004" name="lineBuffer_0_2_s_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="8"/>
<pin id="555" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_0_2_s/12 "/>
</bind>
</comp>

<comp id="560" class="1005" name="window_2_0_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_2_0 (phireg) "/>
</bind>
</comp>

<comp id="563" class="1004" name="window_2_0_phi_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="4"/>
<pin id="565" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="32" slack="1"/>
<pin id="567" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_0/12 "/>
</bind>
</comp>

<comp id="571" class="1005" name="window_1_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_1 (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="window_1_1_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="4"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1/12 "/>
</bind>
</comp>

<comp id="582" class="1005" name="window_1_0_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_1_0 (phireg) "/>
</bind>
</comp>

<comp id="585" class="1004" name="window_1_0_phi_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="4"/>
<pin id="587" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="32" slack="0"/>
<pin id="589" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_0/12 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_fixed_point_mul_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="23" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="32" slack="0"/>
<pin id="598" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_0_i/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="grp_fixed_point_mul_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="23" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="0" index="2" bw="32" slack="0"/>
<pin id="605" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_0_1_i/12 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_fixed_point_mul_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="23" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="32" slack="0"/>
<pin id="612" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_0_2_i/12 "/>
</bind>
</comp>

<comp id="615" class="1004" name="grp_fixed_point_mul_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="23" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="0" index="2" bw="32" slack="0"/>
<pin id="619" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_1_i/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fixed_point_mul_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="23" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="0" index="2" bw="32" slack="0"/>
<pin id="626" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_1_1_i/12 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fixed_point_mul_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="23" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="32" slack="0"/>
<pin id="634" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_1_2_i/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_fixed_point_mul_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="23" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="0" index="2" bw="32" slack="0"/>
<pin id="642" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_2_i/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="grp_fixed_point_mul_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="23" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="0" index="2" bw="32" slack="0"/>
<pin id="649" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_2_1_i/12 "/>
</bind>
</comp>

<comp id="653" class="1004" name="grp_fixed_point_mul_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="23" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="1"/>
<pin id="656" dir="0" index="2" bw="32" slack="0"/>
<pin id="657" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9_2_2_i/12 "/>
</bind>
</comp>

<comp id="660" class="1004" name="grp_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="54" slack="0"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/3 tmp_data_V_3/6 tmp_data_V_4/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="grp_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_2_load_1/8 window_2_2_2_load/9 "/>
</bind>
</comp>

<comp id="667" class="1004" name="exitcond1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="0"/>
<pin id="669" dir="0" index="1" bw="3" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_8_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="0"/>
<pin id="675" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="cond_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="0"/>
<pin id="679" dir="0" index="1" bw="2" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="x_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="3" slack="0"/>
<pin id="686" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="lineBuffer_0_3_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="0" index="1" bw="32" slack="1"/>
<pin id="692" dir="0" index="2" bw="32" slack="0"/>
<pin id="693" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_1/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="lineBuffer_0_3_4_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="0" index="2" bw="32" slack="1"/>
<pin id="700" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_4/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="exitcond4_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="3" slack="0"/>
<pin id="705" dir="0" index="1" bw="3" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="x_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_9_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="3" slack="0"/>
<pin id="717" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sel_tmp_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="1"/>
<pin id="721" dir="0" index="1" bw="2" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sel_tmp7_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="1"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp7/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sel_tmp9_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="2" slack="1"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp9/6 "/>
</bind>
</comp>

<comp id="734" class="1004" name="or_cond_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="newSel_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="1"/>
<pin id="743" dir="0" index="2" bw="32" slack="0"/>
<pin id="744" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/6 "/>
</bind>
</comp>

<comp id="748" class="1004" name="lineBuffer_1_3_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="1"/>
<pin id="751" dir="0" index="2" bw="32" slack="0"/>
<pin id="752" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_2/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="newSel2_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="0" index="2" bw="32" slack="1"/>
<pin id="760" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/6 "/>
</bind>
</comp>

<comp id="764" class="1004" name="lineBuffer_1_3_4_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="1"/>
<pin id="767" dir="0" index="2" bw="32" slack="0"/>
<pin id="768" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_4/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="lineBuffer_1_3_6_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="0" index="2" bw="32" slack="1"/>
<pin id="776" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_6/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="lineBuffer_1_3_7_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="1"/>
<pin id="783" dir="0" index="2" bw="32" slack="0"/>
<pin id="784" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_7/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="lineBuffer_1_3_9_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="0" index="2" bw="32" slack="1"/>
<pin id="792" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_9/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="exitcond_flatten_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="0"/>
<pin id="798" dir="0" index="1" bw="3" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="802" class="1004" name="indvar_flatten_next_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="3" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="exitcond_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="814" class="1004" name="x4_mid2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="0" index="2" bw="2" slack="0"/>
<pin id="818" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x4_mid2/8 "/>
</bind>
</comp>

<comp id="822" class="1004" name="y9_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="2" slack="0"/>
<pin id="825" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y9/8 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_2_mid2_v_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="2" slack="0"/>
<pin id="831" dir="0" index="2" bw="2" slack="0"/>
<pin id="832" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_mid2_v/8 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_11_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="2" slack="0"/>
<pin id="838" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="840" class="1004" name="cond3_mid1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="2" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond3_mid1/8 "/>
</bind>
</comp>

<comp id="846" class="1004" name="cond2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="2" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond2/8 "/>
</bind>
</comp>

<comp id="852" class="1004" name="cond3_mid2_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="0" index="2" bw="1" slack="0"/>
<pin id="856" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond3_mid2/8 "/>
</bind>
</comp>

<comp id="860" class="1004" name="x_3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="2" slack="0"/>
<pin id="863" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/8 "/>
</bind>
</comp>

<comp id="866" class="1004" name="cond1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="2" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/8 "/>
</bind>
</comp>

<comp id="872" class="1004" name="lineBuffer_load13_ph_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="4"/>
<pin id="875" dir="0" index="2" bw="32" slack="4"/>
<pin id="876" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_load13_ph/8 "/>
</bind>
</comp>

<comp id="880" class="1004" name="lineBuffer_load14_ph_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="2"/>
<pin id="883" dir="0" index="2" bw="32" slack="2"/>
<pin id="884" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_load14_ph/8 "/>
</bind>
</comp>

<comp id="888" class="1004" name="window_1_1_2_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="0" index="2" bw="32" slack="0"/>
<pin id="892" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_1_1_2/8 "/>
</bind>
</comp>

<comp id="896" class="1004" name="window_2_2_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="0"/>
<pin id="899" dir="0" index="2" bw="32" slack="0"/>
<pin id="900" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2/8 "/>
</bind>
</comp>

<comp id="904" class="1004" name="window_2_2_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="0" index="2" bw="32" slack="0"/>
<pin id="908" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_1/8 "/>
</bind>
</comp>

<comp id="912" class="1004" name="window_2_2_3_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="0"/>
<pin id="915" dir="0" index="2" bw="32" slack="0"/>
<pin id="916" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_3/8 "/>
</bind>
</comp>

<comp id="920" class="1004" name="window_2_2_4_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="32" slack="0"/>
<pin id="923" dir="0" index="2" bw="32" slack="0"/>
<pin id="924" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_4/8 "/>
</bind>
</comp>

<comp id="928" class="1004" name="window_2_2_5_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="32" slack="0"/>
<pin id="931" dir="0" index="2" bw="32" slack="0"/>
<pin id="932" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_5/8 "/>
</bind>
</comp>

<comp id="936" class="1004" name="window_2_2_6_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="32" slack="0"/>
<pin id="939" dir="0" index="2" bw="32" slack="0"/>
<pin id="940" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_6/8 "/>
</bind>
</comp>

<comp id="944" class="1004" name="window_2_2_7_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="0"/>
<pin id="947" dir="0" index="2" bw="32" slack="0"/>
<pin id="948" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_7/8 "/>
</bind>
</comp>

<comp id="952" class="1004" name="window_2_2_8_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="0" index="2" bw="32" slack="0"/>
<pin id="956" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_8/8 "/>
</bind>
</comp>

<comp id="960" class="1004" name="StgValue_139_store_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="1"/>
<pin id="963" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/8 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_10_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="6"/>
<pin id="967" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="968" class="1004" name="StgValue_153_store_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="4" slack="0"/>
<pin id="970" dir="0" index="1" bw="32" slack="0"/>
<pin id="971" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_153/9 "/>
</bind>
</comp>

<comp id="973" class="1004" name="StgValue_154_store_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="32" slack="0"/>
<pin id="976" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_154/9 "/>
</bind>
</comp>

<comp id="978" class="1004" name="StgValue_155_store_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="0"/>
<pin id="980" dir="0" index="1" bw="32" slack="0"/>
<pin id="981" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_155/9 "/>
</bind>
</comp>

<comp id="983" class="1004" name="exitcond_flatten8_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="5" slack="0"/>
<pin id="985" dir="0" index="1" bw="5" slack="0"/>
<pin id="986" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/10 "/>
</bind>
</comp>

<comp id="989" class="1004" name="indvar_flatten_next7_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="5" slack="0"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/10 "/>
</bind>
</comp>

<comp id="995" class="1004" name="readCount_1_load_load_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readCount_1_load/10 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_14_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="28" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="0"/>
<pin id="1001" dir="0" index="2" bw="4" slack="0"/>
<pin id="1002" dir="0" index="3" bw="6" slack="0"/>
<pin id="1003" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="icmp_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="28" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/10 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="readCount_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="0"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="readCount/10 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="StgValue_166_store_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="0"/>
<pin id="1022" dir="0" index="1" bw="32" slack="1"/>
<pin id="1023" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_166/10 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="window_2_1_2_load_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="2"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_2/11 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="exitcond2_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="3" slack="0"/>
<pin id="1030" dir="0" index="1" bw="3" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/11 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="x_assign_mid2_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="0" index="2" bw="3" slack="0"/>
<pin id="1038" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/11 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="y_s_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="3" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/11 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_i_mid1_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="3" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_mid1/11 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_i_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="3" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_i_mid2_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="0" index="2" bw="1" slack="0"/>
<pin id="1064" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_mid2/11 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_2_i_mid1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="3" slack="0"/>
<pin id="1070" dir="0" index="1" bw="3" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i_mid1/11 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_2_i_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="3" slack="0"/>
<pin id="1076" dir="0" index="1" bw="3" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/11 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_2_i_mid2_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="0" index="2" bw="1" slack="0"/>
<pin id="1084" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_i_mid2/11 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="y_assign_mid2_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="3" slack="0"/>
<pin id="1091" dir="0" index="2" bw="3" slack="0"/>
<pin id="1092" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_mid2/11 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_i_15_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="3" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_15/11 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="tmp_1_i_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="3" slack="0"/>
<pin id="1104" dir="0" index="1" bw="3" slack="0"/>
<pin id="1105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/11 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp1_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="1" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/11 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp2_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/11 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="p_i_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122" dir="0" index="1" bw="1" slack="0"/>
<pin id="1123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_i/11 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_13_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="3" slack="0"/>
<pin id="1128" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="StgValue_192_store_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="32" slack="2"/>
<pin id="1133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_192/11 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="x_4_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="3" slack="0"/>
<pin id="1137" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/11 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="window_0_0_read_as_1_load_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="3"/>
<pin id="1143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="window_0_0_load_load_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="3"/>
<pin id="1147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/12 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="window_0_1_load_load_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="3"/>
<pin id="1151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/12 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="window_1_0_read_as_1_load_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="3"/>
<pin id="1154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="window_2_0_read_as_1_load_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="3"/>
<pin id="1158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="StgValue_209_store_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="0"/>
<pin id="1162" dir="0" index="1" bw="32" slack="3"/>
<pin id="1163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_209/12 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="StgValue_210_store_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="0"/>
<pin id="1167" dir="0" index="1" bw="32" slack="3"/>
<pin id="1168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_210/12 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="StgValue_211_store_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="0"/>
<pin id="1172" dir="0" index="1" bw="32" slack="3"/>
<pin id="1173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_211/12 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="StgValue_212_store_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="0" index="1" bw="32" slack="3"/>
<pin id="1178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_212/12 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="window_0_1_load_1_load_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="3"/>
<pin id="1182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load_1/12 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="lineBuffer_0_3_5_l_load_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="3"/>
<pin id="1186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lineBuffer_0_3_5_l/12 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="lineBuffer_0_3_8_l_load_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="3"/>
<pin id="1189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lineBuffer_0_3_8_l/12 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="windowRightCol_0_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="0"/>
<pin id="1192" dir="0" index="1" bw="32" slack="0"/>
<pin id="1193" dir="0" index="2" bw="32" slack="0"/>
<pin id="1194" dir="0" index="3" bw="32" slack="0"/>
<pin id="1195" dir="0" index="4" bw="32" slack="0"/>
<pin id="1196" dir="0" index="5" bw="2" slack="1"/>
<pin id="1197" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="windowRightCol_0/12 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="lineBuffer_0_3_15_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="0"/>
<pin id="1205" dir="0" index="1" bw="32" slack="0"/>
<pin id="1206" dir="0" index="2" bw="32" slack="0"/>
<pin id="1207" dir="0" index="3" bw="32" slack="0"/>
<pin id="1208" dir="0" index="4" bw="32" slack="0"/>
<pin id="1209" dir="0" index="5" bw="2" slack="1"/>
<pin id="1210" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="lineBuffer_0_3_15/12 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="sel_tmp2_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="2" slack="1"/>
<pin id="1218" dir="0" index="1" bw="2" slack="0"/>
<pin id="1219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/12 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="sel_tmp3_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="2" slack="1"/>
<pin id="1223" dir="0" index="1" bw="1" slack="0"/>
<pin id="1224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/12 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="sel_tmp4_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="2" slack="1"/>
<pin id="1228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/12 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="or_cond2_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="1" slack="0"/>
<pin id="1234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/12 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="newSel4_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="32" slack="0"/>
<pin id="1240" dir="0" index="2" bw="32" slack="0"/>
<pin id="1241" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/12 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="lineBuffer_0_3_6_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="32" slack="0"/>
<pin id="1248" dir="0" index="2" bw="32" slack="0"/>
<pin id="1249" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_6/12 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="newSel6_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="0"/>
<pin id="1255" dir="0" index="1" bw="32" slack="0"/>
<pin id="1256" dir="0" index="2" bw="32" slack="0"/>
<pin id="1257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/12 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="lineBuffer_0_3_7_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="32" slack="0"/>
<pin id="1264" dir="0" index="2" bw="32" slack="0"/>
<pin id="1265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_7/12 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="lineBuffer_0_3_9_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="0"/>
<pin id="1271" dir="0" index="1" bw="32" slack="0"/>
<pin id="1272" dir="0" index="2" bw="32" slack="0"/>
<pin id="1273" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_9/12 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="lineBuffer_0_3_13_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="0"/>
<pin id="1279" dir="0" index="1" bw="32" slack="0"/>
<pin id="1280" dir="0" index="2" bw="32" slack="0"/>
<pin id="1281" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_13/12 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="lineBuffer_0_3_14_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="32" slack="0"/>
<pin id="1288" dir="0" index="2" bw="32" slack="0"/>
<pin id="1289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_14/12 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="StgValue_248_store_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="0"/>
<pin id="1295" dir="0" index="1" bw="32" slack="3"/>
<pin id="1296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_248/12 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="StgValue_249_store_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="0"/>
<pin id="1300" dir="0" index="1" bw="32" slack="3"/>
<pin id="1301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_249/12 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="StgValue_250_store_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="32" slack="0"/>
<pin id="1305" dir="0" index="1" bw="32" slack="3"/>
<pin id="1306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_250/12 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="lineBuffer_1_3_21_load_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="3"/>
<pin id="1310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lineBuffer_1_3_21/12 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="newSel8_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="0"/>
<pin id="1313" dir="0" index="1" bw="32" slack="0"/>
<pin id="1314" dir="0" index="2" bw="32" slack="0"/>
<pin id="1315" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8/12 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="lineBuffer_1_3_10_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="0"/>
<pin id="1321" dir="0" index="1" bw="32" slack="0"/>
<pin id="1322" dir="0" index="2" bw="32" slack="0"/>
<pin id="1323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_10/12 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="newSel1_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="0"/>
<pin id="1329" dir="0" index="1" bw="32" slack="0"/>
<pin id="1330" dir="0" index="2" bw="32" slack="0"/>
<pin id="1331" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/12 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="lineBuffer_1_3_11_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="0"/>
<pin id="1337" dir="0" index="1" bw="32" slack="0"/>
<pin id="1338" dir="0" index="2" bw="32" slack="0"/>
<pin id="1339" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_11/12 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="lineBuffer_1_3_18_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="0"/>
<pin id="1345" dir="0" index="1" bw="32" slack="0"/>
<pin id="1346" dir="0" index="2" bw="32" slack="0"/>
<pin id="1347" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_18/12 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="lineBuffer_1_3_19_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="0"/>
<pin id="1353" dir="0" index="1" bw="32" slack="0"/>
<pin id="1354" dir="0" index="2" bw="32" slack="0"/>
<pin id="1355" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_19/12 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="lineBuffer_1_3_20_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="0"/>
<pin id="1361" dir="0" index="1" bw="32" slack="0"/>
<pin id="1362" dir="0" index="2" bw="32" slack="0"/>
<pin id="1363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_20/12 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="tmp94_trunc_ext_cast_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="23" slack="0"/>
<pin id="1369" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp94_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="tmp94_trunc141_ext_c_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="23" slack="0"/>
<pin id="1373" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp94_trunc141_ext_c/19 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="tmp3_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="23" slack="0"/>
<pin id="1377" dir="0" index="1" bw="23" slack="0"/>
<pin id="1378" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/19 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="tmp94_cast_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="24" slack="0"/>
<pin id="1383" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp94_cast/19 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="tmp95_trunc_ext_cast_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="23" slack="0"/>
<pin id="1387" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp95_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="tmp95_trunc140_ext_c_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="23" slack="0"/>
<pin id="1391" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp95_trunc140_ext_c/19 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="tmp4_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="23" slack="0"/>
<pin id="1395" dir="0" index="1" bw="23" slack="0"/>
<pin id="1396" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/19 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="tmp95_cast_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="24" slack="0"/>
<pin id="1401" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp95_cast/19 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="tmp5_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="24" slack="0"/>
<pin id="1405" dir="0" index="1" bw="24" slack="0"/>
<pin id="1406" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/19 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="tmp97_trunc_ext_cast_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="23" slack="0"/>
<pin id="1411" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp97_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="tmp97_trunc139_ext_c_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="23" slack="0"/>
<pin id="1415" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp97_trunc139_ext_c/19 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="tmp6_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="23" slack="0"/>
<pin id="1419" dir="0" index="1" bw="23" slack="0"/>
<pin id="1420" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/19 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="tmp99_trunc_ext_cast_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="23" slack="0"/>
<pin id="1425" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp99_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="tmp99_trunc142_ext_c_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="23" slack="0"/>
<pin id="1429" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp99_trunc142_ext_c/19 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="tmp7_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="23" slack="0"/>
<pin id="1433" dir="0" index="1" bw="23" slack="0"/>
<pin id="1434" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/19 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="tmp99_cast_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="24" slack="0"/>
<pin id="1439" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp99_cast/19 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="tmp98_trunc_ext_cast_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="23" slack="0"/>
<pin id="1443" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp98_trunc_ext_cast/19 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="tmp8_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="23" slack="0"/>
<pin id="1447" dir="0" index="1" bw="24" slack="0"/>
<pin id="1448" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/19 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="writeCount_1_load_load_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="11"/>
<pin id="1453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="writeCount_1_load/20 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="writeCount_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="0"/>
<pin id="1456" dir="0" index="1" bw="1" slack="0"/>
<pin id="1457" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="writeCount/20 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="tmp93_cast_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="25" slack="1"/>
<pin id="1462" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp93_cast/20 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="tmp97_cast_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="24" slack="1"/>
<pin id="1465" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp97_cast/20 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="tmp98_cast_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="25" slack="1"/>
<pin id="1468" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp98_cast/20 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="tmp9_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="24" slack="0"/>
<pin id="1471" dir="0" index="1" bw="25" slack="0"/>
<pin id="1472" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/20 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="tmp96_cast_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="26" slack="0"/>
<pin id="1477" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp96_cast/20 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="result_4_2_2_i_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="25" slack="0"/>
<pin id="1481" dir="0" index="1" bw="26" slack="0"/>
<pin id="1482" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_4_2_2_i/20 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="result_4_2_2_i_cast1_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="27" slack="0"/>
<pin id="1487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="result_4_2_2_i_cast1/20 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="tmp_12_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="1" slack="0"/>
<pin id="1491" dir="0" index="1" bw="27" slack="0"/>
<pin id="1492" dir="0" index="2" bw="6" slack="0"/>
<pin id="1493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/20 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="result_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="0"/>
<pin id="1499" dir="0" index="1" bw="1" slack="0"/>
<pin id="1500" dir="0" index="2" bw="27" slack="0"/>
<pin id="1501" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/20 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="result_cast1_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="27" slack="0"/>
<pin id="1507" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="result_cast1/20 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="result_cast_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="27" slack="0"/>
<pin id="1511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="result_cast/20 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="tmp_data_V_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="11"/>
<pin id="1515" dir="0" index="1" bw="31" slack="0"/>
<pin id="1516" dir="0" index="2" bw="27" slack="0"/>
<pin id="1517" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V/20 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="tmp_last_V_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="0"/>
<pin id="1523" dir="0" index="1" bw="4" slack="0"/>
<pin id="1524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/20 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="StgValue_358_store_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="32" slack="0"/>
<pin id="1530" dir="0" index="1" bw="32" slack="11"/>
<pin id="1531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_358/20 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="ctrl_read_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="32" slack="6"/>
<pin id="1535" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ctrl_read "/>
</bind>
</comp>

<comp id="1538" class="1005" name="exitcond1_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="1" slack="1"/>
<pin id="1540" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="cond_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="1"/>
<pin id="1544" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="1548" class="1005" name="x_1_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="3" slack="0"/>
<pin id="1550" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="lineBuffer_0_3_1_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="32" slack="1"/>
<pin id="1555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_1 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="lineBuffer_0_3_4_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="32" slack="1"/>
<pin id="1560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_4 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="exitcond4_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="1" slack="1"/>
<pin id="1565" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="x_2_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="3" slack="0"/>
<pin id="1569" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="tmp_9_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="2" slack="1"/>
<pin id="1574" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="lineBuffer_1_3_2_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="32" slack="1"/>
<pin id="1581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_2 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="lineBuffer_1_3_4_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="32" slack="1"/>
<pin id="1586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_4 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="lineBuffer_1_3_7_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="32" slack="1"/>
<pin id="1591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_7 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="lineBuffer_1_3_9_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="1"/>
<pin id="1596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_9 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="window_2_2_2_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="32" slack="1"/>
<pin id="1601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_2 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="indvar_flatten_next_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="3" slack="0"/>
<pin id="1610" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1613" class="1005" name="tmp_2_mid2_v_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="2" slack="0"/>
<pin id="1615" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2_mid2_v "/>
</bind>
</comp>

<comp id="1618" class="1005" name="x_3_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="2" slack="0"/>
<pin id="1620" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="window_2_2_6_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="0"/>
<pin id="1625" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_2_6 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="window_2_2_7_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="32" slack="0"/>
<pin id="1630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_2_7 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="window_2_2_8_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="32" slack="0"/>
<pin id="1635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_2_8 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="window_0_0_read_as_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="32" slack="3"/>
<pin id="1640" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_0_0_read_as "/>
</bind>
</comp>

<comp id="1644" class="1005" name="window_0_0_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="32" slack="3"/>
<pin id="1646" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="window_0_1_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="32" slack="3"/>
<pin id="1652" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="window_1_0_read_as_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="32" slack="3"/>
<pin id="1659" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_1_0_read_as "/>
</bind>
</comp>

<comp id="1663" class="1005" name="window_2_0_read_as_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="32" slack="3"/>
<pin id="1665" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_2_0_read_as "/>
</bind>
</comp>

<comp id="1669" class="1005" name="lineBuffer_0_3_5_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="32" slack="3"/>
<pin id="1671" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_5 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="lineBuffer_0_3_8_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="32" slack="3"/>
<pin id="1677" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_8 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="window_2_1_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="32" slack="0"/>
<pin id="1683" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_1 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="writeCount_1_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="32" slack="0"/>
<pin id="1691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="writeCount_1 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="readCount_1_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="32" slack="0"/>
<pin id="1698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="readCount_1 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="tmp_10_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="1" slack="11"/>
<pin id="1705" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="exitcond_flatten8_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="1" slack="1"/>
<pin id="1710" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="indvar_flatten_next7_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="5" slack="0"/>
<pin id="1714" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="icmp_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="1" slack="1"/>
<pin id="1719" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1721" class="1005" name="window_2_1_2_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="32" slack="1"/>
<pin id="1723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_1_2 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="y_assign_mid2_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="3" slack="0"/>
<pin id="1729" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_mid2 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="p_i_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="1" slack="1"/>
<pin id="1734" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_i "/>
</bind>
</comp>

<comp id="1736" class="1005" name="tmp_13_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="2" slack="1"/>
<pin id="1738" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="x_4_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="3" slack="0"/>
<pin id="1747" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="lineBuffer_0_3_15_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="32" slack="0"/>
<pin id="1752" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_15 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="lineBuffer_0_3_6_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="32" slack="0"/>
<pin id="1757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_6 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="lineBuffer_0_3_7_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="32" slack="0"/>
<pin id="1762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_7 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="lineBuffer_1_3_10_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="32" slack="0"/>
<pin id="1767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_10 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="lineBuffer_1_3_11_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="32" slack="0"/>
<pin id="1772" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_11 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="lineBuffer_1_3_19_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="32" slack="0"/>
<pin id="1777" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_19 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="lineBuffer_1_3_20_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="32" slack="0"/>
<pin id="1782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_20 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="tmp5_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="25" slack="1"/>
<pin id="1787" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="tmp6_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="24" slack="1"/>
<pin id="1792" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="tmp8_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="25" slack="1"/>
<pin id="1797" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="tmp_data_V_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="32" slack="1"/>
<pin id="1802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="1805" class="1005" name="tmp_last_V_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="1" slack="1"/>
<pin id="1807" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="60" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="60" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="60" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="60" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="54" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="224"><net_src comp="132" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="132" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="132" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="132" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="132" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="132" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="132" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="132" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="132" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="291"><net_src comp="144" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="292"><net_src comp="14" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="274" pin=4"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="274" pin=5"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="274" pin=6"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="274" pin=7"/></net>

<net id="299"><net_src comp="146" pin="0"/><net_sink comp="274" pin=9"/></net>

<net id="300"><net_src comp="148" pin="0"/><net_sink comp="274" pin=10"/></net>

<net id="301"><net_src comp="106" pin="0"/><net_sink comp="274" pin=11"/></net>

<net id="302"><net_src comp="114" pin="0"/><net_sink comp="274" pin=13"/></net>

<net id="303"><net_src comp="150" pin="0"/><net_sink comp="274" pin=14"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="72" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="320" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="74" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="72" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="350"><net_src comp="343" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="354"><net_src comp="72" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="362"><net_src comp="355" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="366"><net_src comp="72" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="374"><net_src comp="367" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="378"><net_src comp="72" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="386"><net_src comp="379" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="390"><net_src comp="98" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="401"><net_src comp="98" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="412"><net_src comp="104" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="423"><net_src comp="72" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="431"><net_src comp="424" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="435"><net_src comp="72" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="443"><net_src comp="436" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="455"><net_src comp="448" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="459"><net_src comp="104" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="470"><net_src comp="114" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="467" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="98" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="98" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="509"><net_src comp="339" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="519"><net_src comp="351" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="529"><net_src comp="363" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="539"><net_src comp="375" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="549"><net_src comp="304" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="559"><net_src comp="316" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="569"><net_src comp="420" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="563" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="580"><net_src comp="432" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="574" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="591"><net_src comp="444" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="571" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="593"><net_src comp="585" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="599"><net_src comp="134" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="220" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="134" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="226" pin="2"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="134" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="232" pin="2"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="134" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="238" pin="2"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="134" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="585" pin="4"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="244" pin="2"/><net_sink comp="622" pin=2"/></net>

<net id="635"><net_src comp="134" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="574" pin="4"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="250" pin="2"/><net_sink comp="630" pin=2"/></net>

<net id="643"><net_src comp="134" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="256" pin="2"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="134" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="563" pin="4"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="262" pin="2"/><net_sink comp="645" pin=2"/></net>

<net id="658"><net_src comp="134" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="268" pin="2"/><net_sink comp="653" pin=2"/></net>

<net id="663"><net_src comp="202" pin="8"/><net_sink comp="660" pin=0"/></net>

<net id="671"><net_src comp="332" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="76" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="332" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="80" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="82" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="332" pin="4"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="304" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="695"><net_src comp="660" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="660" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="702"><net_src comp="316" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="391" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="76" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="391" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="82" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="391" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="80" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="104" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="106" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="729" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="724" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="719" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="339" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="660" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="753"><net_src comp="734" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="339" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="740" pin="3"/><net_sink comp="748" pin=2"/></net>

<net id="761"><net_src comp="719" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="660" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="351" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="769"><net_src comp="734" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="351" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="756" pin="3"/><net_sink comp="764" pin=2"/></net>

<net id="777"><net_src comp="724" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="660" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="363" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="785"><net_src comp="729" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="363" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="772" pin="3"/><net_sink comp="780" pin=2"/></net>

<net id="793"><net_src comp="729" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="660" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="375" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="800"><net_src comp="402" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="76" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="402" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="82" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="460" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="108" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="819"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="104" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="460" pin="4"/><net_sink comp="814" pin=2"/></net>

<net id="826"><net_src comp="104" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="413" pin="4"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="808" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="413" pin="4"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="828" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="413" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="106" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="413" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="104" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="857"><net_src comp="808" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="840" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="846" pin="2"/><net_sink comp="852" pin=2"/></net>

<net id="864"><net_src comp="104" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="814" pin="3"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="814" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="104" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="877"><net_src comp="866" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="316" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="304" pin="1"/><net_sink comp="872" pin=2"/></net>

<net id="885"><net_src comp="866" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="351" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="339" pin="1"/><net_sink comp="880" pin=2"/></net>

<net id="893"><net_src comp="836" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="872" pin="3"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="880" pin="3"/><net_sink comp="888" pin=2"/></net>

<net id="901"><net_src comp="866" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="436" pin="4"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="888" pin="3"/><net_sink comp="896" pin=2"/></net>

<net id="909"><net_src comp="866" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="888" pin="3"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="448" pin="4"/><net_sink comp="904" pin=2"/></net>

<net id="917"><net_src comp="866" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="664" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="919"><net_src comp="888" pin="3"/><net_sink comp="912" pin=2"/></net>

<net id="925"><net_src comp="866" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="926"><net_src comp="888" pin="3"/><net_sink comp="920" pin=1"/></net>

<net id="927"><net_src comp="424" pin="4"/><net_sink comp="920" pin=2"/></net>

<net id="933"><net_src comp="852" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="664" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="912" pin="3"/><net_sink comp="928" pin=2"/></net>

<net id="941"><net_src comp="852" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="424" pin="4"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="920" pin="3"/><net_sink comp="936" pin=2"/></net>

<net id="949"><net_src comp="852" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="896" pin="3"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="436" pin="4"/><net_sink comp="944" pin=2"/></net>

<net id="957"><net_src comp="852" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="904" pin="3"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="448" pin="4"/><net_sink comp="952" pin=2"/></net>

<net id="964"><net_src comp="928" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="972"><net_src comp="112" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="64" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="982"><net_src comp="664" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="987"><net_src comp="471" pin="4"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="116" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="471" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="118" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="1004"><net_src comp="120" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="995" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1006"><net_src comp="122" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1007"><net_src comp="124" pin="0"/><net_sink comp="998" pin=3"/></net>

<net id="1012"><net_src comp="998" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="126" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="995" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="60" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1032"><net_src comp="493" pin="4"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="76" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1039"><net_src comp="1028" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="98" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1041"><net_src comp="493" pin="4"/><net_sink comp="1034" pin=2"/></net>

<net id="1046"><net_src comp="482" pin="4"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="82" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="1042" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="98" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="482" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="98" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1065"><net_src comp="1028" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1066"><net_src comp="1048" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1067"><net_src comp="1054" pin="2"/><net_sink comp="1060" pin=2"/></net>

<net id="1072"><net_src comp="1042" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="74" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="482" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="74" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1085"><net_src comp="1028" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="1068" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1087"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=2"/></net>

<net id="1093"><net_src comp="1028" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1094"><net_src comp="1042" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1095"><net_src comp="482" pin="4"/><net_sink comp="1088" pin=2"/></net>

<net id="1100"><net_src comp="1034" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="98" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="1034" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="74" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="1096" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="1060" pin="3"/><net_sink comp="1108" pin=1"/></net>

<net id="1118"><net_src comp="1102" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="1080" pin="3"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="1114" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="1108" pin="2"/><net_sink comp="1120" pin=1"/></net>

<net id="1129"><net_src comp="1034" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1134"><net_src comp="660" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1139"><net_src comp="1034" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="82" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1144"><net_src comp="1141" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1148"><net_src comp="1145" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1155"><net_src comp="1152" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1159"><net_src comp="1156" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1164"><net_src comp="563" pin="4"/><net_sink comp="1160" pin=0"/></net>

<net id="1169"><net_src comp="585" pin="4"/><net_sink comp="1165" pin=0"/></net>

<net id="1174"><net_src comp="1149" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1179"><net_src comp="1145" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1183"><net_src comp="1180" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1198"><net_src comp="136" pin="0"/><net_sink comp="1190" pin=0"/></net>

<net id="1199"><net_src comp="1184" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1200"><net_src comp="1187" pin="1"/><net_sink comp="1190" pin=2"/></net>

<net id="1201"><net_src comp="553" pin="4"/><net_sink comp="1190" pin=3"/></net>

<net id="1202"><net_src comp="543" pin="4"/><net_sink comp="1190" pin=4"/></net>

<net id="1211"><net_src comp="136" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1212"><net_src comp="533" pin="4"/><net_sink comp="1203" pin=1"/></net>

<net id="1213"><net_src comp="523" pin="4"/><net_sink comp="1203" pin=2"/></net>

<net id="1214"><net_src comp="513" pin="4"/><net_sink comp="1203" pin=3"/></net>

<net id="1215"><net_src comp="503" pin="4"/><net_sink comp="1203" pin=4"/></net>

<net id="1220"><net_src comp="80" pin="0"/><net_sink comp="1216" pin=1"/></net>

<net id="1225"><net_src comp="104" pin="0"/><net_sink comp="1221" pin=1"/></net>

<net id="1230"><net_src comp="106" pin="0"/><net_sink comp="1226" pin=1"/></net>

<net id="1235"><net_src comp="1226" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1221" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1242"><net_src comp="1216" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1243"><net_src comp="543" pin="4"/><net_sink comp="1237" pin=1"/></net>

<net id="1244"><net_src comp="1203" pin="6"/><net_sink comp="1237" pin=2"/></net>

<net id="1250"><net_src comp="1231" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="543" pin="4"/><net_sink comp="1245" pin=1"/></net>

<net id="1252"><net_src comp="1237" pin="3"/><net_sink comp="1245" pin=2"/></net>

<net id="1258"><net_src comp="1216" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1259"><net_src comp="1203" pin="6"/><net_sink comp="1253" pin=1"/></net>

<net id="1260"><net_src comp="553" pin="4"/><net_sink comp="1253" pin=2"/></net>

<net id="1266"><net_src comp="1231" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1267"><net_src comp="553" pin="4"/><net_sink comp="1261" pin=1"/></net>

<net id="1268"><net_src comp="1253" pin="3"/><net_sink comp="1261" pin=2"/></net>

<net id="1274"><net_src comp="1221" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1275"><net_src comp="1203" pin="6"/><net_sink comp="1269" pin=1"/></net>

<net id="1276"><net_src comp="1187" pin="1"/><net_sink comp="1269" pin=2"/></net>

<net id="1282"><net_src comp="1226" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1283"><net_src comp="1187" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1284"><net_src comp="1269" pin="3"/><net_sink comp="1277" pin=2"/></net>

<net id="1290"><net_src comp="1226" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1291"><net_src comp="1203" pin="6"/><net_sink comp="1285" pin=1"/></net>

<net id="1292"><net_src comp="1184" pin="1"/><net_sink comp="1285" pin=2"/></net>

<net id="1297"><net_src comp="1277" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1302"><net_src comp="1285" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1307"><net_src comp="1190" pin="6"/><net_sink comp="1303" pin=0"/></net>

<net id="1316"><net_src comp="1216" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1317"><net_src comp="503" pin="4"/><net_sink comp="1311" pin=1"/></net>

<net id="1318"><net_src comp="1308" pin="1"/><net_sink comp="1311" pin=2"/></net>

<net id="1324"><net_src comp="1231" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1325"><net_src comp="503" pin="4"/><net_sink comp="1319" pin=1"/></net>

<net id="1326"><net_src comp="1311" pin="3"/><net_sink comp="1319" pin=2"/></net>

<net id="1332"><net_src comp="1216" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1333"><net_src comp="1308" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1334"><net_src comp="513" pin="4"/><net_sink comp="1327" pin=2"/></net>

<net id="1340"><net_src comp="1231" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1341"><net_src comp="513" pin="4"/><net_sink comp="1335" pin=1"/></net>

<net id="1342"><net_src comp="1327" pin="3"/><net_sink comp="1335" pin=2"/></net>

<net id="1348"><net_src comp="1221" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1349"><net_src comp="1308" pin="1"/><net_sink comp="1343" pin=1"/></net>

<net id="1350"><net_src comp="523" pin="4"/><net_sink comp="1343" pin=2"/></net>

<net id="1356"><net_src comp="1226" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1357"><net_src comp="523" pin="4"/><net_sink comp="1351" pin=1"/></net>

<net id="1358"><net_src comp="1343" pin="3"/><net_sink comp="1351" pin=2"/></net>

<net id="1364"><net_src comp="1226" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1365"><net_src comp="1308" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="1366"><net_src comp="533" pin="4"/><net_sink comp="1359" pin=2"/></net>

<net id="1370"><net_src comp="638" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="645" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1379"><net_src comp="1371" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="1367" pin="1"/><net_sink comp="1375" pin=1"/></net>

<net id="1384"><net_src comp="1375" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1388"><net_src comp="622" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1392"><net_src comp="630" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1397"><net_src comp="1385" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1398"><net_src comp="1389" pin="1"/><net_sink comp="1393" pin=1"/></net>

<net id="1402"><net_src comp="1393" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1407"><net_src comp="1381" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1408"><net_src comp="1399" pin="1"/><net_sink comp="1403" pin=1"/></net>

<net id="1412"><net_src comp="594" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1416"><net_src comp="601" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1421"><net_src comp="1413" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1422"><net_src comp="1409" pin="1"/><net_sink comp="1417" pin=1"/></net>

<net id="1426"><net_src comp="608" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1430"><net_src comp="653" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1435"><net_src comp="1427" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="1423" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1440"><net_src comp="1431" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1444"><net_src comp="615" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1449"><net_src comp="1441" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1450"><net_src comp="1437" pin="1"/><net_sink comp="1445" pin=1"/></net>

<net id="1458"><net_src comp="1451" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="1459"><net_src comp="60" pin="0"/><net_sink comp="1454" pin=1"/></net>

<net id="1473"><net_src comp="1463" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1474"><net_src comp="1466" pin="1"/><net_sink comp="1469" pin=1"/></net>

<net id="1478"><net_src comp="1469" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1483"><net_src comp="1460" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1484"><net_src comp="1475" pin="1"/><net_sink comp="1479" pin=1"/></net>

<net id="1488"><net_src comp="1479" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1494"><net_src comp="138" pin="0"/><net_sink comp="1489" pin=0"/></net>

<net id="1495"><net_src comp="1479" pin="2"/><net_sink comp="1489" pin=1"/></net>

<net id="1496"><net_src comp="140" pin="0"/><net_sink comp="1489" pin=2"/></net>

<net id="1502"><net_src comp="1489" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1503"><net_src comp="142" pin="0"/><net_sink comp="1497" pin=1"/></net>

<net id="1504"><net_src comp="1479" pin="2"/><net_sink comp="1497" pin=2"/></net>

<net id="1508"><net_src comp="1497" pin="3"/><net_sink comp="1505" pin=0"/></net>

<net id="1512"><net_src comp="1505" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1518"><net_src comp="1509" pin="1"/><net_sink comp="1513" pin=1"/></net>

<net id="1519"><net_src comp="1485" pin="1"/><net_sink comp="1513" pin=2"/></net>

<net id="1520"><net_src comp="1513" pin="3"/><net_sink comp="274" pin=8"/></net>

<net id="1525"><net_src comp="1454" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1526"><net_src comp="122" pin="0"/><net_sink comp="1521" pin=1"/></net>

<net id="1527"><net_src comp="1521" pin="2"/><net_sink comp="274" pin=12"/></net>

<net id="1532"><net_src comp="1454" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1536"><net_src comp="196" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1541"><net_src comp="667" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1545"><net_src comp="677" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1551"><net_src comp="683" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1556"><net_src comp="689" pin="3"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1561"><net_src comp="696" pin="3"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1566"><net_src comp="703" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1570"><net_src comp="709" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1575"><net_src comp="715" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1578"><net_src comp="1572" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1582"><net_src comp="748" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1587"><net_src comp="764" pin="3"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1592"><net_src comp="780" pin="3"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1597"><net_src comp="788" pin="3"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1602"><net_src comp="152" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1611"><net_src comp="802" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1616"><net_src comp="828" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1621"><net_src comp="860" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1626"><net_src comp="936" pin="3"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1631"><net_src comp="944" pin="3"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1636"><net_src comp="952" pin="3"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1641"><net_src comp="156" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1643"><net_src comp="1638" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1647"><net_src comp="160" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1649"><net_src comp="1644" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1653"><net_src comp="164" pin="1"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1655"><net_src comp="1650" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1656"><net_src comp="1650" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1660"><net_src comp="168" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1662"><net_src comp="1657" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1666"><net_src comp="172" pin="1"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1668"><net_src comp="1663" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1672"><net_src comp="176" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1674"><net_src comp="1669" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1678"><net_src comp="180" pin="1"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1680"><net_src comp="1675" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1684"><net_src comp="184" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1686"><net_src comp="1681" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1687"><net_src comp="1681" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1688"><net_src comp="1681" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1692"><net_src comp="188" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1694"><net_src comp="1689" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1695"><net_src comp="1689" pin="1"/><net_sink comp="1528" pin=1"/></net>

<net id="1699"><net_src comp="192" pin="1"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1701"><net_src comp="1696" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1702"><net_src comp="1696" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1706"><net_src comp="965" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1711"><net_src comp="983" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1715"><net_src comp="989" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1720"><net_src comp="1008" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1724"><net_src comp="1025" pin="1"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="1726"><net_src comp="1721" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1730"><net_src comp="1088" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="1735"><net_src comp="1120" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1739"><net_src comp="1126" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1190" pin=5"/></net>

<net id="1741"><net_src comp="1736" pin="1"/><net_sink comp="1203" pin=5"/></net>

<net id="1742"><net_src comp="1736" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1743"><net_src comp="1736" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1744"><net_src comp="1736" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1748"><net_src comp="1135" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="1753"><net_src comp="1203" pin="6"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1758"><net_src comp="1245" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1763"><net_src comp="1261" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="1768"><net_src comp="1319" pin="3"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1773"><net_src comp="1335" pin="3"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1778"><net_src comp="1351" pin="3"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1783"><net_src comp="1359" pin="3"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="1788"><net_src comp="1403" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1793"><net_src comp="1417" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1798"><net_src comp="1445" pin="2"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1803"><net_src comp="1513" pin="3"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="274" pin=8"/></net>

<net id="1808"><net_src comp="1521" pin="2"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="274" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {21 }
	Port: outStream_V_keep_V | {21 }
	Port: outStream_V_strb_V | {21 }
	Port: outStream_V_user_V | {21 }
	Port: outStream_V_last_V | {21 }
	Port: outStream_V_id_V | {21 }
	Port: outStream_V_dest_V | {21 }
 - Input state : 
	Port: cnn_conv_d4x4_k3x3 : inStream_V_data_V | {2 5 10 }
	Port: cnn_conv_d4x4_k3x3 : inStream_V_keep_V | {2 5 10 }
	Port: cnn_conv_d4x4_k3x3 : inStream_V_strb_V | {2 5 10 }
	Port: cnn_conv_d4x4_k3x3 : inStream_V_user_V | {2 5 10 }
	Port: cnn_conv_d4x4_k3x3 : inStream_V_last_V | {2 5 10 }
	Port: cnn_conv_d4x4_k3x3 : inStream_V_id_V | {2 5 10 }
	Port: cnn_conv_d4x4_k3x3 : inStream_V_dest_V | {2 5 10 }
	Port: cnn_conv_d4x4_k3x3 : ctrl | {1 }
	Port: cnn_conv_d4x4_k3x3 : kernel_0 | {12 }
	Port: cnn_conv_d4x4_k3x3 : kernel_1 | {12 }
	Port: cnn_conv_d4x4_k3x3 : kernel_2 | {12 }
	Port: cnn_conv_d4x4_k3x3 : kernel_3 | {12 }
	Port: cnn_conv_d4x4_k3x3 : kernel_4 | {12 }
	Port: cnn_conv_d4x4_k3x3 : kernel_5 | {12 }
	Port: cnn_conv_d4x4_k3x3 : kernel_6 | {12 }
	Port: cnn_conv_d4x4_k3x3 : kernel_7 | {12 }
	Port: cnn_conv_d4x4_k3x3 : kernel_8 | {12 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		StgValue_59 : 2
		tmp_8 : 1
		cond : 2
		x_1 : 1
	State 3
		lineBuffer_0_3_1 : 1
		lineBuffer_0_3_4 : 1
		empty_6 : 1
	State 4
	State 5
		exitcond4 : 1
		x_2 : 1
		StgValue_81 : 2
		tmp_9 : 1
	State 6
		or_cond : 1
		newSel : 1
		lineBuffer_1_3_2 : 2
		newSel2 : 1
		lineBuffer_1_3_4 : 2
		lineBuffer_1_3_6 : 1
		lineBuffer_1_3_7 : 2
		lineBuffer_1_3_9 : 1
		empty_9 : 1
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_112 : 2
		exitcond : 1
		x4_mid2 : 2
		y9 : 1
		tmp_2_mid2_v : 2
		tmp_11 : 3
		cond3_mid1 : 1
		cond2 : 1
		cond3_mid2 : 2
		x_3 : 3
		cond1 : 3
		lineBuffer_load13_ph : 4
		lineBuffer_load14_ph : 4
		window_1_1_2 : 5
		window_2_2 : 6
		window_2_2_1 : 6
		window_2_2_3 : 6
		window_2_2_4 : 6
		window_2_2_5 : 7
		window_2_2_6 : 7
		window_2_2_7 : 7
		window_2_2_8 : 7
		empty_11 : 1
		StgValue_139 : 8
	State 9
		StgValue_153 : 1
		StgValue_154 : 1
		StgValue_155 : 1
	State 10
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		tmp_14 : 1
		icmp : 2
		StgValue_163 : 3
		readCount : 1
		StgValue_166 : 2
	State 11
		exitcond2 : 1
		x_assign_mid2 : 2
		y_s : 1
		tmp_i_mid1 : 2
		tmp_i : 1
		tmp_i_mid2 : 3
		tmp_2_i_mid1 : 2
		tmp_2_i : 1
		tmp_2_i_mid2 : 3
		y_assign_mid2 : 2
		tmp_i_15 : 3
		tmp_1_i : 3
		tmp1 : 4
		tmp2 : 4
		p_i : 4
		StgValue_188 : 4
		tmp_13 : 3
		StgValue_192 : 1
		x_4 : 3
	State 12
		StgValue_209 : 1
		StgValue_210 : 1
		StgValue_211 : 1
		StgValue_212 : 1
		windowRightCol_0 : 1
		lineBuffer_0_3_15 : 1
		or_cond2 : 1
		newSel4 : 2
		lineBuffer_0_3_6 : 3
		newSel6 : 2
		lineBuffer_0_3_7 : 3
		lineBuffer_0_3_9 : 2
		lineBuffer_0_3_13 : 3
		lineBuffer_0_3_14 : 2
		StgValue_248 : 4
		StgValue_249 : 3
		StgValue_250 : 2
		newSel8 : 1
		lineBuffer_1_3_10 : 2
		newSel1 : 1
		lineBuffer_1_3_11 : 2
		lineBuffer_1_3_18 : 1
		lineBuffer_1_3_19 : 2
		lineBuffer_1_3_20 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp94_trunc_ext_cast : 1
		tmp94_trunc141_ext_c : 1
		tmp3 : 2
		tmp94_cast : 3
		tmp95_trunc_ext_cast : 1
		tmp95_trunc140_ext_c : 1
		tmp4 : 2
		tmp95_cast : 3
		tmp5 : 4
		tmp97_trunc_ext_cast : 1
		tmp97_trunc139_ext_c : 1
		tmp6 : 2
		tmp99_trunc_ext_cast : 1
		tmp99_trunc142_ext_c : 1
		tmp7 : 2
		tmp99_cast : 3
		tmp98_trunc_ext_cast : 1
		tmp8 : 4
	State 20
		writeCount : 1
		tmp9 : 1
		tmp96_cast : 2
		result_4_2_2_i : 3
		result_4_2_2_i_cast1 : 4
		tmp_12 : 4
		result : 5
		result_cast1 : 6
		result_cast : 7
		tmp_data_V : 8
		tmp_last_V : 2
		StgValue_357 : 9
		StgValue_358 : 2
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |  grp_fixed_point_mul_fu_594  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_601  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_608  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_615  |    4    |   150   |   217   |
|   call   |  grp_fixed_point_mul_fu_622  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_630  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_638  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_645  |    4    |   150   |   217   |
|          |  grp_fixed_point_mul_fu_653  |    4    |   150   |   217   |
|----------|------------------------------|---------|---------|---------|
|          |    lineBuffer_0_3_1_fu_689   |    0    |    0    |    32   |
|          |    lineBuffer_0_3_4_fu_696   |    0    |    0    |    32   |
|          |         newSel_fu_740        |    0    |    0    |    32   |
|          |    lineBuffer_1_3_2_fu_748   |    0    |    0    |    32   |
|          |        newSel2_fu_756        |    0    |    0    |    32   |
|          |    lineBuffer_1_3_4_fu_764   |    0    |    0    |    32   |
|          |    lineBuffer_1_3_6_fu_772   |    0    |    0    |    32   |
|          |    lineBuffer_1_3_7_fu_780   |    0    |    0    |    32   |
|          |    lineBuffer_1_3_9_fu_788   |    0    |    0    |    32   |
|          |        x4_mid2_fu_814        |    0    |    0    |    2    |
|          |      tmp_2_mid2_v_fu_828     |    0    |    0    |    2    |
|          |       cond3_mid2_fu_852      |    0    |    0    |    1    |
|          |  lineBuffer_load13_ph_fu_872 |    0    |    0    |    32   |
|          |  lineBuffer_load14_ph_fu_880 |    0    |    0    |    32   |
|          |      window_1_1_2_fu_888     |    0    |    0    |    32   |
|          |       window_2_2_fu_896      |    0    |    0    |    32   |
|          |      window_2_2_1_fu_904     |    0    |    0    |    32   |
|          |      window_2_2_3_fu_912     |    0    |    0    |    32   |
|          |      window_2_2_4_fu_920     |    0    |    0    |    32   |
|          |      window_2_2_5_fu_928     |    0    |    0    |    32   |
|          |      window_2_2_6_fu_936     |    0    |    0    |    32   |
|  select  |      window_2_2_7_fu_944     |    0    |    0    |    32   |
|          |      window_2_2_8_fu_952     |    0    |    0    |    32   |
|          |     x_assign_mid2_fu_1034    |    0    |    0    |    3    |
|          |      tmp_i_mid2_fu_1060      |    0    |    0    |    1    |
|          |     tmp_2_i_mid2_fu_1080     |    0    |    0    |    1    |
|          |     y_assign_mid2_fu_1088    |    0    |    0    |    3    |
|          |        newSel4_fu_1237       |    0    |    0    |    32   |
|          |   lineBuffer_0_3_6_fu_1245   |    0    |    0    |    32   |
|          |        newSel6_fu_1253       |    0    |    0    |    32   |
|          |   lineBuffer_0_3_7_fu_1261   |    0    |    0    |    32   |
|          |   lineBuffer_0_3_9_fu_1269   |    0    |    0    |    32   |
|          |   lineBuffer_0_3_13_fu_1277  |    0    |    0    |    32   |
|          |   lineBuffer_0_3_14_fu_1285  |    0    |    0    |    32   |
|          |        newSel8_fu_1311       |    0    |    0    |    32   |
|          |   lineBuffer_1_3_10_fu_1319  |    0    |    0    |    32   |
|          |        newSel1_fu_1327       |    0    |    0    |    32   |
|          |   lineBuffer_1_3_11_fu_1335  |    0    |    0    |    32   |
|          |   lineBuffer_1_3_18_fu_1343  |    0    |    0    |    32   |
|          |   lineBuffer_1_3_19_fu_1351  |    0    |    0    |    32   |
|          |   lineBuffer_1_3_20_fu_1359  |    0    |    0    |    32   |
|          |        result_fu_1497        |    0    |    0    |    27   |
|          |      tmp_data_V_fu_1513      |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|          |          x_1_fu_683          |    0    |    0    |    3    |
|          |          x_2_fu_709          |    0    |    0    |    3    |
|          |  indvar_flatten_next_fu_802  |    0    |    0    |    3    |
|          |           y9_fu_822          |    0    |    0    |    2    |
|          |          x_3_fu_860          |    0    |    0    |    2    |
|          |  indvar_flatten_next7_fu_989 |    0    |    0    |    5    |
|          |       readCount_fu_1014      |    0    |    0    |    32   |
|          |          y_s_fu_1042         |    0    |    0    |    3    |
|    add   |          x_4_fu_1135         |    0    |    0    |    3    |
|          |         tmp3_fu_1375         |    0    |    0    |    23   |
|          |         tmp4_fu_1393         |    0    |    0    |    23   |
|          |         tmp5_fu_1403         |    0    |    0    |    24   |
|          |         tmp6_fu_1417         |    0    |    0    |    23   |
|          |         tmp7_fu_1431         |    0    |    0    |    23   |
|          |         tmp8_fu_1445         |    0    |    0    |    24   |
|          |      writeCount_fu_1454      |    0    |    0    |    32   |
|          |         tmp9_fu_1469         |    0    |    0    |    25   |
|          |    result_4_2_2_i_fu_1479    |    0    |    0    |    26   |
|----------|------------------------------|---------|---------|---------|
|    mux   |   windowRightCol_0_fu_1190   |    0    |    0    |    32   |
|          |   lineBuffer_0_3_15_fu_1203  |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_667       |    0    |    0    |    2    |
|          |          cond_fu_677         |    0    |    0    |    1    |
|          |       exitcond4_fu_703       |    0    |    0    |    2    |
|          |        sel_tmp_fu_719        |    0    |    0    |    1    |
|          |        sel_tmp7_fu_724       |    0    |    0    |    1    |
|          |        sel_tmp9_fu_729       |    0    |    0    |    1    |
|          |    exitcond_flatten_fu_796   |    0    |    0    |    2    |
|          |        exitcond_fu_808       |    0    |    0    |    1    |
|          |       cond3_mid1_fu_840      |    0    |    0    |    1    |
|          |         cond2_fu_846         |    0    |    0    |    1    |
|          |         cond1_fu_866         |    0    |    0    |    1    |
|   icmp   |   exitcond_flatten8_fu_983   |    0    |    0    |    2    |
|          |         icmp_fu_1008         |    0    |    0    |    10   |
|          |       exitcond2_fu_1028      |    0    |    0    |    2    |
|          |      tmp_i_mid1_fu_1048      |    0    |    0    |    2    |
|          |         tmp_i_fu_1054        |    0    |    0    |    2    |
|          |     tmp_2_i_mid1_fu_1068     |    0    |    0    |    2    |
|          |        tmp_2_i_fu_1074       |    0    |    0    |    2    |
|          |       tmp_i_15_fu_1096       |    0    |    0    |    2    |
|          |        tmp_1_i_fu_1102       |    0    |    0    |    2    |
|          |       sel_tmp2_fu_1216       |    0    |    0    |    1    |
|          |       sel_tmp3_fu_1221       |    0    |    0    |    1    |
|          |       sel_tmp4_fu_1226       |    0    |    0    |    1    |
|          |      tmp_last_V_fu_1521      |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |        or_cond_fu_734        |    0    |    0    |    1    |
|          |         tmp1_fu_1108         |    0    |    0    |    1    |
|    or    |         tmp2_fu_1114         |    0    |    0    |    1    |
|          |          p_i_fu_1120         |    0    |    0    |    1    |
|          |       or_cond2_fu_1231       |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |     ctrl_read_read_fu_196    |    0    |    0    |    0    |
|          |        grp_read_fu_202       |    0    |    0    |    0    |
|          |   kernel_0_read_read_fu_220  |    0    |    0    |    0    |
|          |   kernel_1_read_read_fu_226  |    0    |    0    |    0    |
|          |   kernel_2_read_read_fu_232  |    0    |    0    |    0    |
|   read   |   kernel_3_read_read_fu_238  |    0    |    0    |    0    |
|          |   kernel_4_read_read_fu_244  |    0    |    0    |    0    |
|          |   kernel_5_read_read_fu_250  |    0    |    0    |    0    |
|          |   kernel_6_read_read_fu_256  |    0    |    0    |    0    |
|          |   kernel_7_read_read_fu_262  |    0    |    0    |    0    |
|          |   kernel_8_read_read_fu_268  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_274       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|extractvalue|          grp_fu_660          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_673         |    0    |    0    |    0    |
|          |         tmp_9_fu_715         |    0    |    0    |    0    |
|   trunc  |         tmp_11_fu_836        |    0    |    0    |    0    |
|          |         tmp_10_fu_965        |    0    |    0    |    0    |
|          |        tmp_13_fu_1126        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_14_fu_998        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | tmp94_trunc_ext_cast_fu_1367 |    0    |    0    |    0    |
|          | tmp94_trunc141_ext_c_fu_1371 |    0    |    0    |    0    |
|          |      tmp94_cast_fu_1381      |    0    |    0    |    0    |
|          | tmp95_trunc_ext_cast_fu_1385 |    0    |    0    |    0    |
|          | tmp95_trunc140_ext_c_fu_1389 |    0    |    0    |    0    |
|          |      tmp95_cast_fu_1399      |    0    |    0    |    0    |
|          | tmp97_trunc_ext_cast_fu_1409 |    0    |    0    |    0    |
|          | tmp97_trunc139_ext_c_fu_1413 |    0    |    0    |    0    |
|   sext   | tmp99_trunc_ext_cast_fu_1423 |    0    |    0    |    0    |
|          | tmp99_trunc142_ext_c_fu_1427 |    0    |    0    |    0    |
|          |      tmp99_cast_fu_1437      |    0    |    0    |    0    |
|          | tmp98_trunc_ext_cast_fu_1441 |    0    |    0    |    0    |
|          |      tmp93_cast_fu_1460      |    0    |    0    |    0    |
|          |      tmp97_cast_fu_1463      |    0    |    0    |    0    |
|          |      tmp98_cast_fu_1466      |    0    |    0    |    0    |
|          |      tmp96_cast_fu_1475      |    0    |    0    |    0    |
|          | result_4_2_2_i_cast1_fu_1485 |    0    |    0    |    0    |
|          |     result_cast1_fu_1505     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|        tmp_12_fu_1489        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |      result_cast_fu_1509     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    36   |   1350  |   3514  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        cond_reg_1542        |    1   |
|      ctrl_read_reg_1533     |   32   |
|      exitcond1_reg_1538     |    1   |
|      exitcond4_reg_1563     |    1   |
|  exitcond_flatten8_reg_1708 |    1   |
|        icmp_reg_1717        |    1   |
|   indvar_flatten6_reg_467   |    5   |
|indvar_flatten_next7_reg_1712|    5   |
| indvar_flatten_next_reg_1608|    3   |
|    indvar_flatten_reg_398   |    3   |
|    lineBuffer_0_2_reg_316   |   32   |
|   lineBuffer_0_2_s_reg_550  |   32   |
|  lineBuffer_0_3_15_reg_1750 |   32   |
|  lineBuffer_0_3_1_reg_1553  |   32   |
|   lineBuffer_0_3_3_reg_540  |   32   |
|  lineBuffer_0_3_4_reg_1558  |   32   |
|  lineBuffer_0_3_5_reg_1669  |   32   |
|  lineBuffer_0_3_6_reg_1755  |   32   |
|  lineBuffer_0_3_7_reg_1760  |   32   |
|  lineBuffer_0_3_8_reg_1675  |   32   |
|    lineBuffer_0_3_reg_304   |   32   |
|   lineBuffer_1_2_3_reg_510  |   32   |
|    lineBuffer_1_2_reg_351   |   32   |
|  lineBuffer_1_3_10_reg_1765 |   32   |
|  lineBuffer_1_3_11_reg_1770 |   32   |
|  lineBuffer_1_3_17_reg_520  |   32   |
|  lineBuffer_1_3_19_reg_1775 |   32   |
|   lineBuffer_1_3_1_reg_530  |   32   |
|  lineBuffer_1_3_20_reg_1780 |   32   |
|  lineBuffer_1_3_2_reg_1579  |   32   |
|   lineBuffer_1_3_3_reg_500  |   32   |
|  lineBuffer_1_3_4_reg_1584  |   32   |
|   lineBuffer_1_3_5_reg_363  |   32   |
|  lineBuffer_1_3_7_reg_1589  |   32   |
|   lineBuffer_1_3_8_reg_375  |   32   |
|  lineBuffer_1_3_9_reg_1594  |   32   |
|    lineBuffer_1_3_reg_339   |   32   |
|         p_i_reg_1732        |    1   |
|     readCount_1_reg_1696    |   32   |
|        tmp5_reg_1785        |   25   |
|        tmp6_reg_1790        |   24   |
|        tmp8_reg_1795        |   25   |
|       tmp_10_reg_1703       |    1   |
|       tmp_13_reg_1736       |    2   |
|    tmp_2_mid2_v_reg_1613    |    2   |
|        tmp_9_reg_1572       |    2   |
|     tmp_data_V_reg_1800     |   32   |
|     tmp_last_V_reg_1805     |    1   |
| window_0_0_read_as_reg_1638 |   32   |
|     window_0_0_reg_1644     |   32   |
|     window_0_1_reg_1650     |   32   |
| window_1_0_read_as_reg_1657 |   32   |
|      window_1_0_reg_582     |   32   |
|     window_1_1_1_reg_444    |   32   |
|      window_1_1_reg_571     |   32   |
|     window_1_2_1_reg_432    |   32   |
| window_2_0_read_as_reg_1663 |   32   |
|      window_2_0_reg_560     |   32   |
|     window_2_1_1_reg_420    |   32   |
|    window_2_1_2_reg_1721    |   32   |
|     window_2_1_reg_1681     |   32   |
|    window_2_2_2_reg_1599    |   32   |
|    window_2_2_6_reg_1623    |   32   |
|    window_2_2_7_reg_1628    |   32   |
|    window_2_2_8_reg_1633    |   32   |
|    writeCount_1_reg_1689    |   32   |
|          x1_reg_387         |    3   |
|          x4_reg_456         |    2   |
|         x_1_reg_1548        |    3   |
|         x_2_reg_1567        |    3   |
|         x_3_reg_1618        |    2   |
|         x_4_reg_1745        |    3   |
|       x_assign_reg_489      |    3   |
|          x_reg_328          |    3   |
|          y3_reg_409         |    2   |
|    y_assign_mid2_reg_1727   |    3   |
|       y_assign_reg_478      |    3   |
+-----------------------------+--------+
|            Total            |  1670  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_274     |  p8  |   2  |  32  |   64   ||    32   |
|     grp_write_fu_274     |  p12 |   2  |   1  |    2   ||    1    |
|  lineBuffer_0_3_reg_304  |  p0  |   2  |  32  |   64   ||    32   |
|  lineBuffer_0_2_reg_316  |  p0  |   2  |  32  |   64   ||    32   |
|  lineBuffer_1_3_reg_339  |  p0  |   2  |  32  |   64   ||    32   |
|  lineBuffer_1_2_reg_351  |  p0  |   2  |  32  |   64   ||    32   |
| lineBuffer_1_3_5_reg_363 |  p0  |   2  |  32  |   64   ||    32   |
| lineBuffer_1_3_8_reg_375 |  p0  |   2  |  32  |   64   ||    32   |
|   window_2_1_1_reg_420   |  p0  |   2  |  32  |   64   ||    32   |
|   window_1_2_1_reg_432   |  p0  |   2  |  32  |   64   ||    32   |
|   window_1_1_1_reg_444   |  p0  |   2  |  32  |   64   ||    32   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   642  ||  17.281 ||   321   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   36   |    -   |  1350  |  3514  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   321  |
|  Register |    -   |    -   |  1670  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   36   |   17   |  3020  |  3835  |
+-----------+--------+--------+--------+--------+
