{"vcs1":{"timestamp_begin":1739965248.364449141, "rt":4.56, "ut":4.29, "st":0.21}}
{"vcselab":{"timestamp_begin":1739965252.999489564, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739965253.322028513, "rt":0.24, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739965248.067519461}
{"VCS_COMP_START_TIME": 1739965248.067519461}
{"VCS_COMP_END_TIME": 1739965253.629962741}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287964}}
{"vcselab": {"peak_mem": 150352}}
