// Seed: 2578130007
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_4;
  logic [(  -1  ) : -1] id_5 = id_4 && 1 == 1;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input uwire id_2,
    output tri0 id_3
    , id_10,
    output wor id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wand id_7,
    input wor id_8
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign modCall_1.id_5 = 0;
endmodule
