#ifndef __DRV_ADC_H__
#define __DRV_ADC_H__

#define ADC_FREQ 1000000//10000000
#define ADC_BUFF_SLICE_SZ	(50000)
#define ADC_BUFF_SZ	(1000000)
#define ADC_HALF_BUFF_SZ	(ADC_BUFF_SZ >> 1)
#define ADC_BUFF_PHYS_SZ	(0x00200000)

#define ADC_CNLA	(0xC0000000)
#define ADC_CNLB 	(ADC_CNLA + ADC_BUFF_PHYS_SZ)
#define ADC_CNLC 	(ADC_CNLB + ADC_BUFF_PHYS_SZ)


#define RT_DEVICE_ADC_SET_FREQ 0x01
#define RT_DEVICE_ADC_WAIT_OFFSET 0x02

#endif

