Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 30 20:05:31 2023
| Host         : DESKTOP-IJFGPI6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TFM_ZYNQ_4_wrapper_control_sets_placed.rpt
| Design       : TFM_ZYNQ_4_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   332 |
|    Minimum number of control sets                        |   332 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   952 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   332 |
| >= 0 to < 4        |    40 |
| >= 4 to < 6        |    45 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    63 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     3 |
| >= 16              |   122 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1412 |          391 |
| No           | No                    | Yes                    |             190 |           60 |
| No           | Yes                   | No                     |             764 |          267 |
| Yes          | No                    | No                     |            1249 |          330 |
| Yes          | No                    | Yes                    |             166 |           40 |
| Yes          | Yes                   | No                     |            1979 |          521 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                            Clock Signal                                            |                                                                                                                               Enable Signal                                                                                                                               |                                                                                                                               Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk_out_8MHz |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                1 |              1 |
|  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG     |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                         |                1 |              1 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                              | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                        |                1 |              1 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                  |                1 |              1 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                              | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                        |                1 |              1 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                         |                1 |              1 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                         |                1 |              1 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/R                                                                                                |                1 |              1 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                        |                1 |              1 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                      |                1 |              1 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                        |                1 |              1 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                    |                1 |              2 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                1 |              2 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                                                              |                1 |              2 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                             |                1 |              2 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                1 |              2 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                             |                1 |              2 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                             |                1 |              2 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                      |                1 |              3 |
|  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG     |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/cnt_endclks[2]_i_2_n_0                                                                                                                                                                      |                1 |              3 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                      |                2 |              3 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                  |                1 |              3 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |                3 |              3 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                    |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                1 |              3 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                3 |              3 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                  |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                      |                1 |              3 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                      |                2 |              3 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                         |                2 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                        |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                        |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                        |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                3 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                     | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                          |                2 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                        |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/LOGIC_GENERATION_CDC.spiXfer_done_d3_reg                                                      |                                                                                                                                                                                                                                                                              |                2 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                              |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                           |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                        |                3 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                  |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                         |                2 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                        |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                             | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                    |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                        |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0   |                2 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                              |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                         |                2 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                             |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                              |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                4 |              4 |
|  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG     | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/fcnt_bit                                                                                                                                                                                 | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                         |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                         |                1 |              4 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                            |                3 |              4 |
|  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clk_out_8MHz | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/FSM_onehot_cstate[0]_i_1_n_0                                                                                                                                                             | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                2 |              5 |
|  TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG     | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/en_count_bit_delay                                                                                                                                                                       | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                1 |              5 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             |                                                                                                                                                                                                                                                                              |                1 |              5 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                 | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                      |                3 |              5 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                         |                1 |              5 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |              5 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                    |                2 |              5 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                                                                                               | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0                                                                                                                                 |                1 |              5 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                |                2 |              5 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |                2 |              5 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |                2 |              5 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                 | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                      |                2 |              5 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                 |                                                                                                                                                                                                                                                                              |                1 |              5 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                          | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                               |                2 |              6 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                               | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                 |                1 |              6 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/cuentaTlast[5]_i_1_n_0                                                                                                                                                                          | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                2 |              6 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                        | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                               |                3 |              6 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | TFM_ZYNQ_4_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                               |                1 |              6 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                  |                2 |              6 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                            |                                                                                                                                                                                                                                                                              |                2 |              7 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                           | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                               |                3 |              7 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                        | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                             |                2 |              7 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                         |                3 |              7 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                             |                3 |              7 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                               |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                  |                3 |              7 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                            | TFM_ZYNQ_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                          |                1 |              7 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                    |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[7]_0                                                   |                3 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                         |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                          | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                        |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                          | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                          | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                    | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                          | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                          | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                          | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/p_1_in[1]                                                                                                                                                                                                     | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                           | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                    | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                    | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                          | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                          | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                           | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                           | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                            |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                          | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                          | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                 |                3 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                            | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                    |                3 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]           |                                                                                                                                                                                                                                                                              |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                 |                                                                                                                                                                                                                                                                              |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                              |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                          |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                    | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                    | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                    | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                              |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                    | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                    | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                    | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                    | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                3 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                    | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                    | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                     | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                     | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                     | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                         |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                                |                                                                                                                                                                                                                                                                              |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                      | TFM_ZYNQ_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                                         |                2 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                       |                3 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[7][0]                                               | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                         |                3 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     |                                                                                                                                                                                                                                                                              |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                       |                3 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                              |                1 |              8 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                       | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                    |                3 |              9 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]           | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                    |                3 |              9 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                3 |              9 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_1[0]             | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                    |                3 |              9 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                              |                2 |              9 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                         | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                        |                3 |              9 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_0[0]             | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                    |                3 |              9 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                 | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                          |                3 |              9 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                3 |              9 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                       | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                    |                2 |              9 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                    | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                       |                3 |              9 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                           |                                                                                                                                                                                                                                                                              |                3 |              9 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[3][0]         | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0]   |                3 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                          | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                    |                2 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                          | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                          |                3 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                   | TFM_ZYNQ_4_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                 |                3 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                              |                2 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                4 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]            | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                       |                3 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                4 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                3 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                                           |                2 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                                                                  |                6 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |                4 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                         | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                      |                2 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                         | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                      |                3 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                         | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                      |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                |                2 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[2][0]         | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                                            |                2 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[0][0]         | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0] |                4 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[1][0]         | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1[0] |                2 |             10 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                      |                8 |             11 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                  |                3 |             11 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                              |                2 |             12 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                          | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                3 |             12 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             12 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                              |                6 |             12 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                       |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                       |                2 |             12 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                4 |             12 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                              |                5 |             12 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                                              |                4 |             12 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                3 |             13 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                              |                3 |             13 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                     |                5 |             13 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                             |                                                                                                                                                                                                                                                                              |                3 |             13 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                4 |             13 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                          |                4 |             13 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                 |                4 |             13 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                      | TFM_ZYNQ_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                      |                4 |             13 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                              |                2 |             14 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                2 |             14 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                    |                7 |             15 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                5 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                4 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                8 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                7 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                4 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                4 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                4 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                       |                4 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                7 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                  |                                                                                                                                                                                                                                                                              |                2 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                  |                9 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                2 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                7 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                4 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            |                                                                                                                                                                                                                                                                              |                2 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                                                              |                3 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                       |                4 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                 |                                                                                                                                                                                                                                                                              |                4 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |                5 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                3 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |                4 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                4 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                          |                5 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                       |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                  |                                                                                                                                                                                                                                                                              |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                         |                                                                                                                                                                                                                                                                              |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                             |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                             |                3 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                3 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                       |                4 |             16 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                          |                6 |             17 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                      |                5 |             17 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                      |                5 |             17 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                |                6 |             17 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                               |               11 |             18 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                       |                3 |             18 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                      |                4 |             18 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                 |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                       |                3 |             18 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                        |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                      |                3 |             18 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                              |                8 |             21 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                         | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                5 |             21 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/FIFO_MEM_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                         | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                4 |             21 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                 |                                                                                                                                                                                                                                                                              |                8 |             21 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                6 |             23 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                6 |             23 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                              |                3 |             24 |
| ~TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/clk_4Mz_BUFG     | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/tx_buff_0                                                                                                                                                                                | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |                4 |             24 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 |                                                                                                                                                                                                                                                                              |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 |                                                                                                                                                                                                                                                                              |                3 |             24 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                5 |             25 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                6 |             25 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                6 |             25 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                7 |             25 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                5 |             25 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                7 |             25 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                6 |             25 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                 |                8 |             25 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                8 |             25 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                             | TFM_ZYNQ_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                     |               12 |             26 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                              | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                       |                7 |             26 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                      | TFM_ZYNQ_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                      |                5 |             26 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                      |               11 |             27 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                      |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                      |                4 |             28 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                |                                                                                                                                                                                                                                                                              |                4 |             29 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                  |                6 |             30 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                8 |             31 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                            | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                         |                6 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                       |                8 |             31 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                              |                4 |             31 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                              |                6 |             32 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               |                                                                                                                                                                                                                                                                              |                9 |             32 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                            | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |               10 |             32 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                       | TFM_ZYNQ_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                         | TFM_ZYNQ_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                      |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                  |                8 |             32 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                8 |             32 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                9 |             32 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                 | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |               11 |             32 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                  | TFM_ZYNQ_4_i/ads_spi_mux_0/U0/ads_spi_mux_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                         |               11 |             32 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                     |                8 |             33 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                8 |             33 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                             | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                               |                9 |             33 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                             | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                            |                5 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                  |               11 |             34 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               11 |             34 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                                                              |               10 |             34 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                              | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                |                9 |             35 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |                7 |             35 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                    |               10 |             36 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                       |               14 |             36 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                         | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                        |               13 |             37 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                       | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                         |               10 |             37 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                         |               13 |             41 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                         |               13 |             41 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                     |                                                                                                                                                                                                                                                                              |                6 |             43 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                    |               16 |             44 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                      |               10 |             44 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                           | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                      |                8 |             46 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                8 |             47 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                              |               11 |             47 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                      |               12 |             48 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                              |               14 |             48 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                              |               11 |             48 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                                                              |               11 |             48 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                              |               11 |             48 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |               13 |             49 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                 |               14 |             52 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/AR[0]                                                                                                                                                                                   |               12 |             53 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                 | TFM_ZYNQ_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                      |               10 |             59 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                    | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                         |               13 |             60 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                       | TFM_ZYNQ_4_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                               |               18 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                            |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |               22 |             63 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                         |               28 |             65 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           | TFM_ZYNQ_4_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                        |               21 |             65 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |               27 |             96 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  | TFM_ZYNQ_4_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |               27 |            103 |
|  TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |              343 |           1303 |
+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


