FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"TEST\I";
2"GND\G";
3"VCC\G";
4"LEADING_ZEROES\I";
5"LATCH_DISPLAY\I";
6"CLR_CNT\I";
7"ALLOW_CNT\I";
8"PULSE\I";
%"SIP_HEADER_16PIN"
"1","(1600,3475)","0","misc","I9";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,400,50,-400";
"16"8;
"15"1;
"14"7;
"13"6;
"12"5;
"11"0;
"10"0;
"9"0;
"8"0;
"7"0;
"6"0;
"5"0;
"4"0;
"3"4;
"2"3;
"1"2;
END.
