Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6bbdb4307aa54b588a58ec655e9cbb7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project_screentest_behav xil_defaultlib.project_screentest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 30 differs from formal bit length 32 for port pc [C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/Lab8/top.sv:35]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port WriteAddr [C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/imports/Lab8.srcs/sources_1/imports/new/datapath.sv:65]
WARNING: [VRFC 10-278] actual bit length 30 differs from formal bit length 11 for port cpu_addr [C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/new/memIO.sv:36]
WARNING: [VRFC 10-278] actual bit length 30 differs from formal bit length 32 for port mem_addr [C:/Users/browen/Documents/COMP-541/Project/Project.srcs/sources_1/new/memIO.sv:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.logical
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.smem(initfile="smem_screentest.m...
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.memIO
Compiling module xil_defaultlib.xycounter(width=800,height=525)
Compiling module xil_defaultlib.vgatimer
Compiling module xil_defaultlib.bitmap_mem
Compiling module xil_defaultlib.vgadisplaydriver
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck_nopause
Compiling module xil_defaultlib.project_screentest
Compiling module xil_defaultlib.glbl
Built simulation snapshot project_screentest_behav
