
lesson_35.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000466  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000002  00800060  00000466  000004fa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000009  00800062  00800062  000004fc  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000004fc  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000052c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000050  00000000  00000000  00000568  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000072d  00000000  00000000  000005b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000596  00000000  00000000  00000ce5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000004df  00000000  00000000  0000127b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000d8  00000000  00000000  0000175c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000035a  00000000  00000000  00001834  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000029c  00000000  00000000  00001b8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000040  00000000  00000000  00001e2a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	1c c0       	rjmp	.+56     	; 0x3a <__ctors_end>
   2:	36 c0       	rjmp	.+108    	; 0x70 <__bad_interrupt>
   4:	35 c0       	rjmp	.+106    	; 0x70 <__bad_interrupt>
   6:	34 c0       	rjmp	.+104    	; 0x70 <__bad_interrupt>
   8:	33 c0       	rjmp	.+102    	; 0x70 <__bad_interrupt>
   a:	32 c0       	rjmp	.+100    	; 0x70 <__bad_interrupt>
   c:	31 c0       	rjmp	.+98     	; 0x70 <__bad_interrupt>
   e:	30 c0       	rjmp	.+96     	; 0x70 <__bad_interrupt>
  10:	2f c0       	rjmp	.+94     	; 0x70 <__bad_interrupt>
  12:	15 c1       	rjmp	.+554    	; 0x23e <__vector_9>
  14:	2d c0       	rjmp	.+90     	; 0x70 <__bad_interrupt>
  16:	2c c0       	rjmp	.+88     	; 0x70 <__bad_interrupt>
  18:	2b c0       	rjmp	.+86     	; 0x70 <__bad_interrupt>
  1a:	2a c0       	rjmp	.+84     	; 0x70 <__bad_interrupt>
  1c:	29 c0       	rjmp	.+82     	; 0x70 <__bad_interrupt>
  1e:	28 c0       	rjmp	.+80     	; 0x70 <__bad_interrupt>
  20:	27 c0       	rjmp	.+78     	; 0x70 <__bad_interrupt>
  22:	26 c0       	rjmp	.+76     	; 0x70 <__bad_interrupt>
  24:	25 c0       	rjmp	.+74     	; 0x70 <__bad_interrupt>
  26:	2d c0       	rjmp	.+90     	; 0x82 <zzz+0x10>
  28:	36 c0       	rjmp	.+108    	; 0x96 <zzz+0x24>
  2a:	3f c0       	rjmp	.+126    	; 0xaa <zzz+0x38>
  2c:	4b c0       	rjmp	.+150    	; 0xc4 <zzz+0x52>
  2e:	54 c0       	rjmp	.+168    	; 0xd8 <zzz+0x66>
  30:	60 c0       	rjmp	.+192    	; 0xf2 <zzz+0x80>
  32:	6c c0       	rjmp	.+216    	; 0x10c <zzz+0x9a>
  34:	78 c0       	rjmp	.+240    	; 0x126 <zzz+0xb4>
  36:	81 c0       	rjmp	.+258    	; 0x13a <zzz+0xc8>
  38:	8a c0       	rjmp	.+276    	; 0x14e <zzz+0xdc>

0000003a <__ctors_end>:
  3a:	11 24       	eor	r1, r1
  3c:	1f be       	out	0x3f, r1	; 63
  3e:	cf e5       	ldi	r28, 0x5F	; 95
  40:	d4 e0       	ldi	r29, 0x04	; 4
  42:	de bf       	out	0x3e, r29	; 62
  44:	cd bf       	out	0x3d, r28	; 61

00000046 <__do_copy_data>:
  46:	10 e0       	ldi	r17, 0x00	; 0
  48:	a0 e6       	ldi	r26, 0x60	; 96
  4a:	b0 e0       	ldi	r27, 0x00	; 0
  4c:	e6 e6       	ldi	r30, 0x66	; 102
  4e:	f4 e0       	ldi	r31, 0x04	; 4
  50:	02 c0       	rjmp	.+4      	; 0x56 <__do_copy_data+0x10>
  52:	05 90       	lpm	r0, Z+
  54:	0d 92       	st	X+, r0
  56:	a2 36       	cpi	r26, 0x62	; 98
  58:	b1 07       	cpc	r27, r17
  5a:	d9 f7       	brne	.-10     	; 0x52 <__do_copy_data+0xc>

0000005c <__do_clear_bss>:
  5c:	20 e0       	ldi	r18, 0x00	; 0
  5e:	a2 e6       	ldi	r26, 0x62	; 98
  60:	b0 e0       	ldi	r27, 0x00	; 0
  62:	01 c0       	rjmp	.+2      	; 0x66 <.do_clear_bss_start>

00000064 <.do_clear_bss_loop>:
  64:	1d 92       	st	X+, r1

00000066 <.do_clear_bss_start>:
  66:	ab 36       	cpi	r26, 0x6B	; 107
  68:	b2 07       	cpc	r27, r18
  6a:	e1 f7       	brne	.-8      	; 0x64 <.do_clear_bss_loop>
  6c:	86 d1       	rcall	.+780    	; 0x37a <main>
  6e:	f9 c1       	rjmp	.+1010   	; 0x462 <_exit>

00000070 <__bad_interrupt>:
  70:	c7 cf       	rjmp	.-114    	; 0x0 <__vectors>

00000072 <zzz>:
unsigned char TWI_status = 0;
unsigned char TWI_data = 0;

void zzz (int cifra)
{
	switch(cifra)
  72:	8a 30       	cpi	r24, 0x0A	; 10
  74:	91 05       	cpc	r25, r1
  76:	08 f0       	brcs	.+2      	; 0x7a <zzz+0x8>
  78:	73 c0       	rjmp	.+230    	; 0x160 <zzz+0xee>
  7a:	fc 01       	movw	r30, r24
  7c:	ed 5e       	subi	r30, 0xED	; 237
  7e:	ff 4f       	sbci	r31, 0xFF	; 255
  80:	09 94       	ijmp
	{
		case 0: PORTD &= ~((1<<6) | (1<<7)); PORTB |= (1<<4) | (1<<5) | (1<<6) | (1<<7); PORTD |= (1<<4) | (1<<5); break;
  82:	82 b3       	in	r24, 0x12	; 18
  84:	8f 73       	andi	r24, 0x3F	; 63
  86:	82 bb       	out	0x12, r24	; 18
  88:	88 b3       	in	r24, 0x18	; 24
  8a:	80 6f       	ori	r24, 0xF0	; 240
  8c:	88 bb       	out	0x18, r24	; 24
  8e:	82 b3       	in	r24, 0x12	; 18
  90:	80 63       	ori	r24, 0x30	; 48
  92:	82 bb       	out	0x12, r24	; 18
  94:	08 95       	ret
		case 1: PORTB &= ~((1<<4) | (1<<7)); PORTD &= ~((1<<4) | (1<<5) | (1<<6) | (1<<7)); PORTB |= (1<<5) | (1<<6); break;
  96:	88 b3       	in	r24, 0x18	; 24
  98:	8f 76       	andi	r24, 0x6F	; 111
  9a:	88 bb       	out	0x18, r24	; 24
  9c:	82 b3       	in	r24, 0x12	; 18
  9e:	8f 70       	andi	r24, 0x0F	; 15
  a0:	82 bb       	out	0x12, r24	; 18
  a2:	88 b3       	in	r24, 0x18	; 24
  a4:	80 66       	ori	r24, 0x60	; 96
  a6:	88 bb       	out	0x18, r24	; 24
  a8:	08 95       	ret
		case 2: PORTD &= ~((1<<5) | (1<<7)); PORTB &= ~(1<<6); PORTB |= (1<<4) | (1<<5) | (1<<7); PORTD |= (1<<4) | (1<<6); break;
  aa:	82 b3       	in	r24, 0x12	; 18
  ac:	8f 75       	andi	r24, 0x5F	; 95
  ae:	82 bb       	out	0x12, r24	; 18
  b0:	88 b3       	in	r24, 0x18	; 24
  b2:	8f 7b       	andi	r24, 0xBF	; 191
  b4:	88 bb       	out	0x18, r24	; 24
  b6:	88 b3       	in	r24, 0x18	; 24
  b8:	80 6b       	ori	r24, 0xB0	; 176
  ba:	88 bb       	out	0x18, r24	; 24
  bc:	82 b3       	in	r24, 0x12	; 18
  be:	80 65       	ori	r24, 0x50	; 80
  c0:	82 bb       	out	0x12, r24	; 18
  c2:	08 95       	ret
		case 3: PORTD &= ~((1<<4) | (1<<5) | (1<<7)); PORTB |= (1<<4) | (1<<5) | (1<<6) | (1<<7); PORTD |= (1<<6); break;
  c4:	82 b3       	in	r24, 0x12	; 18
  c6:	8f 74       	andi	r24, 0x4F	; 79
  c8:	82 bb       	out	0x12, r24	; 18
  ca:	88 b3       	in	r24, 0x18	; 24
  cc:	80 6f       	ori	r24, 0xF0	; 240
  ce:	88 bb       	out	0x18, r24	; 24
  d0:	82 b3       	in	r24, 0x12	; 18
  d2:	80 64       	ori	r24, 0x40	; 64
  d4:	82 bb       	out	0x12, r24	; 18
  d6:	08 95       	ret
		case 4: PORTB &= ~((1<<4) | (1<<7)); PORTD &= ~((1<<4) | (1<<7)); PORTB |= (1<<5) | (1<<6); PORTD |= (1<<5) | (1<<6); break;
  d8:	88 b3       	in	r24, 0x18	; 24
  da:	8f 76       	andi	r24, 0x6F	; 111
  dc:	88 bb       	out	0x18, r24	; 24
  de:	82 b3       	in	r24, 0x12	; 18
  e0:	8f 76       	andi	r24, 0x6F	; 111
  e2:	82 bb       	out	0x12, r24	; 18
  e4:	88 b3       	in	r24, 0x18	; 24
  e6:	80 66       	ori	r24, 0x60	; 96
  e8:	88 bb       	out	0x18, r24	; 24
  ea:	82 b3       	in	r24, 0x12	; 18
  ec:	80 66       	ori	r24, 0x60	; 96
  ee:	82 bb       	out	0x12, r24	; 18
  f0:	08 95       	ret
		case 5: PORTD &= ~((1<<4) | (1<<7)); PORTB &= ~(1<<5); PORTD |= (1<<5) | (1<<6); PORTB |= (1<<4) | (1<<6) | (1<<7); break;
  f2:	82 b3       	in	r24, 0x12	; 18
  f4:	8f 76       	andi	r24, 0x6F	; 111
  f6:	82 bb       	out	0x12, r24	; 18
  f8:	88 b3       	in	r24, 0x18	; 24
  fa:	8f 7d       	andi	r24, 0xDF	; 223
  fc:	88 bb       	out	0x18, r24	; 24
  fe:	82 b3       	in	r24, 0x12	; 18
 100:	80 66       	ori	r24, 0x60	; 96
 102:	82 bb       	out	0x12, r24	; 18
 104:	88 b3       	in	r24, 0x18	; 24
 106:	80 6d       	ori	r24, 0xD0	; 208
 108:	88 bb       	out	0x18, r24	; 24
 10a:	08 95       	ret
		case 6: PORTD &= ~(1<<7); PORTB &= ~(1<<5); PORTD |= (1<<4) | (1<<5) | (1<<6); PORTB |= (1<<4) | (1<<6) | (1<<7); break;
 10c:	82 b3       	in	r24, 0x12	; 18
 10e:	8f 77       	andi	r24, 0x7F	; 127
 110:	82 bb       	out	0x12, r24	; 18
 112:	88 b3       	in	r24, 0x18	; 24
 114:	8f 7d       	andi	r24, 0xDF	; 223
 116:	88 bb       	out	0x18, r24	; 24
 118:	82 b3       	in	r24, 0x12	; 18
 11a:	80 67       	ori	r24, 0x70	; 112
 11c:	82 bb       	out	0x12, r24	; 18
 11e:	88 b3       	in	r24, 0x18	; 24
 120:	80 6d       	ori	r24, 0xD0	; 208
 122:	88 bb       	out	0x18, r24	; 24
 124:	08 95       	ret
		case 7: PORTB &= ~(1<<7); PORTD &= ~((1<<4) | (1<<5) | (1<<6) | (1<<7)); PORTB |= (1<<4) | (1<<5) | (1<<6); break;
 126:	88 b3       	in	r24, 0x18	; 24
 128:	8f 77       	andi	r24, 0x7F	; 127
 12a:	88 bb       	out	0x18, r24	; 24
 12c:	82 b3       	in	r24, 0x12	; 18
 12e:	8f 70       	andi	r24, 0x0F	; 15
 130:	82 bb       	out	0x12, r24	; 18
 132:	88 b3       	in	r24, 0x18	; 24
 134:	80 67       	ori	r24, 0x70	; 112
 136:	88 bb       	out	0x18, r24	; 24
 138:	08 95       	ret
		case 8: PORTD &= ~(1<<7); PORTB |= (1<<4) | (1<<5) | (1<<6) | (1<<7); PORTD |= (1<<4) | (1<<5) | (1<<6); break;
 13a:	82 b3       	in	r24, 0x12	; 18
 13c:	8f 77       	andi	r24, 0x7F	; 127
 13e:	82 bb       	out	0x12, r24	; 18
 140:	88 b3       	in	r24, 0x18	; 24
 142:	80 6f       	ori	r24, 0xF0	; 240
 144:	88 bb       	out	0x18, r24	; 24
 146:	82 b3       	in	r24, 0x12	; 18
 148:	80 67       	ori	r24, 0x70	; 112
 14a:	82 bb       	out	0x12, r24	; 18
 14c:	08 95       	ret
		case 9: PORTD &= ~((1<<7) | (1<<4)); PORTB |= (1<<4) | (1<<5) | (1<<6) | (1<<7); PORTD |= (1<<5) | (1<<6); break;
 14e:	82 b3       	in	r24, 0x12	; 18
 150:	8f 76       	andi	r24, 0x6F	; 111
 152:	82 bb       	out	0x12, r24	; 18
 154:	88 b3       	in	r24, 0x18	; 24
 156:	80 6f       	ori	r24, 0xF0	; 240
 158:	88 bb       	out	0x18, r24	; 24
 15a:	82 b3       	in	r24, 0x12	; 18
 15c:	80 66       	ori	r24, 0x60	; 96
 15e:	82 bb       	out	0x12, r24	; 18
 160:	08 95       	ret

00000162 <chislo>:

	
}

void chislo (unsigned int chislo_z)
{
 162:	cf 93       	push	r28
 164:	df 93       	push	r29
 166:	ac 01       	movw	r20, r24
	r1_1000 = chislo_z/1000;
 168:	ec 01       	movw	r28, r24
 16a:	d6 95       	lsr	r29
 16c:	c7 95       	ror	r28
 16e:	d6 95       	lsr	r29
 170:	c7 95       	ror	r28
 172:	d6 95       	lsr	r29
 174:	c7 95       	ror	r28
 176:	9e 01       	movw	r18, r28
 178:	a5 ec       	ldi	r26, 0xC5	; 197
 17a:	b0 e2       	ldi	r27, 0x20	; 32
 17c:	66 d1       	rcall	.+716    	; 0x44a <__umulhisi3>
 17e:	fc 01       	movw	r30, r24
 180:	f2 95       	swap	r31
 182:	e2 95       	swap	r30
 184:	ef 70       	andi	r30, 0x0F	; 15
 186:	ef 27       	eor	r30, r31
 188:	ff 70       	andi	r31, 0x0F	; 15
 18a:	ef 27       	eor	r30, r31
 18c:	f0 93 6a 00 	sts	0x006A, r31	; 0x80006a <r1_1000+0x1>
 190:	e0 93 69 00 	sts	0x0069, r30	; 0x800069 <r1_1000>
	r2_100 = chislo_z%1000/100;
 194:	28 ee       	ldi	r18, 0xE8	; 232
 196:	33 e0       	ldi	r19, 0x03	; 3
 198:	e2 9f       	mul	r30, r18
 19a:	c0 01       	movw	r24, r0
 19c:	e3 9f       	mul	r30, r19
 19e:	90 0d       	add	r25, r0
 1a0:	f2 9f       	mul	r31, r18
 1a2:	90 0d       	add	r25, r0
 1a4:	11 24       	eor	r1, r1
 1a6:	9a 01       	movw	r18, r20
 1a8:	28 1b       	sub	r18, r24
 1aa:	39 0b       	sbc	r19, r25
 1ac:	36 95       	lsr	r19
 1ae:	27 95       	ror	r18
 1b0:	36 95       	lsr	r19
 1b2:	27 95       	ror	r18
 1b4:	ab e7       	ldi	r26, 0x7B	; 123
 1b6:	b4 e1       	ldi	r27, 0x14	; 20
 1b8:	48 d1       	rcall	.+656    	; 0x44a <__umulhisi3>
 1ba:	96 95       	lsr	r25
 1bc:	87 95       	ror	r24
 1be:	90 93 68 00 	sts	0x0068, r25	; 0x800068 <r2_100+0x1>
 1c2:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <r2_100>
	r3_10 = chislo_z%100/10;
 1c6:	9a 01       	movw	r18, r20
 1c8:	36 95       	lsr	r19
 1ca:	27 95       	ror	r18
 1cc:	36 95       	lsr	r19
 1ce:	27 95       	ror	r18
 1d0:	3c d1       	rcall	.+632    	; 0x44a <__umulhisi3>
 1d2:	9c 01       	movw	r18, r24
 1d4:	36 95       	lsr	r19
 1d6:	27 95       	ror	r18
 1d8:	64 e6       	ldi	r22, 0x64	; 100
 1da:	62 9f       	mul	r22, r18
 1dc:	c0 01       	movw	r24, r0
 1de:	63 9f       	mul	r22, r19
 1e0:	90 0d       	add	r25, r0
 1e2:	11 24       	eor	r1, r1
 1e4:	9a 01       	movw	r18, r20
 1e6:	28 1b       	sub	r18, r24
 1e8:	39 0b       	sbc	r19, r25
 1ea:	ad ec       	ldi	r26, 0xCD	; 205
 1ec:	bc ec       	ldi	r27, 0xCC	; 204
 1ee:	2d d1       	rcall	.+602    	; 0x44a <__umulhisi3>
 1f0:	96 95       	lsr	r25
 1f2:	87 95       	ror	r24
 1f4:	96 95       	lsr	r25
 1f6:	87 95       	ror	r24
 1f8:	96 95       	lsr	r25
 1fa:	87 95       	ror	r24
 1fc:	90 93 66 00 	sts	0x0066, r25	; 0x800066 <r3_10+0x1>
 200:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <r3_10>
	r4_1 = chislo_z%10;
 204:	9a 01       	movw	r18, r20
 206:	21 d1       	rcall	.+578    	; 0x44a <__umulhisi3>
 208:	96 95       	lsr	r25
 20a:	87 95       	ror	r24
 20c:	96 95       	lsr	r25
 20e:	87 95       	ror	r24
 210:	96 95       	lsr	r25
 212:	87 95       	ror	r24
 214:	9c 01       	movw	r18, r24
 216:	22 0f       	add	r18, r18
 218:	33 1f       	adc	r19, r19
 21a:	88 0f       	add	r24, r24
 21c:	99 1f       	adc	r25, r25
 21e:	88 0f       	add	r24, r24
 220:	99 1f       	adc	r25, r25
 222:	88 0f       	add	r24, r24
 224:	99 1f       	adc	r25, r25
 226:	82 0f       	add	r24, r18
 228:	93 1f       	adc	r25, r19
 22a:	9a 01       	movw	r18, r20
 22c:	28 1b       	sub	r18, r24
 22e:	39 0b       	sbc	r19, r25
 230:	30 93 64 00 	sts	0x0064, r19	; 0x800064 <r4_1+0x1>
 234:	20 93 63 00 	sts	0x0063, r18	; 0x800063 <r4_1>
}
 238:	df 91       	pop	r29
 23a:	cf 91       	pop	r28
 23c:	08 95       	ret

0000023e <__vector_9>:




ISR(TIMER0_OVF_vect)
{
 23e:	1f 92       	push	r1
 240:	0f 92       	push	r0
 242:	0f b6       	in	r0, 0x3f	; 63
 244:	0f 92       	push	r0
 246:	11 24       	eor	r1, r1
 248:	2f 93       	push	r18
 24a:	3f 93       	push	r19
 24c:	4f 93       	push	r20
 24e:	5f 93       	push	r21
 250:	6f 93       	push	r22
 252:	7f 93       	push	r23
 254:	8f 93       	push	r24
 256:	9f 93       	push	r25
 258:	af 93       	push	r26
 25a:	bf 93       	push	r27
 25c:	ef 93       	push	r30
 25e:	ff 93       	push	r31
	if (z==1)
 260:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 264:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 268:	01 97       	sbiw	r24, 0x01	; 1
 26a:	89 f4       	brne	.+34     	; 0x28e <__vector_9+0x50>
	{
		
		PORTC |= (1<<1);
 26c:	85 b3       	in	r24, 0x15	; 21
 26e:	82 60       	ori	r24, 0x02	; 2
 270:	85 bb       	out	0x15, r24	; 21
		PORTC |= (1<<2);
 272:	85 b3       	in	r24, 0x15	; 21
 274:	84 60       	ori	r24, 0x04	; 4
 276:	85 bb       	out	0x15, r24	; 21
		PORTC |= (1<<3);
 278:	85 b3       	in	r24, 0x15	; 21
 27a:	88 60       	ori	r24, 0x08	; 8
 27c:	85 bb       	out	0x15, r24	; 21
		PORTC &= ~(1<<0);
 27e:	85 b3       	in	r24, 0x15	; 21
 280:	8e 7f       	andi	r24, 0xFE	; 254
 282:	85 bb       	out	0x15, r24	; 21
		zzz(r1_1000);
 284:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <r1_1000>
 288:	90 91 6a 00 	lds	r25, 0x006A	; 0x80006a <r1_1000+0x1>
 28c:	f2 de       	rcall	.-540    	; 0x72 <zzz>
	}
	
	if (z==2)
 28e:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 292:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 296:	02 97       	sbiw	r24, 0x02	; 2
 298:	89 f4       	brne	.+34     	; 0x2bc <__vector_9+0x7e>
	{
		PORTC |= (1<<0);
 29a:	85 b3       	in	r24, 0x15	; 21
 29c:	81 60       	ori	r24, 0x01	; 1
 29e:	85 bb       	out	0x15, r24	; 21
		PORTC |= (1<<2);
 2a0:	85 b3       	in	r24, 0x15	; 21
 2a2:	84 60       	ori	r24, 0x04	; 4
 2a4:	85 bb       	out	0x15, r24	; 21
		PORTC |= (1<<3);
 2a6:	85 b3       	in	r24, 0x15	; 21
 2a8:	88 60       	ori	r24, 0x08	; 8
 2aa:	85 bb       	out	0x15, r24	; 21
		PORTC &= ~(1<<1);
 2ac:	85 b3       	in	r24, 0x15	; 21
 2ae:	8d 7f       	andi	r24, 0xFD	; 253
 2b0:	85 bb       	out	0x15, r24	; 21
		zzz(r2_100);
 2b2:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <r2_100>
 2b6:	90 91 68 00 	lds	r25, 0x0068	; 0x800068 <r2_100+0x1>
 2ba:	db de       	rcall	.-586    	; 0x72 <zzz>
		
		
	}
	
	if (z==3)
 2bc:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 2c0:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 2c4:	03 97       	sbiw	r24, 0x03	; 3
 2c6:	89 f4       	brne	.+34     	; 0x2ea <__vector_9+0xac>
	{
		PORTC |= (1<<0);
 2c8:	85 b3       	in	r24, 0x15	; 21
 2ca:	81 60       	ori	r24, 0x01	; 1
 2cc:	85 bb       	out	0x15, r24	; 21
		PORTC |= (1<<1);
 2ce:	85 b3       	in	r24, 0x15	; 21
 2d0:	82 60       	ori	r24, 0x02	; 2
 2d2:	85 bb       	out	0x15, r24	; 21
		PORTC |= (1<<3);
 2d4:	85 b3       	in	r24, 0x15	; 21
 2d6:	88 60       	ori	r24, 0x08	; 8
 2d8:	85 bb       	out	0x15, r24	; 21
		PORTC &= ~(1<<2);
 2da:	85 b3       	in	r24, 0x15	; 21
 2dc:	8b 7f       	andi	r24, 0xFB	; 251
 2de:	85 bb       	out	0x15, r24	; 21
		zzz(r3_10);
 2e0:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <r3_10>
 2e4:	90 91 66 00 	lds	r25, 0x0066	; 0x800066 <r3_10+0x1>
 2e8:	c4 de       	rcall	.-632    	; 0x72 <zzz>
	}
	
	if (z==4)
 2ea:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 2ee:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 2f2:	04 97       	sbiw	r24, 0x04	; 4
 2f4:	89 f4       	brne	.+34     	; 0x318 <__vector_9+0xda>
	{
		PORTC |= (1<<0);
 2f6:	85 b3       	in	r24, 0x15	; 21
 2f8:	81 60       	ori	r24, 0x01	; 1
 2fa:	85 bb       	out	0x15, r24	; 21
		PORTC |= (1<<1);
 2fc:	85 b3       	in	r24, 0x15	; 21
 2fe:	82 60       	ori	r24, 0x02	; 2
 300:	85 bb       	out	0x15, r24	; 21
		PORTC |= (1<<2);
 302:	85 b3       	in	r24, 0x15	; 21
 304:	84 60       	ori	r24, 0x04	; 4
 306:	85 bb       	out	0x15, r24	; 21
		PORTC &= ~(1<<3);
 308:	85 b3       	in	r24, 0x15	; 21
 30a:	87 7f       	andi	r24, 0xF7	; 247
 30c:	85 bb       	out	0x15, r24	; 21
		zzz(r4_1);
 30e:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <r4_1>
 312:	90 91 64 00 	lds	r25, 0x0064	; 0x800064 <r4_1+0x1>
 316:	ad de       	rcall	.-678    	; 0x72 <zzz>
	}
	
	z++;
 318:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 31c:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 320:	01 96       	adiw	r24, 0x01	; 1
 322:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 326:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
	
	if (z>4) z=1;
 32a:	05 97       	sbiw	r24, 0x05	; 5
 32c:	34 f0       	brlt	.+12     	; 0x33a <__vector_9+0xfc>
 32e:	81 e0       	ldi	r24, 0x01	; 1
 330:	90 e0       	ldi	r25, 0x00	; 0
 332:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 336:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
	
}
 33a:	ff 91       	pop	r31
 33c:	ef 91       	pop	r30
 33e:	bf 91       	pop	r27
 340:	af 91       	pop	r26
 342:	9f 91       	pop	r25
 344:	8f 91       	pop	r24
 346:	7f 91       	pop	r23
 348:	6f 91       	pop	r22
 34a:	5f 91       	pop	r21
 34c:	4f 91       	pop	r20
 34e:	3f 91       	pop	r19
 350:	2f 91       	pop	r18
 352:	0f 90       	pop	r0
 354:	0f be       	out	0x3f, r0	; 63
 356:	0f 90       	pop	r0
 358:	1f 90       	pop	r1
 35a:	18 95       	reti

0000035c <TWI_settings>:


// Настройки TWI
void TWI_settings (void)
{
	TWBR = 2; // Частота 50 кГц линии тактирования при fмк = 1 МГц
 35c:	82 e0       	ldi	r24, 0x02	; 2
 35e:	80 b9       	out	0x00, r24	; 0
	TWSR &= ~((1<<TWPS1) | (1<<TWPS0)); // Коэф. деления = 1
 360:	81 b1       	in	r24, 0x01	; 1
 362:	8c 7f       	andi	r24, 0xFC	; 252
 364:	81 b9       	out	0x01, r24	; 1
 366:	08 95       	ret

00000368 <TWI_start>:


// Старт TWI
void TWI_start (void)
{
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
 368:	84 ea       	ldi	r24, 0xA4	; 164
 36a:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR&(1<<TWINT)))
 36c:	06 b6       	in	r0, 0x36	; 54
 36e:	07 fe       	sbrs	r0, 7
 370:	fd cf       	rjmp	.-6      	; 0x36c <TWI_start+0x4>
	;
}
 372:	08 95       	ret

00000374 <TWI_stop>:


// Стоп TWI
void TWI_stop (void)
{
	TWCR = (1<<TWINT) | (1<<TWSTO) | (1<<TWEN);
 374:	84 e9       	ldi	r24, 0x94	; 148
 376:	86 bf       	out	0x36, r24	; 54
 378:	08 95       	ret

0000037a <main>:
int main(void)
{
	

	// Сегменты
	DDRD |= (1<<4) | (1<<5) | (1<<6) | (1<<7);
 37a:	81 b3       	in	r24, 0x11	; 17
 37c:	80 6f       	ori	r24, 0xF0	; 240
 37e:	81 bb       	out	0x11, r24	; 17
	PORTD &= ~((1<<4) | (1<<4) | (1<<6) | (1<<7));
 380:	82 b3       	in	r24, 0x12	; 18
 382:	8f 72       	andi	r24, 0x2F	; 47
 384:	82 bb       	out	0x12, r24	; 18

	DDRB |= (1<<4) | (1<<5) | (1<<6) | (1<<7);
 386:	87 b3       	in	r24, 0x17	; 23
 388:	80 6f       	ori	r24, 0xF0	; 240
 38a:	87 bb       	out	0x17, r24	; 23
	PORTB &= ~((1<<4) | (1<<4) | (1<<6) | (1<<7));
 38c:	88 b3       	in	r24, 0x18	; 24
 38e:	8f 72       	andi	r24, 0x2F	; 47
 390:	88 bb       	out	0x18, r24	; 24

	//Разряды
	DDRC |= (1<<3) | (1<<2) | (1<<1) | (1<<0);
 392:	84 b3       	in	r24, 0x14	; 20
 394:	8f 60       	ori	r24, 0x0F	; 15
 396:	84 bb       	out	0x14, r24	; 20
	PORTC |= (1<<3) | (1<<2) | (1<<1) | (1<<0);
 398:	85 b3       	in	r24, 0x15	; 21
 39a:	8f 60       	ori	r24, 0x0F	; 15
 39c:	85 bb       	out	0x15, r24	; 21


	TCCR0 = 0b00000010; // Делим часототу МК на 8
 39e:	82 e0       	ldi	r24, 0x02	; 2
 3a0:	83 bf       	out	0x33, r24	; 51
	TIMSK |= (1<<0); // Разрешаем прерывания при переполнении 0-го ТС
 3a2:	89 b7       	in	r24, 0x39	; 57
 3a4:	81 60       	ori	r24, 0x01	; 1
 3a6:	89 bf       	out	0x39, r24	; 57
	TCNT0 = 0;
 3a8:	12 be       	out	0x32, r1	; 50
	
	sei();
 3aa:	78 94       	sei
	
	TWI_settings();	
 3ac:	d7 df       	rcall	.-82     	; 0x35c <TWI_settings>
	
	TWI_start();
 3ae:	dc df       	rcall	.-72     	; 0x368 <TWI_start>
	
	//TWI_status = TWSR;
	
	TWDR = 0b10100000; // Адрес + запись W
 3b0:	80 ea       	ldi	r24, 0xA0	; 160
 3b2:	83 b9       	out	0x03, r24	; 3
	
	TWCR = (1<<TWINT) | (1<<TWEN);
 3b4:	84 e8       	ldi	r24, 0x84	; 132
 3b6:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR&(1<<TWINT)))
 3b8:	06 b6       	in	r0, 0x36	; 54
 3ba:	07 fe       	sbrs	r0, 7
 3bc:	fd cf       	rjmp	.-6      	; 0x3b8 <main+0x3e>
	;
	
	
	TWDR = 0; // Старший байт адреса внешней EEPROM 24C256
 3be:	13 b8       	out	0x03, r1	; 3
	TWCR = (1<<TWINT) | (1<<TWEN);
 3c0:	84 e8       	ldi	r24, 0x84	; 132
 3c2:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR&(1<<TWINT)))
 3c4:	06 b6       	in	r0, 0x36	; 54
 3c6:	07 fe       	sbrs	r0, 7
 3c8:	fd cf       	rjmp	.-6      	; 0x3c4 <main+0x4a>
	;
	
	TWDR = 8; // Младший байт адреса внешней EEPROM 24C256
 3ca:	88 e0       	ldi	r24, 0x08	; 8
 3cc:	83 b9       	out	0x03, r24	; 3
	TWCR = (1<<TWINT) | (1<<TWEN);
 3ce:	84 e8       	ldi	r24, 0x84	; 132
 3d0:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR&(1<<TWINT)))
 3d2:	06 b6       	in	r0, 0x36	; 54
 3d4:	07 fe       	sbrs	r0, 7
 3d6:	fd cf       	rjmp	.-6      	; 0x3d2 <main+0x58>
	;
		
	
	TWDR = 56; // Запись данных во внешнюю EEPROM 24C256
 3d8:	88 e3       	ldi	r24, 0x38	; 56
 3da:	83 b9       	out	0x03, r24	; 3
	TWCR = (1<<TWINT) | (1<<TWEN);
 3dc:	84 e8       	ldi	r24, 0x84	; 132
 3de:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR&(1<<TWINT)))
 3e0:	06 b6       	in	r0, 0x36	; 54
 3e2:	07 fe       	sbrs	r0, 7
 3e4:	fd cf       	rjmp	.-6      	; 0x3e0 <main+0x66>
	;
	
	TWI_stop();
 3e6:	c6 df       	rcall	.-116    	; 0x374 <TWI_stop>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3e8:	83 ec       	ldi	r24, 0xC3	; 195
 3ea:	99 e0       	ldi	r25, 0x09	; 9
 3ec:	01 97       	sbiw	r24, 0x01	; 1
 3ee:	f1 f7       	brne	.-4      	; 0x3ec <main+0x72>
 3f0:	00 c0       	rjmp	.+0      	; 0x3f2 <main+0x78>
 3f2:	00 00       	nop
	//TWI_status = TWSR;
//////////////////////////// Принимаем данные

_delay_ms(10);

TWI_start();
 3f4:	b9 df       	rcall	.-142    	; 0x368 <TWI_start>

//TWI_status = TWSR;

TWDR = 0b10100000; // Адрес + запись W
 3f6:	80 ea       	ldi	r24, 0xA0	; 160
 3f8:	83 b9       	out	0x03, r24	; 3

TWCR = (1<<TWINT) | (1<<TWEN);
 3fa:	84 e8       	ldi	r24, 0x84	; 132
 3fc:	86 bf       	out	0x36, r24	; 54
while (!(TWCR&(1<<TWINT)))
 3fe:	06 b6       	in	r0, 0x36	; 54
 400:	07 fe       	sbrs	r0, 7
 402:	fd cf       	rjmp	.-6      	; 0x3fe <main+0x84>
;


TWDR = 0; // Старший байт адреса внешней EEPROM 24C256
 404:	13 b8       	out	0x03, r1	; 3
TWCR = (1<<TWINT) | (1<<TWEN);
 406:	84 e8       	ldi	r24, 0x84	; 132
 408:	86 bf       	out	0x36, r24	; 54
while (!(TWCR&(1<<TWINT)))
 40a:	06 b6       	in	r0, 0x36	; 54
 40c:	07 fe       	sbrs	r0, 7
 40e:	fd cf       	rjmp	.-6      	; 0x40a <__DATA_REGION_LENGTH__+0xa>
;

TWDR = 8; // Младший байт адреса внешней EEPROM 24C256
 410:	88 e0       	ldi	r24, 0x08	; 8
 412:	83 b9       	out	0x03, r24	; 3
TWCR = (1<<TWINT) | (1<<TWEN);
 414:	84 e8       	ldi	r24, 0x84	; 132
 416:	86 bf       	out	0x36, r24	; 54
while (!(TWCR&(1<<TWINT)))
 418:	06 b6       	in	r0, 0x36	; 54
 41a:	07 fe       	sbrs	r0, 7
 41c:	fd cf       	rjmp	.-6      	; 0x418 <__DATA_REGION_LENGTH__+0x18>
;	
	
TWI_start();	
 41e:	a4 df       	rcall	.-184    	; 0x368 <TWI_start>
	
TWDR = 0b10100001; // Адрес + чтение R
 420:	81 ea       	ldi	r24, 0xA1	; 161
 422:	83 b9       	out	0x03, r24	; 3

TWCR = (1<<TWINT) | (1<<TWEN);
 424:	84 e8       	ldi	r24, 0x84	; 132
 426:	86 bf       	out	0x36, r24	; 54
while (!(TWCR&(1<<TWINT)))
 428:	06 b6       	in	r0, 0x36	; 54
 42a:	07 fe       	sbrs	r0, 7
 42c:	fd cf       	rjmp	.-6      	; 0x428 <__DATA_REGION_LENGTH__+0x28>
;

// Принимаем данные из EEPROM
TWCR = (1<<TWINT) | (1<<TWEN);
 42e:	84 e8       	ldi	r24, 0x84	; 132
 430:	86 bf       	out	0x36, r24	; 54
while (!(TWCR&(1<<TWINT)))
 432:	06 b6       	in	r0, 0x36	; 54
 434:	07 fe       	sbrs	r0, 7
 436:	fd cf       	rjmp	.-6      	; 0x432 <__DATA_REGION_LENGTH__+0x32>
;

TWI_data = TWDR;	
 438:	83 b1       	in	r24, 0x03	; 3
 43a:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__data_end>
//TWI_status = TWSR;

TWI_stop();
 43e:	9a df       	rcall	.-204    	; 0x374 <TWI_stop>
	while (1)
	{
		
		//chislo(TWI_status);
		
		chislo(TWI_data);
 440:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <__data_end>
 444:	90 e0       	ldi	r25, 0x00	; 0
 446:	8d de       	rcall	.-742    	; 0x162 <chislo>
 448:	fb cf       	rjmp	.-10     	; 0x440 <__DATA_REGION_LENGTH__+0x40>

0000044a <__umulhisi3>:
 44a:	a2 9f       	mul	r26, r18
 44c:	b0 01       	movw	r22, r0
 44e:	b3 9f       	mul	r27, r19
 450:	c0 01       	movw	r24, r0
 452:	a3 9f       	mul	r26, r19
 454:	01 d0       	rcall	.+2      	; 0x458 <__umulhisi3+0xe>
 456:	b2 9f       	mul	r27, r18
 458:	70 0d       	add	r23, r0
 45a:	81 1d       	adc	r24, r1
 45c:	11 24       	eor	r1, r1
 45e:	91 1d       	adc	r25, r1
 460:	08 95       	ret

00000462 <_exit>:
 462:	f8 94       	cli

00000464 <__stop_program>:
 464:	ff cf       	rjmp	.-2      	; 0x464 <__stop_program>
