Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 17:40:21 2024
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 processor_main/cycles_between_samples_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coordinator_main/playback_rate_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_pass_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_pass_clk_wiz_0 rise@10.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 3.490ns (56.166%)  route 2.724ns (43.834%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 7.721 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    wizard_hdmi/clk_100_pass_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  wizard_hdmi/clkout1_buf/O
                         net (fo=632, unplaced)       0.584    -1.604    processor_main/clk_100_pass
                         RAMB18E1                                     r  processor_main/cycles_between_samples_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.850 r  processor_main/cycles_between_samples_reg/DOADO[3]
                         net (fo=5, unplaced)         0.800     1.650    processor_main/cycles_between_samples_reg_n_12
                         LUT5 (Prop_lut5_I3_O)        0.124     1.774 r  processor_main/is_on[0]_i_19/O
                         net (fo=1, unplaced)         0.449     2.223    processor_main/is_on[0]_i_19_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     2.347 r  processor_main/is_on[0]_i_11/O
                         net (fo=1, unplaced)         0.000     2.347    processor_main/is_on[0]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.897 r  processor_main/is_on_reg[0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     2.906    processor_main/is_on_reg[0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.020 r  processor_main/is_on_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929     3.949    processor_main/coordinator_main/is_on1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.073 r  processor_main/playback_rate[0][23]_i_1/O
                         net (fo=24, unplaced)        0.537     4.610    coordinator_main/playback_rate_reg[0][23]_0[0]
                         FDRE                                         r  coordinator_main/playback_rate_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.809    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.431 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.191    wizard_hdmi/clk_100_pass_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.282 r  wizard_hdmi/clkout1_buf/O
                         net (fo=632, unplaced)       0.439     7.721    coordinator_main/clk_100_pass
                         FDRE                                         r  coordinator_main/playback_rate_reg[0][0]/C
                         clock pessimism              0.530     8.251    
                         clock uncertainty           -0.070     8.181    
                         FDRE (Setup_fdre_C_CE)      -0.202     7.979    coordinator_main/playback_rate_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  3.369    




