Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneiii
Quartus root          :  c:/altera/13.0sp1/quartus/bin64/
Quartus sim root      :  c:/altera/13.0sp1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  sad.vho
Sim SDF file          :  sad__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Probing transcript
ModelSim-Altera Info: # Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
ModelSim-Altera Info: # do sad_run_msim_gate_vhdl.do 
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Warning: # ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
ModelSim-Altera Info: #          Updated modelsim.ini.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {sad.vho}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Loading package cycloneiii_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneiii_components
ModelSim-Altera Info: # -- Compiling entity sad
ModelSim-Altera Info: # -- Compiling architecture structure of sad
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {C:/INE5406/sad-v3/testbench.vhd}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Loading package std_logic_textio
ModelSim-Altera Info: # -- Compiling entity testbench
ModelSim-Altera Info: # -- Compiling architecture tb of testbench
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Loading package cycloneiii_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneiii_components
ModelSim-Altera Info: # -- Loading entity sad
ModelSim-Altera Warning: # ** Warning: C:/INE5406/sad-v3/testbench.vhd(92): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 14 is not equal to right length 8).
ModelSim-Altera Info: # 
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /DUT=sad_vhd.sdo -L altera -L cycloneiii -L gate_work -L work -voptargs="+acc"  testbench
ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L altera -L cycloneiii -L gate_work -L work -voptargs=\"+acc\" -sdftyp /DUT=sad_vhd.sdo -t 1ps testbench 
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_textio(body)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading altera.dffeas_pack
ModelSim-Altera Info: # Loading altera.altera_primitives_components
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_atom_pack(body)
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_components
ModelSim-Altera Info: # Loading work.testbench(tb)
ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Loading work.sad(structure)
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_io_ibuf(arch)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_io_obuf(arch)
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_clkctrl(vital_clkctrl)
ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_ena_reg(behave)
ModelSim-Altera Info: # Loading instances from sad_vhd.sdo
ModelSim-Altera Error: # ** Error: (vsim-SDF-3250) sad_vhd.sdo(0): Failed to find INSTANCE '/DUT'.
ModelSim-Altera Info: # 
ModelSim-Altera Error: # ** Error: (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
ModelSim-Altera Info: # 
ModelSim-Altera Error: # ** Error: (vsim-SDF-3250) sad_vhd.sdo(0): Failed to find INSTANCE '/DUT'.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Error loading design
ModelSim-Altera Info: # Error: Error loading design 
ModelSim-Altera Info: #        Pausing macro execution 
ModelSim-Altera Info: # MACRO ./sad_run_msim_gate_vhdl.do PAUSED at line 12
Error: Errors encountered while running modelsim do file
Error: NativeLink simulation flow was NOT successful



================The following additional information is provided to help identify the cause of error while running nativelink scripts=================
Nativelink TCL script failed with errorCode:  1
Nativelink TCL script failed with errorInfo:  1
    (procedure "launch_sim" line 1)
    invoked from within
"launch_sim launch_args_hash"
    ("eval" body line 1)
    invoked from within
"eval launch_sim launch_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
				set savedCode $::errorCode
				set savedInfo $::errorInfo
				error $result $savedInfo $savedCode
			} else {
			..."
    invoked from within
"if [catch {eval launch_sim launch_args_hash} result ] {
			set status 1
			if [ info exists ::errorCode ] {
				set savedCode $::errorCode
				set sav..."
    (procedure "run_sim" line 78)
    invoked from within
"run_sim run_sim_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
			set savedCode $::errorCode
			set savedInfo $::errorInfo
			error "$result" $savedInfo $savedCode
		} else {
			er..."
    (procedure "run_eda_simulation_tool" line 330)
    invoked from within
"run_eda_simulation_tool eda_opts_hash"
