module partsel_00486(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [31:7] x4;
  wire [30:4] x5;
  wire signed [28:0] x6;
  wire [29:1] x7;
  wire [27:6] x8;
  wire [26:2] x9;
  wire [27:5] x10;
  wire [26:1] x11;
  wire [1:28] x12;
  wire signed [24:4] x13;
  wire [27:1] x14;
  wire [25:3] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [29:0] p0 = 425329301;
  localparam [6:27] p1 = 418309409;
  localparam [24:7] p2 = 464862181;
  localparam [5:27] p3 = 187248606;
  assign x4 = ({2{((ctrl[1] || !ctrl[2] || ctrl[0] ? {p1[12 -: 4], p2[21 -: 1]} : (x2[9 + s1 -: 2] & p3[19 +: 4])) | p0[18 -: 2])}} + p2[16 -: 1]);
  assign x5 = (!ctrl[0] && !ctrl[3] || ctrl[1] ? p3[13 -: 1] : p0[9 + s0 +: 1]);
  assign x6 = p3[23 -: 1];
  assign x7 = (((x0[18 + s0] + (x4 + (x4[20 -: 1] - p0[13 + s2]))) + x4[8]) - x2[19 +: 4]);
  assign x8 = x4;
  assign x9 = p0[22 -: 3];
  assign x10 = p3[13 -: 3];
  assign x11 = x2;
  assign x12 = {2{(p1[9] & (x5 & (((x9[7 + s2 +: 6] - x3[24 + s3 +: 3]) & x5[22 -: 1]) & x4[13 + s3 -: 2])))}};
  assign x13 = p0[10];
  assign x14 = (ctrl[1] && !ctrl[3] || ctrl[1] ? (p0[17] - (!ctrl[3] && !ctrl[0] && !ctrl[2] ? p2[19 + s3] : ((x13 & x13[16 +: 2]) + p3))) : {2{p1[19 -: 3]}});
  assign x15 = (p1[18 + s3] ^ (ctrl[3] || !ctrl[1] && ctrl[3] ? (x9[14 -: 1] | (p2[23 -: 3] & x2)) : x13));
  assign y0 = (!ctrl[0] && !ctrl[2] || !ctrl[0] ? {2{x10[22 + s1 +: 8]}} : {p3[17 +: 4], x6});
  assign y1 = (((x7[10 + s3 +: 4] ^ ({2{p2[4 + s2 +: 1]}} - (!ctrl[1] || ctrl[2] && !ctrl[2] ? x4[22 + s1 -: 1] : p2[15 + s2 -: 1]))) | ((x15[8 + s2] ^ p3[8 +: 2]) | (p0[19 +: 2] + x2))) - x5[19 + s2]);
  assign y2 = (ctrl[2] && ctrl[1] && !ctrl[1] ? x0 : x14[17 +: 3]);
  assign y3 = ((ctrl[1] || !ctrl[1] || ctrl[0] ? x15 : p2[16]) & (ctrl[0] && !ctrl[3] || ctrl[1] ? x0[11] : x3[30 + s2 +: 7]));
endmodule
