// Seed: 2677519946
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout reg id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout reg id_4;
  input wire id_3;
  output reg id_2;
  output wire id_1;
  always @(posedge id_8) begin : LABEL_0
    id_4 <= 1;
    id_2 <= 1;
    id_8 <= (id_5);
  end
  wire  id_9;
  logic id_10;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1
);
  assign id_0 = "" == id_1;
  always @(posedge 1'h0) begin : LABEL_0
    forever begin : LABEL_1
      id_0 <= 1;
    end
  end
  for (id_3 = id_3; 1'b0; id_3 = 1) begin : LABEL_2
    assign id_3 = -1;
  end
  logic id_4;
  ;
  logic id_5;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_5,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3
  );
endmodule
