<profile>

<section name = "Vivado HLS Report for 'Conv'" level="0">
<item name = "Date">Thu Aug 20 20:12:06 2020
</item>
<item name = "Version">2016.4 (Build 1722992 on Wed Mar 08 18:30:27 MST 2017)</item>
<item name = "Project">conv_core</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">24, ?, 25, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, ?, 2 ~ ?, -, -, 0 ~ 65535, no</column>
<column name=" + Loop 1.1">0, ?, 2 ~ 5864731839422462, -, -, 0 ~ 65535, no</column>
<column name="  ++ Loop 1.1.1">0, 5864731839422460, 21 ~ 89490071556, -, -, 0 ~ 65535, no</column>
<column name="   +++ Loop 1.1.1.1">0, 89490071535, 2 ~ 350941457, -, -, 0 ~ 255, no</column>
<column name="    ++++ Loop 1.1.1.1.1">0, 350941455, 2 ~ 1376241, -, -, 0 ~ 255, no</column>
<column name="     +++++ Loop 1.1.1.1.1.1">0, 1376235, 21, -, -, 0 ~ 65535, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, 1, 0, 729</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 11, 1576, 2382</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 521</column>
<column name="Register">-, -, 1607, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 6, 2, 6</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Conv_AXILiteS_s_axi_U">Conv_AXILiteS_s_axi, 0, 0, 346, 492</column>
<column name="Conv_fadd_32ns_32bkb_U0">Conv_fadd_32ns_32bkb, 0, 2, 205, 390</column>
<column name="Conv_fcmp_32ns_32dEe_U2">Conv_fcmp_32ns_32dEe, 0, 0, 66, 239</column>
<column name="Conv_fmul_32ns_32cud_U1">Conv_fmul_32ns_32cud, 0, 3, 143, 321</column>
<column name="Conv_gmem_m_axi_U">Conv_gmem_m_axi, 2, 0, 512, 580</column>
<column name="Conv_mul_32s_16nsfYi_U5">Conv_mul_32s_16nsfYi, 0, 2, 0, 0</column>
<column name="Conv_mul_32s_16nsfYi_U6">Conv_mul_32s_16nsfYi, 0, 2, 0, 0</column>
<column name="Conv_mul_32s_16nsfYi_U7">Conv_mul_32s_16nsfYi, 0, 2, 0, 0</column>
<column name="Conv_sdiv_19s_9nseOg_U3">Conv_sdiv_19s_9nseOg, 0, 0, 152, 180</column>
<column name="Conv_sdiv_19s_9nseOg_U4">Conv_sdiv_19s_9nseOg, 0, 0, 152, 180</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Conv_mul_mul_16nsg8j_U8">Conv_mul_mul_16nsg8j, i0 * i1</column>
<column name="Conv_mul_mul_16nshbi_U9">Conv_mul_mul_16nshbi, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp5_fu_949_p2">*, 1, 0, 0, 16, 16</column>
<column name="W4_sum_fu_999_p2">+, 0, 0, 16, 32, 32</column>
<column name="Wout_V_fu_699_p2">+, 0, 0, 16, 1, 16</column>
<column name="bias6_sum_fu_762_p2">+, 0, 0, 31, 31, 31</column>
<column name="cin_fu_963_p2">+, 0, 0, 16, 16, 1</column>
<column name="cout_fu_756_p2">+, 0, 0, 16, 16, 1</column>
<column name="feature_in2_sum9_fu_974_p2">+, 0, 0, 16, 32, 32</column>
<column name="feature_out8_sum_fu_1014_p2">+, 0, 0, 16, 32, 32</column>
<column name="grp_fu_875_p0">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_984_p0">+, 0, 0, 32, 32, 32</column>
<column name="h_V_fu_847_p2">+, 0, 0, 16, 16, 16</column>
<column name="i_fu_791_p2">+, 0, 0, 16, 16, 1</column>
<column name="ii_fu_841_p2">+, 0, 0, 8, 8, 1</column>
<column name="j_fu_816_p2">+, 0, 0, 16, 16, 1</column>
<column name="jj_fu_889_p2">+, 0, 0, 8, 8, 1</column>
<column name="next_mul1_fu_777_p2">+, 0, 0, 16, 16, 16</column>
<column name="next_mul2_fu_802_p2">+, 0, 0, 16, 16, 16</column>
<column name="next_mul_fu_827_p2">+, 0, 0, 16, 16, 16</column>
<column name="r_V_1_tr_fu_519_p2">+, 0, 0, 9, 2, 9</column>
<column name="r_V_3_fu_605_p2">+, 0, 0, 17, 17, 17</column>
<column name="r_V_7_fu_627_p2">+, 0, 0, 17, 17, 17</column>
<column name="r_V_tr_fu_461_p2">+, 0, 0, 9, 2, 9</column>
<column name="tmp4_fu_936_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_25_fu_1010_p2">+, 0, 0, 16, 32, 32</column>
<column name="tmp_33_fu_969_p2">+, 0, 0, 16, 32, 32</column>
<column name="tmp_35_fu_995_p2">+, 0, 0, 16, 32, 32</column>
<column name="tmp_7_fu_713_p2">+, 0, 0, 16, 1, 16</column>
<column name="tmp_fu_931_p2">+, 0, 0, 32, 32, 32</column>
<column name="w_V_fu_895_p2">+, 0, 0, 16, 16, 16</column>
<column name="p_neg9_fu_475_p2">-, 0, 0, 9, 1, 9</column>
<column name="p_neg_fu_533_p2">-, 0, 0, 9, 1, 9</column>
<column name="r_V_4_fu_639_p2">-, 0, 0, 18, 18, 18</column>
<column name="r_V_8_fu_664_p2">-, 0, 0, 18, 18, 18</column>
<column name="tmp_14_fu_797_p2">-, 0, 0, 16, 16, 16</column>
<column name="tmp_18_fu_822_p2">-, 0, 0, 16, 16, 16</column>
<column name="tmp_19_fu_559_p2">-, 0, 0, 8, 1, 8</column>
<column name="tmp_6_fu_501_p2">-, 0, 0, 8, 1, 8</column>
<column name="ap_block_state28_io">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_fu_1060_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_36_fu_1054_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_786_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="exitcond2_fu_836_p2">icmp, 0, 0, 3, 8, 8</column>
<column name="exitcond3_fu_884_p2">icmp, 0, 0, 3, 8, 8</column>
<column name="exitcond4_fu_958_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="exitcond5_fu_751_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="exitcond_fu_811_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="notlhs_fu_1036_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notrhs_fu_1042_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="slt_fu_860_p2">icmp, 0, 0, 6, 17, 17</column>
<column name="tmp_32_fu_926_p2">icmp, 0, 0, 6, 17, 17</column>
<column name="brmerge_fu_913_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_30_fu_1048_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_31_fu_900_p2">or, 0, 0, 20, 16, 16</column>
<column name="p_1_fu_581_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_s_fu_573_p3">select, 0, 0, 8, 1, 8</column>
<column name="pad_x_V_fu_507_p3">select, 0, 0, 8, 1, 8</column>
<column name="pad_y_V_fu_565_p3">select, 0, 0, 8, 1, 8</column>
<column name="sum_4_fu_1065_p3">select, 0, 0, 32, 1, 1</column>
<column name="rev_fu_865_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">161, 74, 1, 74</column>
<column name="ap_sig_ioackin_gmem_ARREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">1, 2, 1, 2</column>
<column name="gmem_ARADDR">32, 4, 32, 128</column>
<column name="gmem_blk_n_AR">1, 2, 1, 2</column>
<column name="gmem_blk_n_AW">1, 2, 1, 2</column>
<column name="gmem_blk_n_B">1, 2, 1, 2</column>
<column name="gmem_blk_n_R">1, 2, 1, 2</column>
<column name="gmem_blk_n_W">1, 2, 1, 2</column>
<column name="grp_fu_396_p0">32, 3, 32, 96</column>
<column name="grp_fu_396_p1">32, 3, 32, 96</column>
<column name="i_op_assign_1_reg_278">16, 2, 16, 32</column>
<column name="i_op_assign_2_reg_312">8, 2, 8, 16</column>
<column name="i_op_assign_3_reg_347">8, 2, 8, 16</column>
<column name="i_op_assign_9_reg_256">16, 2, 16, 32</column>
<column name="i_op_assign_reg_369">16, 2, 16, 32</column>
<column name="i_op_assign_s_reg_245">16, 2, 16, 32</column>
<column name="phi_mul1_reg_267">16, 2, 16, 32</column>
<column name="phi_mul2_reg_289">16, 2, 16, 32</column>
<column name="phi_mul_reg_323">16, 2, 16, 32</column>
<column name="sum_1_be_reg_380">32, 2, 32, 64</column>
<column name="sum_1_reg_335">32, 2, 32, 64</column>
<column name="sum_2_reg_358">32, 2, 32, 64</column>
<column name="sum_reg_300">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CHin_V_read_reg_1129">16, 0, 16, 0</column>
<column name="CHout_V_read_reg_1118">16, 0, 16, 0</column>
<column name="Kx_V_read_reg_1111">8, 0, 8, 0</column>
<column name="Ky_V_read_reg_1105">8, 0, 8, 0</column>
<column name="Sx_V_read_reg_1099">8, 0, 8, 0</column>
<column name="Sy_V_read_reg_1093">8, 0, 8, 0</column>
<column name="W3_reg_1145">30, 0, 30, 0</column>
<column name="W4_sum_reg_1444">32, 0, 32, 0</column>
<column name="Win_V_read_reg_1124">16, 0, 16, 0</column>
<column name="Wout_V_reg_1225">16, 0, 16, 0</column>
<column name="ap_CS_fsm">73, 0, 73, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="cin_reg_1418">16, 0, 16, 0</column>
<column name="cout_reg_1291">16, 0, 16, 0</column>
<column name="feature_in1_reg_1150">30, 0, 30, 0</column>
<column name="feature_in2_sum9_reg_1423">32, 0, 32, 0</column>
<column name="feature_out7_reg_1135">30, 0, 30, 0</column>
<column name="feature_out8_sum_reg_1475">32, 0, 32, 0</column>
<column name="gmem_addr_3_read_reg_1455">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1296">31, 0, 32, 1</column>
<column name="h_V_reg_1361">16, 0, 16, 0</column>
<column name="i_op_assign_11_cast6_reg_1330">16, 0, 32, 16</column>
<column name="i_op_assign_13_cast8_reg_1282">16, 0, 32, 16</column>
<column name="i_op_assign_1_reg_278">16, 0, 16, 0</column>
<column name="i_op_assign_2_reg_312">8, 0, 8, 0</column>
<column name="i_op_assign_3_reg_347">8, 0, 8, 0</column>
<column name="i_op_assign_9_reg_256">16, 0, 16, 0</column>
<column name="i_op_assign_reg_369">16, 0, 16, 0</column>
<column name="i_op_assign_s_reg_245">16, 0, 16, 0</column>
<column name="i_reg_1310">16, 0, 16, 0</column>
<column name="ii_reg_1356">8, 0, 8, 0</column>
<column name="j_reg_1338">16, 0, 16, 0</column>
<column name="jj_reg_1384">8, 0, 8, 0</column>
<column name="lhs_V_2_cast_reg_1165">16, 0, 17, 1</column>
<column name="lhs_V_4_cast_reg_1175">16, 0, 17, 1</column>
<column name="next_mul1_reg_1302">16, 0, 16, 0</column>
<column name="next_mul2_reg_1325">16, 0, 16, 0</column>
<column name="next_mul_reg_1348">16, 0, 16, 0</column>
<column name="p_1_reg_1160">8, 0, 8, 0</column>
<column name="p_2_reg_1320">32, 0, 32, 0</column>
<column name="p_s_reg_1155">8, 0, 8, 0</column>
<column name="phi_mul1_reg_267">16, 0, 16, 0</column>
<column name="phi_mul2_reg_289">16, 0, 16, 0</column>
<column name="phi_mul_reg_323">16, 0, 16, 0</column>
<column name="r_V_3_reg_1170">17, 0, 17, 0</column>
<column name="r_V_7_reg_1180">17, 0, 17, 0</column>
<column name="reg_411">32, 0, 32, 0</column>
<column name="relu_en_V_read_reg_1088">1, 0, 1, 0</column>
<column name="rev_reg_1371">1, 0, 1, 0</column>
<column name="rhs_V_reg_1271">16, 0, 32, 16</column>
<column name="sum_1_be_reg_380">32, 0, 32, 0</column>
<column name="sum_1_reg_335">32, 0, 32, 0</column>
<column name="sum_2_reg_358">32, 0, 32, 0</column>
<column name="sum_3_reg_1480">32, 0, 32, 0</column>
<column name="sum_4_reg_1487">32, 0, 32, 0</column>
<column name="sum_reg_300">32, 0, 32, 0</column>
<column name="tmp2_reg_1470">32, 0, 32, 0</column>
<column name="tmp3_reg_1410">32, 0, 32, 0</column>
<column name="tmp4_reg_1400">16, 0, 16, 0</column>
<column name="tmp5_reg_1405">32, 0, 32, 0</column>
<column name="tmp7_reg_1433">32, 0, 32, 0</column>
<column name="tmp_10_cast_reg_1210">30, 0, 31, 1</column>
<column name="tmp_12_reg_1256">8, 0, 16, 8</column>
<column name="tmp_14_reg_1315">16, 0, 16, 0</column>
<column name="tmp_16_reg_1261">8, 0, 16, 8</column>
<column name="tmp_18_reg_1343">16, 0, 16, 0</column>
<column name="tmp_1_reg_1140">30, 0, 30, 0</column>
<column name="tmp_20_reg_1266">16, 0, 32, 16</column>
<column name="tmp_21_cast9_reg_1277">8, 0, 16, 8</column>
<column name="tmp_26_reg_1250">16, 0, 32, 16</column>
<column name="tmp_27_reg_1366">32, 0, 32, 0</column>
<column name="tmp_2_reg_1205">30, 0, 32, 2</column>
<column name="tmp_4_reg_1230">16, 0, 32, 16</column>
<column name="tmp_5_reg_1215">30, 0, 32, 2</column>
<column name="tmp_7_reg_1235">16, 0, 16, 0</column>
<column name="tmp_8_reg_1220">30, 0, 32, 2</column>
<column name="tmp_9_reg_1240">8, 0, 16, 8</column>
<column name="tmp_reg_1395">32, 0, 32, 0</column>
<column name="tmp_s_reg_1245">8, 0, 16, 8</column>
<column name="tp_reg_1460">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Conv, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Conv, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
