// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "05/17/2021 20:24:49"

// 
// Device: Altera 10CL055YF484C6G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memory (
	clk,
	data,
	wa,
	ra,
	we,
	o);
input 	clk;
input 	[15:0] data;
input 	[15:0] wa;
input 	[15:0] ra;
input 	we;
output 	[15:0] o;

// Design Ports Information
// o[0]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[2]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[3]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[4]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[5]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[6]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[7]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[8]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[9]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[10]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[11]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[12]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[13]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[14]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o[15]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[13]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[14]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[13]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[15]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[3]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[4]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[5]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[6]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[7]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[8]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[9]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[10]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[11]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[12]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[3]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[5]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[8]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[9]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[10]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[11]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[12]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[14]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[15]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \o[0]~output_o ;
wire \o[1]~output_o ;
wire \o[2]~output_o ;
wire \o[3]~output_o ;
wire \o[4]~output_o ;
wire \o[5]~output_o ;
wire \o[6]~output_o ;
wire \o[7]~output_o ;
wire \o[8]~output_o ;
wire \o[9]~output_o ;
wire \o[10]~output_o ;
wire \o[11]~output_o ;
wire \o[12]~output_o ;
wire \o[13]~output_o ;
wire \o[14]~output_o ;
wire \o[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \ra[15]~input_o ;
wire \ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ;
wire \we~input_o ;
wire \wa[14]~input_o ;
wire \wa[15]~input_o ;
wire \wa[13]~input_o ;
wire \ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ;
wire \data[0]~input_o ;
wire \wa[0]~input_o ;
wire \wa[1]~input_o ;
wire \wa[2]~input_o ;
wire \wa[3]~input_o ;
wire \wa[4]~input_o ;
wire \wa[5]~input_o ;
wire \wa[6]~input_o ;
wire \wa[7]~input_o ;
wire \wa[8]~input_o ;
wire \wa[9]~input_o ;
wire \wa[10]~input_o ;
wire \wa[11]~input_o ;
wire \wa[12]~input_o ;
wire \ra[0]~input_o ;
wire \ra[1]~input_o ;
wire \ra[2]~input_o ;
wire \ra[3]~input_o ;
wire \ra[4]~input_o ;
wire \ra[5]~input_o ;
wire \ra[6]~input_o ;
wire \ra[7]~input_o ;
wire \ra[8]~input_o ;
wire \ra[9]~input_o ;
wire \ra[10]~input_o ;
wire \ra[11]~input_o ;
wire \ra[12]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ra[14]~input_o ;
wire \ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ;
wire \ra[13]~input_o ;
wire \ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ;
wire \ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout ;
wire \ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout ;
wire \ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout ;
wire \data[1]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout ;
wire \data[2]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout ;
wire \data[3]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout ;
wire \data[4]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout ;
wire \data[5]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout ;
wire \data[6]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout ;
wire \data[7]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout ;
wire \data[8]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout ;
wire \data[9]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout ;
wire \data[10]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout ;
wire \data[11]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout ;
wire \data[12]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout ;
wire \data[13]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout ;
wire \data[14]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout ;
wire \data[15]~input_o ;
wire \ram_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout ;
wire \ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout ;
wire [2:0] \ram_rtl_0|auto_generated|address_reg_b ;

wire [0:0] \ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;

assign \ram_rtl_0|auto_generated|ram_block1a48~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a32~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a112~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a80~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a96~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a64~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a49~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a33~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a113~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a81~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a97~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a65~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a50~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a34~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a114~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a82~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a98~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a66~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a51~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a35~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a115~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a83~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a99~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a67~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a52~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a36~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a116~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a84~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a100~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a68~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a53~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a37~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a117~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a85~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a101~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a69~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a54~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a38~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a118~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a86~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a102~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a70~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a55~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a23~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a39~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a119~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a87~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a103~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a71~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a56~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a40~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a120~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a88~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a104~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a72~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a57~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a25~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a41~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a121~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a89~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a105~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a73~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a58~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a26~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a42~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a122~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a90~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a106~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a74~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a59~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a43~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a123~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a91~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a107~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a75~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a60~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a44~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a124~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a92~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a108~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a76~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a61~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a45~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a125~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a93~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a109~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a77~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a62~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a30~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a46~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a126~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a94~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a110~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a78~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a63~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a47~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a127~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a95~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a111~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a79~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X48_Y0_N23
cyclone10lp_io_obuf \o[0]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[0]~output .bus_hold = "false";
defparam \o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N23
cyclone10lp_io_obuf \o[1]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[1]~output .bus_hold = "false";
defparam \o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N9
cyclone10lp_io_obuf \o[2]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[2]~output .bus_hold = "false";
defparam \o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y21_N23
cyclone10lp_io_obuf \o[3]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[3]~output .bus_hold = "false";
defparam \o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y20_N23
cyclone10lp_io_obuf \o[4]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[4]~output .bus_hold = "false";
defparam \o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y22_N9
cyclone10lp_io_obuf \o[5]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[5]~output .bus_hold = "false";
defparam \o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N23
cyclone10lp_io_obuf \o[6]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[6]~output .bus_hold = "false";
defparam \o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y53_N2
cyclone10lp_io_obuf \o[7]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[7]~output .bus_hold = "false";
defparam \o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N23
cyclone10lp_io_obuf \o[8]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[8]~output .bus_hold = "false";
defparam \o[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y20_N16
cyclone10lp_io_obuf \o[9]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[9]~output .bus_hold = "false";
defparam \o[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y53_N9
cyclone10lp_io_obuf \o[10]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[10]~output .bus_hold = "false";
defparam \o[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y42_N23
cyclone10lp_io_obuf \o[11]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[11]~output .bus_hold = "false";
defparam \o[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y43_N9
cyclone10lp_io_obuf \o[12]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[12]~output .bus_hold = "false";
defparam \o[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N16
cyclone10lp_io_obuf \o[13]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[13]~output .bus_hold = "false";
defparam \o[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y53_N9
cyclone10lp_io_obuf \o[14]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[14]~output .bus_hold = "false";
defparam \o[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N2
cyclone10lp_io_obuf \o[15]~output (
	.i(\ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o[15]~output .bus_hold = "false";
defparam \o[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
cyclone10lp_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X48_Y53_N8
cyclone10lp_io_ibuf \ra[15]~input (
	.i(ra[15]),
	.ibar(gnd),
	.o(\ra[15]~input_o ));
// synopsys translate_off
defparam \ra[15]~input .bus_hold = "false";
defparam \ra[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N16
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout  = \ra[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ra[15]~input_o ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \ram_rtl_0|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N17
dffeas \ram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \ram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N1
cyclone10lp_io_ibuf \we~input (
	.i(we),
	.ibar(gnd),
	.o(\we~input_o ));
// synopsys translate_off
defparam \we~input .bus_hold = "false";
defparam \we~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N22
cyclone10lp_io_ibuf \wa[14]~input (
	.i(wa[14]),
	.ibar(gnd),
	.o(\wa[14]~input_o ));
// synopsys translate_off
defparam \wa[14]~input .bus_hold = "false";
defparam \wa[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N22
cyclone10lp_io_ibuf \wa[15]~input (
	.i(wa[15]),
	.ibar(gnd),
	.o(\wa[15]~input_o ));
// synopsys translate_off
defparam \wa[15]~input .bus_hold = "false";
defparam \wa[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N8
cyclone10lp_io_ibuf \wa[13]~input (
	.i(wa[13]),
	.ibar(gnd),
	.o(\wa[13]~input_o ));
// synopsys translate_off
defparam \wa[13]~input .bus_hold = "false";
defparam \wa[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N30
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0 (
// Equation(s):
// \ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout  = (\we~input_o  & (!\wa[14]~input_o  & (!\wa[15]~input_o  & !\wa[13]~input_o )))

	.dataa(\we~input_o ),
	.datab(\wa[14]~input_o ),
	.datac(\wa[15]~input_o ),
	.datad(\wa[13]~input_o ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0 .lut_mask = 16'h0002;
defparam \ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y13_N15
cyclone10lp_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y53_N1
cyclone10lp_io_ibuf \wa[0]~input (
	.i(wa[0]),
	.ibar(gnd),
	.o(\wa[0]~input_o ));
// synopsys translate_off
defparam \wa[0]~input .bus_hold = "false";
defparam \wa[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N1
cyclone10lp_io_ibuf \wa[1]~input (
	.i(wa[1]),
	.ibar(gnd),
	.o(\wa[1]~input_o ));
// synopsys translate_off
defparam \wa[1]~input .bus_hold = "false";
defparam \wa[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N22
cyclone10lp_io_ibuf \wa[2]~input (
	.i(wa[2]),
	.ibar(gnd),
	.o(\wa[2]~input_o ));
// synopsys translate_off
defparam \wa[2]~input .bus_hold = "false";
defparam \wa[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y53_N8
cyclone10lp_io_ibuf \wa[3]~input (
	.i(wa[3]),
	.ibar(gnd),
	.o(\wa[3]~input_o ));
// synopsys translate_off
defparam \wa[3]~input .bus_hold = "false";
defparam \wa[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y53_N22
cyclone10lp_io_ibuf \wa[4]~input (
	.i(wa[4]),
	.ibar(gnd),
	.o(\wa[4]~input_o ));
// synopsys translate_off
defparam \wa[4]~input .bus_hold = "false";
defparam \wa[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y53_N22
cyclone10lp_io_ibuf \wa[5]~input (
	.i(wa[5]),
	.ibar(gnd),
	.o(\wa[5]~input_o ));
// synopsys translate_off
defparam \wa[5]~input .bus_hold = "false";
defparam \wa[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y53_N15
cyclone10lp_io_ibuf \wa[6]~input (
	.i(wa[6]),
	.ibar(gnd),
	.o(\wa[6]~input_o ));
// synopsys translate_off
defparam \wa[6]~input .bus_hold = "false";
defparam \wa[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y53_N1
cyclone10lp_io_ibuf \wa[7]~input (
	.i(wa[7]),
	.ibar(gnd),
	.o(\wa[7]~input_o ));
// synopsys translate_off
defparam \wa[7]~input .bus_hold = "false";
defparam \wa[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y53_N15
cyclone10lp_io_ibuf \wa[8]~input (
	.i(wa[8]),
	.ibar(gnd),
	.o(\wa[8]~input_o ));
// synopsys translate_off
defparam \wa[8]~input .bus_hold = "false";
defparam \wa[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y53_N1
cyclone10lp_io_ibuf \wa[9]~input (
	.i(wa[9]),
	.ibar(gnd),
	.o(\wa[9]~input_o ));
// synopsys translate_off
defparam \wa[9]~input .bus_hold = "false";
defparam \wa[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y53_N15
cyclone10lp_io_ibuf \wa[10]~input (
	.i(wa[10]),
	.ibar(gnd),
	.o(\wa[10]~input_o ));
// synopsys translate_off
defparam \wa[10]~input .bus_hold = "false";
defparam \wa[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y23_N22
cyclone10lp_io_ibuf \wa[11]~input (
	.i(wa[11]),
	.ibar(gnd),
	.o(\wa[11]~input_o ));
// synopsys translate_off
defparam \wa[11]~input .bus_hold = "false";
defparam \wa[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y53_N22
cyclone10lp_io_ibuf \wa[12]~input (
	.i(wa[12]),
	.ibar(gnd),
	.o(\wa[12]~input_o ));
// synopsys translate_off
defparam \wa[12]~input .bus_hold = "false";
defparam \wa[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N8
cyclone10lp_io_ibuf \ra[0]~input (
	.i(ra[0]),
	.ibar(gnd),
	.o(\ra[0]~input_o ));
// synopsys translate_off
defparam \ra[0]~input .bus_hold = "false";
defparam \ra[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y53_N15
cyclone10lp_io_ibuf \ra[1]~input (
	.i(ra[1]),
	.ibar(gnd),
	.o(\ra[1]~input_o ));
// synopsys translate_off
defparam \ra[1]~input .bus_hold = "false";
defparam \ra[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N8
cyclone10lp_io_ibuf \ra[2]~input (
	.i(ra[2]),
	.ibar(gnd),
	.o(\ra[2]~input_o ));
// synopsys translate_off
defparam \ra[2]~input .bus_hold = "false";
defparam \ra[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y53_N1
cyclone10lp_io_ibuf \ra[3]~input (
	.i(ra[3]),
	.ibar(gnd),
	.o(\ra[3]~input_o ));
// synopsys translate_off
defparam \ra[3]~input .bus_hold = "false";
defparam \ra[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y53_N1
cyclone10lp_io_ibuf \ra[4]~input (
	.i(ra[4]),
	.ibar(gnd),
	.o(\ra[4]~input_o ));
// synopsys translate_off
defparam \ra[4]~input .bus_hold = "false";
defparam \ra[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N8
cyclone10lp_io_ibuf \ra[5]~input (
	.i(ra[5]),
	.ibar(gnd),
	.o(\ra[5]~input_o ));
// synopsys translate_off
defparam \ra[5]~input .bus_hold = "false";
defparam \ra[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N15
cyclone10lp_io_ibuf \ra[6]~input (
	.i(ra[6]),
	.ibar(gnd),
	.o(\ra[6]~input_o ));
// synopsys translate_off
defparam \ra[6]~input .bus_hold = "false";
defparam \ra[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y53_N8
cyclone10lp_io_ibuf \ra[7]~input (
	.i(ra[7]),
	.ibar(gnd),
	.o(\ra[7]~input_o ));
// synopsys translate_off
defparam \ra[7]~input .bus_hold = "false";
defparam \ra[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y53_N1
cyclone10lp_io_ibuf \ra[8]~input (
	.i(ra[8]),
	.ibar(gnd),
	.o(\ra[8]~input_o ));
// synopsys translate_off
defparam \ra[8]~input .bus_hold = "false";
defparam \ra[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y53_N15
cyclone10lp_io_ibuf \ra[9]~input (
	.i(ra[9]),
	.ibar(gnd),
	.o(\ra[9]~input_o ));
// synopsys translate_off
defparam \ra[9]~input .bus_hold = "false";
defparam \ra[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y53_N8
cyclone10lp_io_ibuf \ra[10]~input (
	.i(ra[10]),
	.ibar(gnd),
	.o(\ra[10]~input_o ));
// synopsys translate_off
defparam \ra[10]~input .bus_hold = "false";
defparam \ra[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N22
cyclone10lp_io_ibuf \ra[11]~input (
	.i(ra[11]),
	.ibar(gnd),
	.o(\ra[11]~input_o ));
// synopsys translate_off
defparam \ra[11]~input .bus_hold = "false";
defparam \ra[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N1
cyclone10lp_io_ibuf \ra[12]~input (
	.i(ra[12]),
	.ibar(gnd),
	.o(\ra[12]~input_o ));
// synopsys translate_off
defparam \ra[12]~input .bus_hold = "false";
defparam \ra[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X47_Y13_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X77_Y21_N15
cyclone10lp_io_ibuf \ra[14]~input (
	.i(ra[14]),
	.ibar(gnd),
	.o(\ra[14]~input_o ));
// synopsys translate_off
defparam \ra[14]~input .bus_hold = "false";
defparam \ra[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N0
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout  = \ra[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ra[14]~input_o ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_rtl_0|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N1
dffeas \ram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \ram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cyclone10lp_io_ibuf \ra[13]~input (
	.i(ra[13]),
	.ibar(gnd),
	.o(\ra[13]~input_o ));
// synopsys translate_off
defparam \ra[13]~input .bus_hold = "false";
defparam \ra[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y42_N1
dffeas \ram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ra[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \ram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N28
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0 (
// Equation(s):
// \ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout  = (\we~input_o  & (\wa[14]~input_o  & (!\wa[15]~input_o  & !\wa[13]~input_o )))

	.dataa(\we~input_o ),
	.datab(\wa[14]~input_o ),
	.datac(\wa[15]~input_o ),
	.datad(\wa[13]~input_o ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0 .lut_mask = 16'h0008;
defparam \ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y21_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N18
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[0]~1 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a32~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[0]~1 .lut_mask = 16'h0E02;
defparam \ram_rtl_0|auto_generated|mux3|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N24
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0 (
// Equation(s):
// \ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout  = (\we~input_o  & (\wa[14]~input_o  & (!\wa[15]~input_o  & \wa[13]~input_o )))

	.dataa(\we~input_o ),
	.datab(\wa[14]~input_o ),
	.datac(\wa[15]~input_o ),
	.datad(\wa[13]~input_o ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0 .lut_mask = 16'h0800;
defparam \ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y25_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N2
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0 (
// Equation(s):
// \ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout  = (\we~input_o  & (!\wa[14]~input_o  & (!\wa[15]~input_o  & \wa[13]~input_o )))

	.dataa(\we~input_o ),
	.datab(\wa[14]~input_o ),
	.datac(\wa[15]~input_o ),
	.datad(\wa[13]~input_o ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0 .lut_mask = 16'h0200;
defparam \ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y24_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N0
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[0]~0 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a48~portbdataout )) # (!\ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\ram_rtl_0|auto_generated|ram_block1a16~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[0]~0 .lut_mask = 16'hA0C0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N12
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout )))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[0]~2 .lut_mask = 16'h5544;
defparam \ram_rtl_0|auto_generated|mux3|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N20
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0 (
// Equation(s):
// \ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout  = (\we~input_o  & (\wa[14]~input_o  & (\wa[15]~input_o  & !\wa[13]~input_o )))

	.dataa(\we~input_o ),
	.datab(\wa[14]~input_o ),
	.datac(\wa[15]~input_o ),
	.datad(\wa[13]~input_o ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0 .lut_mask = 16'h0080;
defparam \ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y14_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N6
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0 (
// Equation(s):
// \ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout  = (\we~input_o  & (!\wa[14]~input_o  & (\wa[15]~input_o  & !\wa[13]~input_o )))

	.dataa(\we~input_o ),
	.datab(\wa[14]~input_o ),
	.datac(\wa[15]~input_o ),
	.datad(\wa[13]~input_o ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0 .lut_mask = 16'h0020;
defparam \ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y23_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N16
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a96~portbdataout )) # (!\ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\ram_rtl_0|auto_generated|ram_block1a64~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h2230;
defparam \ram_rtl_0|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N8
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0 (
// Equation(s):
// \ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout  = (\we~input_o  & (\wa[14]~input_o  & (\wa[15]~input_o  & \wa[13]~input_o )))

	.dataa(\we~input_o ),
	.datab(\wa[14]~input_o ),
	.datac(\wa[15]~input_o ),
	.datad(\wa[13]~input_o ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0 .lut_mask = 16'h8000;
defparam \ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y14_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N18
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0 (
// Equation(s):
// \ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout  = (\we~input_o  & (!\wa[14]~input_o  & (\wa[15]~input_o  & \wa[13]~input_o )))

	.dataa(\we~input_o ),
	.datab(\wa[14]~input_o ),
	.datac(\wa[15]~input_o ),
	.datad(\wa[13]~input_o ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0 .lut_mask = 16'h2000;
defparam \ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y18_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N30
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[0]~3 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a112~portbdataout )) # (!\ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\ram_rtl_0|auto_generated|ram_block1a80~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[0]~3 .lut_mask = 16'hA0C0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N26
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout ))))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout ),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout ),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFEAA;
defparam \ram_rtl_0|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y53_N22
cyclone10lp_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X47_Y45_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y44_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[1]~7 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a33~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[1]~7 .lut_mask = 16'h3202;
defparam \ram_rtl_0|auto_generated|mux3|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y41_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y50_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[1]~6 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a49~portbdataout )) # (!\ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\ram_rtl_0|auto_generated|ram_block1a17~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[1]~6 .lut_mask = 16'h8C80;
defparam \ram_rtl_0|auto_generated|mux3|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[1]~8 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout )))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout ),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout ),
	.datac(gnd),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[1]~8 .lut_mask = 16'h00EE;
defparam \ram_rtl_0|auto_generated|mux3|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y39_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y47_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[1]~10 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a97~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a65~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[1]~10 .lut_mask = 16'h3202;
defparam \ram_rtl_0|auto_generated|mux3|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y43_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y40_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[1]~9 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a113~portbdataout )) # (!\ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\ram_rtl_0|auto_generated|ram_block1a81~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[1]~9 .lut_mask = 16'h8C80;
defparam \ram_rtl_0|auto_generated|mux3|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[1]~11 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout ))))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout ),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout ),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[1]~11 .lut_mask = 16'hFEAA;
defparam \ram_rtl_0|auto_generated|mux3|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N15
cyclone10lp_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X47_Y37_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y33_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[2]~16 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a98~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a66~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[2]~16 .lut_mask = 16'h2320;
defparam \ram_rtl_0|auto_generated|mux3|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y31_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y32_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N24
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[2]~15 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a114~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a82~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[2]~15 .lut_mask = 16'hC808;
defparam \ram_rtl_0|auto_generated|mux3|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y36_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y34_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[2]~12 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a50~portbdataout )) # (!\ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\ram_rtl_0|auto_generated|ram_block1a18~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[2]~12 .lut_mask = 16'hAC00;
defparam \ram_rtl_0|auto_generated|mux3|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y33_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y49_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[2]~13 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a34~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[2]~13 .lut_mask = 16'h3202;
defparam \ram_rtl_0|auto_generated|mux3|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[2]~14 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout )))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout ),
	.datab(gnd),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[2]~14 .lut_mask = 16'h00FA;
defparam \ram_rtl_0|auto_generated|mux3|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[2]~17 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout ))))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout ),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout ),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[2]~17 .lut_mask = 16'hFEF0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y18_N1
cyclone10lp_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X68_Y18_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y26_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N12
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[3]~22 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a99~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a67~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[3]~22 .lut_mask = 16'h0A0C;
defparam \ram_rtl_0|auto_generated|mux3|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y29_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y20_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N22
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[3]~19 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a35~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[3]~19 .lut_mask = 16'h2230;
defparam \ram_rtl_0|auto_generated|mux3|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y27_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y26_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N28
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[3]~18 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a51~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a19~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[3]~18 .lut_mask = 16'hC0A0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N24
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[3]~20 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout )))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout ),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout ),
	.datac(gnd),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[3]~20 .lut_mask = 16'h00EE;
defparam \ram_rtl_0|auto_generated|mux3|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y25_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y28_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N10
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[3]~21 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a115~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a83~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[3]~21 .lut_mask = 16'hC0A0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N22
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[3]~23 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout ))))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout ),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[3]~23 .lut_mask = 16'hFCEC;
defparam \ram_rtl_0|auto_generated|mux3|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y14_N15
cyclone10lp_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X61_Y15_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y17_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N30
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[4]~27 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a116~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a84~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[4]~27 .lut_mask = 16'hA0C0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y19_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y18_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N18
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[4]~25 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a36~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[4]~25 .lut_mask = 16'h0A0C;
defparam \ram_rtl_0|auto_generated|mux3|result_node[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y22_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y22_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N8
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[4]~24 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a52~portbdataout )) # (!\ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\ram_rtl_0|auto_generated|ram_block1a20~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[4]~24 .lut_mask = 16'h88C0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N20
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[4]~26 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout )))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout ),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[4]~26 .lut_mask = 16'h5454;
defparam \ram_rtl_0|auto_generated|mux3|result_node[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y21_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y15_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N24
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[4]~28 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a100~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a68~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[4]~28 .lut_mask = 16'h3022;
defparam \ram_rtl_0|auto_generated|mux3|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N2
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[4]~29 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout ))))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout ),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[4]~29 .lut_mask = 16'hFCEC;
defparam \ram_rtl_0|auto_generated|mux3|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y13_N8
cyclone10lp_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X61_Y20_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y19_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N26
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[5]~33 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a117~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a85~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[5]~33 .lut_mask = 16'hA0C0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y17_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y23_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N4
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[5]~34 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a101~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a69~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[5]~34 .lut_mask = 16'h0B08;
defparam \ram_rtl_0|auto_generated|mux3|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y24_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y24_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N28
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[5]~30 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a53~portbdataout )) # (!\ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\ram_rtl_0|auto_generated|ram_block1a21~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[5]~30 .lut_mask = 16'h88C0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y23_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y13_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N6
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[5]~31 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a37~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[5]~31 .lut_mask = 16'h0A0C;
defparam \ram_rtl_0|auto_generated|mux3|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N16
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[5]~32 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout )))

	.dataa(gnd),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[5]~32 .lut_mask = 16'h0F0C;
defparam \ram_rtl_0|auto_generated|mux3|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N14
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[5]~35 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout ))))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout ),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[5]~35 .lut_mask = 16'hFFC8;
defparam \ram_rtl_0|auto_generated|mux3|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y53_N8
cyclone10lp_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X27_Y48_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y45_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N4
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[6]~37 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a38~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[6]~37 .lut_mask = 16'h00AC;
defparam \ram_rtl_0|auto_generated|mux3|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y44_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y49_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N18
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[6]~36 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a54~portbdataout )) # (!\ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\ram_rtl_0|auto_generated|ram_block1a22~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[6]~36 .lut_mask = 16'h8C80;
defparam \ram_rtl_0|auto_generated|mux3|result_node[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N22
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[6]~38 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout )))

	.dataa(gnd),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[6]~38 .lut_mask = 16'h0F0C;
defparam \ram_rtl_0|auto_generated|mux3|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y42_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y43_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N16
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[6]~39 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a118~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a86~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[6]~39 .lut_mask = 16'hE200;
defparam \ram_rtl_0|auto_generated|mux3|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y46_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y41_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N0
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[6]~40 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a102~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a70~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[6]~40 .lut_mask = 16'h0B08;
defparam \ram_rtl_0|auto_generated|mux3|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N2
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[6]~41 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout ))))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout ),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[6]~41 .lut_mask = 16'hFAEA;
defparam \ram_rtl_0|auto_generated|mux3|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y25_N1
cyclone10lp_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X47_Y35_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y37_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[7]~46 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a103~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a71~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[7]~46 .lut_mask = 16'h5404;
defparam \ram_rtl_0|auto_generated|mux3|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y34_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y30_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N12
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[7]~42 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a55~portbdataout )) # (!\ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\ram_rtl_0|auto_generated|ram_block1a23~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[7]~42 .lut_mask = 16'hAC00;
defparam \ram_rtl_0|auto_generated|mux3|result_node[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y38_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y35_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N14
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[7]~43 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[7]~43 .lut_mask = 16'h00CA;
defparam \ram_rtl_0|auto_generated|mux3|result_node[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N8
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[7]~44 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout )))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[7]~44 .lut_mask = 16'h3232;
defparam \ram_rtl_0|auto_generated|mux3|result_node[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y27_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y25_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[7]~45 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a119~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a87~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[7]~45 .lut_mask = 16'hC088;
defparam \ram_rtl_0|auto_generated|mux3|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N26
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[7]~47 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout ))))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout ),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[7]~47 .lut_mask = 16'hFCEC;
defparam \ram_rtl_0|auto_generated|mux3|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y35_N8
cyclone10lp_io_ibuf \data[8]~input (
	.i(data[8]),
	.ibar(gnd),
	.o(\data[8]~input_o ));
// synopsys translate_off
defparam \data[8]~input .bus_hold = "false";
defparam \data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X68_Y38_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[8]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y36_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[8]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[8]~51 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a120~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a88~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[8]~51 .lut_mask = 16'hC088;
defparam \ram_rtl_0|auto_generated|mux3|result_node[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y33_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[8]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y39_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[8]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[8]~49 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a40~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[8]~49 .lut_mask = 16'h2230;
defparam \ram_rtl_0|auto_generated|mux3|result_node[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y36_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[8]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y35_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[8]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[8]~48 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a56~portbdataout )) # (!\ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\ram_rtl_0|auto_generated|ram_block1a24~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[8]~48 .lut_mask = 16'h88C0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[8]~50 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout )))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout ),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[8]~50 .lut_mask = 16'h5454;
defparam \ram_rtl_0|auto_generated|mux3|result_node[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y37_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[8]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y39_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[8]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[8]~52 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a104~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a72~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[8]~52 .lut_mask = 16'h00B8;
defparam \ram_rtl_0|auto_generated|mux3|result_node[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[8]~53 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout ))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout ),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout ),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[8]~53 .lut_mask = 16'hFAF8;
defparam \ram_rtl_0|auto_generated|mux3|result_node[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N15
cyclone10lp_io_ibuf \data[9]~input (
	.i(data[9]),
	.ibar(gnd),
	.o(\data[9]~input_o ));
// synopsys translate_off
defparam \data[9]~input .bus_hold = "false";
defparam \data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X47_Y21_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[9]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y16_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[9]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N2
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[9]~58 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a105~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a73~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[9]~58 .lut_mask = 16'h0C0A;
defparam \ram_rtl_0|auto_generated|mux3|result_node[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y15_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[9]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y17_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[9]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N8
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[9]~57 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a121~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a89~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[9]~57 .lut_mask = 16'hA0C0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y12_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[9]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y19_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[9]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N20
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[9]~55 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a41~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[9]~55 .lut_mask = 16'h3022;
defparam \ram_rtl_0|auto_generated|mux3|result_node[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y20_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[9]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y22_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[9]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N10
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[9]~54 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a57~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a25~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[9]~54 .lut_mask = 16'hC088;
defparam \ram_rtl_0|auto_generated|mux3|result_node[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N6
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[9]~56 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout )))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout ),
	.datac(gnd),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[9]~56 .lut_mask = 16'h5544;
defparam \ram_rtl_0|auto_generated|mux3|result_node[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N4
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[9]~59 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout ))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout ),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout ),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[9]~59 .lut_mask = 16'hFFA8;
defparam \ram_rtl_0|auto_generated|mux3|result_node[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y33_N1
cyclone10lp_io_ibuf \data[10]~input (
	.i(data[10]),
	.ibar(gnd),
	.o(\data[10]~input_o ));
// synopsys translate_off
defparam \data[10]~input .bus_hold = "false";
defparam \data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X61_Y38_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[10]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y41_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[10]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[10]~63 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a122~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a90~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[10]~63 .lut_mask = 16'hE040;
defparam \ram_rtl_0|auto_generated|mux3|result_node[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y40_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[10]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y43_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[10]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[10]~64 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a106~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a74~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[10]~64 .lut_mask = 16'h0D08;
defparam \ram_rtl_0|auto_generated|mux3|result_node[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y34_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[10]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y40_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[10]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[10]~61 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a42~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[10]~61 .lut_mask = 16'h00E2;
defparam \ram_rtl_0|auto_generated|mux3|result_node[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y34_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[10]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y33_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[10]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[10]~60 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a58~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a26~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[10]~60 .lut_mask = 16'hC088;
defparam \ram_rtl_0|auto_generated|mux3|result_node[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[10]~62 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout )))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout ),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[10]~62 .lut_mask = 16'h5454;
defparam \ram_rtl_0|auto_generated|mux3|result_node[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[10]~65 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout ))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout ),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout ),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[10]~65 .lut_mask = 16'hFFA8;
defparam \ram_rtl_0|auto_generated|mux3|result_node[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X64_Y53_N1
cyclone10lp_io_ibuf \data[11]~input (
	.i(data[11]),
	.ibar(gnd),
	.o(\data[11]~input_o ));
// synopsys translate_off
defparam \data[11]~input .bus_hold = "false";
defparam \data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X61_Y45_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[11]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y48_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[11]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[11]~70 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a107~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a75~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[11]~70 .lut_mask = 16'h5404;
defparam \ram_rtl_0|auto_generated|mux3|result_node[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y42_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[11]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y42_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[11]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[11]~69 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a123~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a91~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[11]~69 .lut_mask = 16'hD080;
defparam \ram_rtl_0|auto_generated|mux3|result_node[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y48_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[11]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y44_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[11]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[11]~67 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a43~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a11~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[11]~67 .lut_mask = 16'h4540;
defparam \ram_rtl_0|auto_generated|mux3|result_node[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y50_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[11]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y42_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[11]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[11]~66 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a59~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a27~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[11]~66 .lut_mask = 16'hCA00;
defparam \ram_rtl_0|auto_generated|mux3|result_node[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[11]~68 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout )))

	.dataa(gnd),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[11]~68 .lut_mask = 16'h0F0C;
defparam \ram_rtl_0|auto_generated|mux3|result_node[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[11]~71 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout ))))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout ),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[11]~71 .lut_mask = 16'hFFE0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y44_N15
cyclone10lp_io_ibuf \data[12]~input (
	.i(data[12]),
	.ibar(gnd),
	.o(\data[12]~input_o ));
// synopsys translate_off
defparam \data[12]~input .bus_hold = "false";
defparam \data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X61_Y46_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[12]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y47_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[12]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[12]~73 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a44~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a12~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[12]~73 .lut_mask = 16'h5404;
defparam \ram_rtl_0|auto_generated|mux3|result_node[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y47_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[12]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y44_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[12]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[12]~72 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a60~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a28~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[12]~72 .lut_mask = 16'hA808;
defparam \ram_rtl_0|auto_generated|mux3|result_node[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[12]~74 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout )))

	.dataa(gnd),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[12]~74 .lut_mask = 16'h0F0C;
defparam \ram_rtl_0|auto_generated|mux3|result_node[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y45_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[12]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y46_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[12]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[12]~76 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a108~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a76~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\ram_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[12]~76 .lut_mask = 16'h0E04;
defparam \ram_rtl_0|auto_generated|mux3|result_node[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y43_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[12]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y41_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[12]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[12]~75 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a124~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a92~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[12]~75 .lut_mask = 16'h8A80;
defparam \ram_rtl_0|auto_generated|mux3|result_node[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[12]~77 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout ))))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout ),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[12]~77 .lut_mask = 16'hFAEA;
defparam \ram_rtl_0|auto_generated|mux3|result_node[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y32_N15
cyclone10lp_io_ibuf \data[13]~input (
	.i(data[13]),
	.ibar(gnd),
	.o(\data[13]~input_o ));
// synopsys translate_off
defparam \data[13]~input .bus_hold = "false";
defparam \data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X68_Y30_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[13]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y30_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[13]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[13]~82 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a109~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a77~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[13]~82 .lut_mask = 16'h2230;
defparam \ram_rtl_0|auto_generated|mux3|result_node[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y32_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[13]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y31_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[13]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[13]~81 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a125~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a93~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[13]~81 .lut_mask = 16'h88C0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y32_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[13]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y28_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[13]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[13]~79 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a45~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[13]~79 .lut_mask = 16'h00E2;
defparam \ram_rtl_0|auto_generated|mux3|result_node[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y31_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[13]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y29_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[13]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[13]~78 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a61~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a29~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[13]~78 .lut_mask = 16'h88C0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[13]~80 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout )))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout ),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[13]~80 .lut_mask = 16'h5550;
defparam \ram_rtl_0|auto_generated|mux3|result_node[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[13]~83 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout ))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout ),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout ),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[13]~83 .lut_mask = 16'hFFA8;
defparam \ram_rtl_0|auto_generated|mux3|result_node[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y53_N22
cyclone10lp_io_ibuf \data[14]~input (
	.i(data[14]),
	.ibar(gnd),
	.o(\data[14]~input_o ));
// synopsys translate_off
defparam \data[14]~input .bus_hold = "false";
defparam \data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X27_Y39_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[14]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y38_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[14]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N10
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[14]~87 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a126~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a94~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[14]~87 .lut_mask = 16'hAC00;
defparam \ram_rtl_0|auto_generated|mux3|result_node[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y40_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[14]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y47_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[14]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N6
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[14]~85 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a46~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[14]~85 .lut_mask = 16'h00CA;
defparam \ram_rtl_0|auto_generated|mux3|result_node[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y50_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[14]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y36_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[14]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N20
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[14]~84 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a62~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a30~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[14]~84 .lut_mask = 16'hCA00;
defparam \ram_rtl_0|auto_generated|mux3|result_node[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N24
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[14]~86 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout )))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout ),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[14]~86 .lut_mask = 16'h0E0E;
defparam \ram_rtl_0|auto_generated|mux3|result_node[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y46_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[14]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y37_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[14]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N28
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[14]~88 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a110~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a78~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[14]~88 .lut_mask = 16'h00AC;
defparam \ram_rtl_0|auto_generated|mux3|result_node[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N30
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[14]~89 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout ))))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout ),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[14]~89 .lut_mask = 16'hFCEC;
defparam \ram_rtl_0|auto_generated|mux3|result_node[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y31_N22
cyclone10lp_io_ibuf \data[15]~input (
	.i(data[15]),
	.ibar(gnd),
	.o(\data[15]~input_o ));
// synopsys translate_off
defparam \data[15]~input .bus_hold = "false";
defparam \data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X47_Y27_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1140w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[15]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y28_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1120w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[15]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N24
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[15]~93 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a127~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a95~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\ram_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[15]~93 .lut_mask = 16'h88A0;
defparam \ram_rtl_0|auto_generated|mux3|result_node[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y28_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1130w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[15]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X61_Y27_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1110w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[15]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[15]~94 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a111~portbdataout )) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a79~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[15]~94 .lut_mask = 16'h0A0C;
defparam \ram_rtl_0|auto_generated|mux3|result_node[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y31_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1063w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[15]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X47_Y30_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1090w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[15]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[15]~91 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a47~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[15]~91 .lut_mask = 16'h3202;
defparam \ram_rtl_0|auto_generated|mux3|result_node[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y32_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1080w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[15]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X68_Y29_N0
cyclone10lp_ram_block \ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\ram_rtl_0|auto_generated|decode2|w_anode1100w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[15]~input_o }),
	.portaaddr({\wa[12]~input_o ,\wa[11]~input_o ,\wa[10]~input_o ,\wa[9]~input_o ,\wa[8]~input_o ,\wa[7]~input_o ,\wa[6]~input_o ,\wa[5]~input_o ,\wa[4]~input_o ,\wa[3]~input_o ,\wa[2]~input_o ,\wa[1]~input_o ,\wa[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ra[12]~input_o ,\ra[11]~input_o ,\ra[10]~input_o ,\ra[9]~input_o ,\ra[8]~input_o ,\ra[7]~input_o ,\ra[6]~input_o ,\ra[5]~input_o ,\ra[4]~input_o ,\ra[3]~input_o ,\ra[2]~input_o ,\ra[1]~input_o ,\ra[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_n9h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[15]~90 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout  = (\ram_rtl_0|auto_generated|address_reg_b [0] & ((\ram_rtl_0|auto_generated|address_reg_b [1] & ((\ram_rtl_0|auto_generated|ram_block1a63~portbdataout ))) # 
// (!\ram_rtl_0|auto_generated|address_reg_b [1] & (\ram_rtl_0|auto_generated|ram_block1a31~portbdataout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[15]~90 .lut_mask = 16'hC808;
defparam \ram_rtl_0|auto_generated|mux3|result_node[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[15]~92 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout  = (!\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout ) # (\ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout )))

	.dataa(gnd),
	.datab(\ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout ),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout ),
	.datad(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[15]~92 .lut_mask = 16'h00FC;
defparam \ram_rtl_0|auto_generated|mux3|result_node[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cyclone10lp_lcell_comb \ram_rtl_0|auto_generated|mux3|result_node[15]~95 (
// Equation(s):
// \ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout  = (\ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout ) # ((\ram_rtl_0|auto_generated|address_reg_b [2] & ((\ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout ) # 
// (\ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout ))))

	.dataa(\ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout ),
	.datab(\ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout ),
	.datad(\ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout ),
	.cin(gnd),
	.combout(\ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|mux3|result_node[15]~95 .lut_mask = 16'hFFC8;
defparam \ram_rtl_0|auto_generated|mux3|result_node[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

assign o[0] = \o[0]~output_o ;

assign o[1] = \o[1]~output_o ;

assign o[2] = \o[2]~output_o ;

assign o[3] = \o[3]~output_o ;

assign o[4] = \o[4]~output_o ;

assign o[5] = \o[5]~output_o ;

assign o[6] = \o[6]~output_o ;

assign o[7] = \o[7]~output_o ;

assign o[8] = \o[8]~output_o ;

assign o[9] = \o[9]~output_o ;

assign o[10] = \o[10]~output_o ;

assign o[11] = \o[11]~output_o ;

assign o[12] = \o[12]~output_o ;

assign o[13] = \o[13]~output_o ;

assign o[14] = \o[14]~output_o ;

assign o[15] = \o[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
