

================================================================
== Vivado HLS Report for 'accumulate'
================================================================
* Date:           Tue Apr 13 03:47:56 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        io4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 5.723 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 56.000 ns | 56.000 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ACCUM   |        5|        5|         3|          1|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    150|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     66|    -|
|Register         |        -|      -|      75|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      75|    216|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |acc_fu_119_p2                     |     +    |      0|  0|  39|          32|          32|
    |i_fu_113_p2                       |     +    |      0|  0|  12|           3|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln15_fu_107_p2               |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln19_fu_124_p2               |   icmp   |      0|  0|  18|          32|          32|
    |select_ln19_fu_129_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln9_fu_136_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 150|          77|         138|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_0_reg_83             |   9|          2|   32|         64|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |din_blk_n                |   9|          2|    1|          2|
    |i_0_reg_96               |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  66|         14|   39|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |acc_0_reg_83                     |  32|   0|   32|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |din_read_reg_163                 |  32|   0|   32|          0|
    |i_0_reg_96                       |   3|   0|    3|          0|
    |icmp_ln15_reg_154                |   1|   0|    1|          0|
    |icmp_ln15_reg_154_pp0_iter1_reg  |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  75|   0|   75|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |  accumulate  | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |  accumulate  | return value |
|ap_start     |  in |    1| ap_ctrl_hs |  accumulate  | return value |
|ap_done      | out |    1| ap_ctrl_hs |  accumulate  | return value |
|ap_idle      | out |    1| ap_ctrl_hs |  accumulate  | return value |
|ap_ready     | out |    1| ap_ctrl_hs |  accumulate  | return value |
|din_dout     |  in |   32|   ap_fifo  |      din     |    pointer   |
|din_empty_n  |  in |    1|   ap_fifo  |      din     |    pointer   |
|din_read     | out |    1|   ap_fifo  |      din     |    pointer   |
|dout         | out |   32|   ap_ovld  |     dout     |    pointer   |
|dout_ap_vld  | out |    1|   ap_ovld  |     dout     |    pointer   |
|threshold    |  in |   32|   ap_ovld  |   threshold  |    scalar    |
|flag         |  in |    1|   ap_none  |     flag     |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

