ARM GAS  /tmp/cctAttut.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM2_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM2_Init:
  27              	.LFB235:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM2 init function */
ARM GAS  /tmp/cctAttut.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM2_Init(void)
  32:Core/Src/tim.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 38 3 view .LVU1
  41              		.loc 1 38 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 39 3 is_stmt 1 view .LVU3
  48              		.loc 1 39 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  44:Core/Src/tim.c ****   htim2.Instance = TIM2;
  51              		.loc 1 44 3 is_stmt 1 view .LVU5
  52              		.loc 1 44 18 is_stmt 0 view .LVU6
  53 0012 1648     		ldr	r0, .L9
  54 0014 4FF08042 		mov	r2, #1073741824
  55 0018 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim2.Init.Prescaler = 84-1;
  56              		.loc 1 45 3 is_stmt 1 view .LVU7
  57              		.loc 1 45 24 is_stmt 0 view .LVU8
  58 001a 5322     		movs	r2, #83
  59 001c 4260     		str	r2, [r0, #4]
  46:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 46 3 is_stmt 1 view .LVU9
  61              		.loc 1 46 26 is_stmt 0 view .LVU10
  62 001e 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim2.Init.Period = 5000-1;
  63              		.loc 1 47 3 is_stmt 1 view .LVU11
  64              		.loc 1 47 21 is_stmt 0 view .LVU12
  65 0020 41F28732 		movw	r2, #4999
  66 0024 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 48 3 is_stmt 1 view .LVU13
ARM GAS  /tmp/cctAttut.s 			page 3


  68              		.loc 1 48 28 is_stmt 0 view .LVU14
  69 0026 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  70              		.loc 1 49 3 is_stmt 1 view .LVU15
  71              		.loc 1 49 32 is_stmt 0 view .LVU16
  72 0028 8023     		movs	r3, #128
  73 002a 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  74              		.loc 1 50 3 is_stmt 1 view .LVU17
  75              		.loc 1 50 7 is_stmt 0 view .LVU18
  76 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 50 6 view .LVU19
  79 0030 98B9     		cbnz	r0, .L6
  80              	.L2:
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 54 3 is_stmt 1 view .LVU20
  82              		.loc 1 54 34 is_stmt 0 view .LVU21
  83 0032 4FF48053 		mov	r3, #4096
  84 0036 0293     		str	r3, [sp, #8]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 55 3 is_stmt 1 view .LVU22
  86              		.loc 1 55 7 is_stmt 0 view .LVU23
  87 0038 02A9     		add	r1, sp, #8
  88 003a 0C48     		ldr	r0, .L9
  89 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 55 6 view .LVU24
  92 0040 70B9     		cbnz	r0, .L7
  93              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  94              		.loc 1 59 3 is_stmt 1 view .LVU25
  95              		.loc 1 59 37 is_stmt 0 view .LVU26
  96 0042 2023     		movs	r3, #32
  97 0044 0093     		str	r3, [sp]
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98              		.loc 1 60 3 is_stmt 1 view .LVU27
  99              		.loc 1 60 33 is_stmt 0 view .LVU28
 100 0046 0023     		movs	r3, #0
 101 0048 0193     		str	r3, [sp, #4]
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 102              		.loc 1 61 3 is_stmt 1 view .LVU29
 103              		.loc 1 61 7 is_stmt 0 view .LVU30
 104 004a 6946     		mov	r1, sp
 105 004c 0748     		ldr	r0, .L9
 106 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 107              	.LVL2:
 108              		.loc 1 61 6 view .LVU31
 109 0052 40B9     		cbnz	r0, .L8
 110              	.L1:
  62:Core/Src/tim.c ****   {
ARM GAS  /tmp/cctAttut.s 			page 4


  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  66:Core/Src/tim.c **** 
  67:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c **** }
 111              		.loc 1 69 1 view .LVU32
 112 0054 07B0     		add	sp, sp, #28
 113              	.LCFI2:
 114              		.cfi_remember_state
 115              		.cfi_def_cfa_offset 4
 116              		@ sp needed
 117 0056 5DF804FB 		ldr	pc, [sp], #4
 118              	.L6:
 119              	.LCFI3:
 120              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 121              		.loc 1 52 5 is_stmt 1 view .LVU33
 122 005a FFF7FEFF 		bl	Error_Handler
 123              	.LVL3:
 124 005e E8E7     		b	.L2
 125              	.L7:
  57:Core/Src/tim.c ****   }
 126              		.loc 1 57 5 view .LVU34
 127 0060 FFF7FEFF 		bl	Error_Handler
 128              	.LVL4:
 129 0064 EDE7     		b	.L3
 130              	.L8:
  63:Core/Src/tim.c ****   }
 131              		.loc 1 63 5 view .LVU35
 132 0066 FFF7FEFF 		bl	Error_Handler
 133              	.LVL5:
 134              		.loc 1 69 1 is_stmt 0 view .LVU36
 135 006a F3E7     		b	.L1
 136              	.L10:
 137              		.align	2
 138              	.L9:
 139 006c 00000000 		.word	.LANCHOR0
 140              		.cfi_endproc
 141              	.LFE235:
 143              		.section	.text.MX_TIM4_Init,"ax",%progbits
 144              		.align	1
 145              		.global	MX_TIM4_Init
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 149              		.fpu fpv4-sp-d16
 151              	MX_TIM4_Init:
 152              	.LFB236:
  70:Core/Src/tim.c **** /* TIM4 init function */
  71:Core/Src/tim.c **** void MX_TIM4_Init(void)
  72:Core/Src/tim.c **** {
 153              		.loc 1 72 1 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 24
 156              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cctAttut.s 			page 5


 157 0000 00B5     		push	{lr}
 158              	.LCFI4:
 159              		.cfi_def_cfa_offset 4
 160              		.cfi_offset 14, -4
 161 0002 87B0     		sub	sp, sp, #28
 162              	.LCFI5:
 163              		.cfi_def_cfa_offset 32
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 164              		.loc 1 78 3 view .LVU38
 165              		.loc 1 78 26 is_stmt 0 view .LVU39
 166 0004 0023     		movs	r3, #0
 167 0006 0293     		str	r3, [sp, #8]
 168 0008 0393     		str	r3, [sp, #12]
 169 000a 0493     		str	r3, [sp, #16]
 170 000c 0593     		str	r3, [sp, #20]
  79:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 171              		.loc 1 79 3 is_stmt 1 view .LVU40
 172              		.loc 1 79 27 is_stmt 0 view .LVU41
 173 000e 0093     		str	r3, [sp]
 174 0010 0193     		str	r3, [sp, #4]
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
  82:Core/Src/tim.c ****   
  83:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
  84:Core/Src/tim.c ****   htim4.Instance = TIM4;
 175              		.loc 1 84 3 is_stmt 1 view .LVU42
 176              		.loc 1 84 18 is_stmt 0 view .LVU43
 177 0012 1548     		ldr	r0, .L19
 178 0014 154A     		ldr	r2, .L19+4
 179 0016 0260     		str	r2, [r0]
  85:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 180              		.loc 1 85 3 is_stmt 1 view .LVU44
 181              		.loc 1 85 24 is_stmt 0 view .LVU45
 182 0018 4360     		str	r3, [r0, #4]
  86:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 183              		.loc 1 86 3 is_stmt 1 view .LVU46
 184              		.loc 1 86 26 is_stmt 0 view .LVU47
 185 001a 8360     		str	r3, [r0, #8]
  87:Core/Src/tim.c ****   htim4.Init.Period = 10-1;
 186              		.loc 1 87 3 is_stmt 1 view .LVU48
 187              		.loc 1 87 21 is_stmt 0 view .LVU49
 188 001c 0922     		movs	r2, #9
 189 001e C260     		str	r2, [r0, #12]
  88:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 190              		.loc 1 88 3 is_stmt 1 view .LVU50
 191              		.loc 1 88 28 is_stmt 0 view .LVU51
 192 0020 0361     		str	r3, [r0, #16]
  89:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 193              		.loc 1 89 3 is_stmt 1 view .LVU52
 194              		.loc 1 89 32 is_stmt 0 view .LVU53
 195 0022 8023     		movs	r3, #128
 196 0024 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/cctAttut.s 			page 6


  90:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 197              		.loc 1 90 3 is_stmt 1 view .LVU54
 198              		.loc 1 90 7 is_stmt 0 view .LVU55
 199 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 200              	.LVL6:
 201              		.loc 1 90 6 view .LVU56
 202 002a 98B9     		cbnz	r0, .L16
 203              	.L12:
  91:Core/Src/tim.c ****   {
  92:Core/Src/tim.c ****     Error_Handler();
  93:Core/Src/tim.c ****   }
  94:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 204              		.loc 1 94 3 is_stmt 1 view .LVU57
 205              		.loc 1 94 34 is_stmt 0 view .LVU58
 206 002c 4FF48053 		mov	r3, #4096
 207 0030 0293     		str	r3, [sp, #8]
  95:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 208              		.loc 1 95 3 is_stmt 1 view .LVU59
 209              		.loc 1 95 7 is_stmt 0 view .LVU60
 210 0032 02A9     		add	r1, sp, #8
 211 0034 0C48     		ldr	r0, .L19
 212 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 213              	.LVL7:
 214              		.loc 1 95 6 view .LVU61
 215 003a 70B9     		cbnz	r0, .L17
 216              	.L13:
  96:Core/Src/tim.c ****   {
  97:Core/Src/tim.c ****     Error_Handler();
  98:Core/Src/tim.c ****   }
  99:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 217              		.loc 1 99 3 is_stmt 1 view .LVU62
 218              		.loc 1 99 37 is_stmt 0 view .LVU63
 219 003c 2023     		movs	r3, #32
 220 003e 0093     		str	r3, [sp]
 100:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 221              		.loc 1 100 3 is_stmt 1 view .LVU64
 222              		.loc 1 100 33 is_stmt 0 view .LVU65
 223 0040 0023     		movs	r3, #0
 224 0042 0193     		str	r3, [sp, #4]
 101:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 225              		.loc 1 101 3 is_stmt 1 view .LVU66
 226              		.loc 1 101 7 is_stmt 0 view .LVU67
 227 0044 6946     		mov	r1, sp
 228 0046 0848     		ldr	r0, .L19
 229 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 230              	.LVL8:
 231              		.loc 1 101 6 view .LVU68
 232 004c 40B9     		cbnz	r0, .L18
 233              	.L11:
 102:Core/Src/tim.c ****   {
 103:Core/Src/tim.c ****     Error_Handler();
 104:Core/Src/tim.c ****   }
 105:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c **** }
ARM GAS  /tmp/cctAttut.s 			page 7


 234              		.loc 1 109 1 view .LVU69
 235 004e 07B0     		add	sp, sp, #28
 236              	.LCFI6:
 237              		.cfi_remember_state
 238              		.cfi_def_cfa_offset 4
 239              		@ sp needed
 240 0050 5DF804FB 		ldr	pc, [sp], #4
 241              	.L16:
 242              	.LCFI7:
 243              		.cfi_restore_state
  92:Core/Src/tim.c ****   }
 244              		.loc 1 92 5 is_stmt 1 view .LVU70
 245 0054 FFF7FEFF 		bl	Error_Handler
 246              	.LVL9:
 247 0058 E8E7     		b	.L12
 248              	.L17:
  97:Core/Src/tim.c ****   }
 249              		.loc 1 97 5 view .LVU71
 250 005a FFF7FEFF 		bl	Error_Handler
 251              	.LVL10:
 252 005e EDE7     		b	.L13
 253              	.L18:
 103:Core/Src/tim.c ****   }
 254              		.loc 1 103 5 view .LVU72
 255 0060 FFF7FEFF 		bl	Error_Handler
 256              	.LVL11:
 257              		.loc 1 109 1 is_stmt 0 view .LVU73
 258 0064 F3E7     		b	.L11
 259              	.L20:
 260 0066 00BF     		.align	2
 261              	.L19:
 262 0068 00000000 		.word	.LANCHOR1
 263 006c 00080040 		.word	1073743872
 264              		.cfi_endproc
 265              	.LFE236:
 267              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 268              		.align	1
 269              		.global	HAL_TIM_Base_MspInit
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu fpv4-sp-d16
 275              	HAL_TIM_Base_MspInit:
 276              	.LVL12:
 277              	.LFB237:
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 112:Core/Src/tim.c **** {
 278              		.loc 1 112 1 is_stmt 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 8
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282              		@ link register save eliminated.
 283              		.loc 1 112 1 is_stmt 0 view .LVU75
 284 0000 82B0     		sub	sp, sp, #8
 285              	.LCFI8:
 286              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cctAttut.s 			page 8


 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 287              		.loc 1 114 3 is_stmt 1 view .LVU76
 288              		.loc 1 114 20 is_stmt 0 view .LVU77
 289 0002 0368     		ldr	r3, [r0]
 290              		.loc 1 114 5 view .LVU78
 291 0004 B3F1804F 		cmp	r3, #1073741824
 292 0008 04D0     		beq	.L25
 115:Core/Src/tim.c ****   {
 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 119:Core/Src/tim.c ****     /* TIM2 clock enable */
 120:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 121:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 124:Core/Src/tim.c ****   }
 125:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 293              		.loc 1 125 8 is_stmt 1 view .LVU79
 294              		.loc 1 125 10 is_stmt 0 view .LVU80
 295 000a 0F4A     		ldr	r2, .L27
 296 000c 9342     		cmp	r3, r2
 297 000e 0ED0     		beq	.L26
 298              	.L21:
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 130:Core/Src/tim.c ****     /* TIM4 clock enable */
 131:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 132:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 135:Core/Src/tim.c ****   }
 136:Core/Src/tim.c **** }
 299              		.loc 1 136 1 view .LVU81
 300 0010 02B0     		add	sp, sp, #8
 301              	.LCFI9:
 302              		.cfi_remember_state
 303              		.cfi_def_cfa_offset 0
 304              		@ sp needed
 305 0012 7047     		bx	lr
 306              	.L25:
 307              	.LCFI10:
 308              		.cfi_restore_state
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 309              		.loc 1 120 5 is_stmt 1 view .LVU82
 310              	.LBB2:
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 311              		.loc 1 120 5 view .LVU83
 312 0014 0023     		movs	r3, #0
 313 0016 0093     		str	r3, [sp]
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 314              		.loc 1 120 5 view .LVU84
 315 0018 0C4B     		ldr	r3, .L27+4
 316 001a 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /tmp/cctAttut.s 			page 9


 317 001c 42F00102 		orr	r2, r2, #1
 318 0020 1A64     		str	r2, [r3, #64]
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 319              		.loc 1 120 5 view .LVU85
 320 0022 1B6C     		ldr	r3, [r3, #64]
 321 0024 03F00103 		and	r3, r3, #1
 322 0028 0093     		str	r3, [sp]
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 323              		.loc 1 120 5 view .LVU86
 324 002a 009B     		ldr	r3, [sp]
 325              	.LBE2:
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 326              		.loc 1 120 5 view .LVU87
 327 002c F0E7     		b	.L21
 328              	.L26:
 131:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 329              		.loc 1 131 5 view .LVU88
 330              	.LBB3:
 131:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 331              		.loc 1 131 5 view .LVU89
 332 002e 0023     		movs	r3, #0
 333 0030 0193     		str	r3, [sp, #4]
 131:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 334              		.loc 1 131 5 view .LVU90
 335 0032 064B     		ldr	r3, .L27+4
 336 0034 1A6C     		ldr	r2, [r3, #64]
 337 0036 42F00402 		orr	r2, r2, #4
 338 003a 1A64     		str	r2, [r3, #64]
 131:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 339              		.loc 1 131 5 view .LVU91
 340 003c 1B6C     		ldr	r3, [r3, #64]
 341 003e 03F00403 		and	r3, r3, #4
 342 0042 0193     		str	r3, [sp, #4]
 131:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 343              		.loc 1 131 5 view .LVU92
 344 0044 019B     		ldr	r3, [sp, #4]
 345              	.LBE3:
 131:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 346              		.loc 1 131 5 view .LVU93
 347              		.loc 1 136 1 is_stmt 0 view .LVU94
 348 0046 E3E7     		b	.L21
 349              	.L28:
 350              		.align	2
 351              	.L27:
 352 0048 00080040 		.word	1073743872
 353 004c 00380240 		.word	1073887232
 354              		.cfi_endproc
 355              	.LFE237:
 357              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 358              		.align	1
 359              		.global	HAL_TIM_Base_MspDeInit
 360              		.syntax unified
 361              		.thumb
 362              		.thumb_func
 363              		.fpu fpv4-sp-d16
 365              	HAL_TIM_Base_MspDeInit:
 366              	.LVL13:
ARM GAS  /tmp/cctAttut.s 			page 10


 367              	.LFB238:
 137:Core/Src/tim.c **** 
 138:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 139:Core/Src/tim.c **** {
 368              		.loc 1 139 1 is_stmt 1 view -0
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 0
 371              		@ frame_needed = 0, uses_anonymous_args = 0
 372              		@ link register save eliminated.
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 373              		.loc 1 141 3 view .LVU96
 374              		.loc 1 141 20 is_stmt 0 view .LVU97
 375 0000 0368     		ldr	r3, [r0]
 376              		.loc 1 141 5 view .LVU98
 377 0002 B3F1804F 		cmp	r3, #1073741824
 378 0006 03D0     		beq	.L32
 142:Core/Src/tim.c ****   {
 143:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 144:Core/Src/tim.c **** 
 145:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 146:Core/Src/tim.c ****     /* Peripheral clock disable */
 147:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 151:Core/Src/tim.c ****   }
 152:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 379              		.loc 1 152 8 is_stmt 1 view .LVU99
 380              		.loc 1 152 10 is_stmt 0 view .LVU100
 381 0008 084A     		ldr	r2, .L34
 382 000a 9342     		cmp	r3, r2
 383 000c 06D0     		beq	.L33
 384              	.L29:
 153:Core/Src/tim.c ****   {
 154:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 157:Core/Src/tim.c ****     /* Peripheral clock disable */
 158:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 162:Core/Src/tim.c ****   }
 163:Core/Src/tim.c **** }
 385              		.loc 1 163 1 view .LVU101
 386 000e 7047     		bx	lr
 387              	.L32:
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 388              		.loc 1 147 5 is_stmt 1 view .LVU102
 389 0010 074A     		ldr	r2, .L34+4
 390 0012 136C     		ldr	r3, [r2, #64]
 391 0014 23F00103 		bic	r3, r3, #1
 392 0018 1364     		str	r3, [r2, #64]
 393 001a 7047     		bx	lr
 394              	.L33:
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
ARM GAS  /tmp/cctAttut.s 			page 11


 395              		.loc 1 158 5 view .LVU103
 396 001c 02F50C32 		add	r2, r2, #143360
 397 0020 136C     		ldr	r3, [r2, #64]
 398 0022 23F00403 		bic	r3, r3, #4
 399 0026 1364     		str	r3, [r2, #64]
 400              		.loc 1 163 1 is_stmt 0 view .LVU104
 401 0028 F1E7     		b	.L29
 402              	.L35:
 403 002a 00BF     		.align	2
 404              	.L34:
 405 002c 00080040 		.word	1073743872
 406 0030 00380240 		.word	1073887232
 407              		.cfi_endproc
 408              	.LFE238:
 410              		.global	htim4
 411              		.global	htim2
 412              		.section	.bss.htim2,"aw",%nobits
 413              		.align	2
 414              		.set	.LANCHOR0,. + 0
 417              	htim2:
 418 0000 00000000 		.space	72
 418      00000000 
 418      00000000 
 418      00000000 
 418      00000000 
 419              		.section	.bss.htim4,"aw",%nobits
 420              		.align	2
 421              		.set	.LANCHOR1,. + 0
 424              	htim4:
 425 0000 00000000 		.space	72
 425      00000000 
 425      00000000 
 425      00000000 
 425      00000000 
 426              		.text
 427              	.Letext0:
 428              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 429              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 430              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 431              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 432              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 433              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 434              		.file 8 "Core/Inc/tim.h"
 435              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 436              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/cctAttut.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/cctAttut.s:18     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/cctAttut.s:26     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/cctAttut.s:139    .text.MX_TIM2_Init:000000000000006c $d
     /tmp/cctAttut.s:144    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/cctAttut.s:151    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/cctAttut.s:262    .text.MX_TIM4_Init:0000000000000068 $d
     /tmp/cctAttut.s:268    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cctAttut.s:275    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cctAttut.s:352    .text.HAL_TIM_Base_MspInit:0000000000000048 $d
     /tmp/cctAttut.s:358    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cctAttut.s:365    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cctAttut.s:405    .text.HAL_TIM_Base_MspDeInit:000000000000002c $d
     /tmp/cctAttut.s:424    .bss.htim4:0000000000000000 htim4
     /tmp/cctAttut.s:417    .bss.htim2:0000000000000000 htim2
     /tmp/cctAttut.s:413    .bss.htim2:0000000000000000 $d
     /tmp/cctAttut.s:420    .bss.htim4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
