
FE2401 ADC Oversample.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059c8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08005ba8  08005ba8  00015ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c28  08005c28  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08005c28  08005c28  00015c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c30  08005c30  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c30  08005c30  00015c30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005c34  08005c34  00015c34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08005c38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  2000005c  08005c94  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000360  08005c94  00020360  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011df4  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002396  00000000  00000000  00031ec3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e70  00000000  00000000  00034260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b11  00000000  00000000  000350d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000273a3  00000000  00000000  00035be1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001162b  00000000  00000000  0005cf84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00102c5f  00000000  00000000  0006e5af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000041d4  00000000  00000000  00171210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000088  00000000  00000000  001753e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005b90 	.word	0x08005b90

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08005b90 	.word	0x08005b90

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c2:	f000 fbbe 	bl	8000d42 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c6:	f000 f851 	bl	800066c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ca:	f000 f9a1 	bl	8000910 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80005ce:	f000 f955 	bl	800087c <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 80005d2:	f000 f895 	bl	8000700 <MX_ADC1_Init>
  MX_DAC1_Init();
 80005d6:	f000 f917 	bl	8000808 <MX_DAC1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80005da:	2201      	movs	r2, #1
 80005dc:	2120      	movs	r1, #32
 80005de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005e2:	f002 fec9 	bl	8003378 <HAL_GPIO_WritePin>

	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0x7FF);
 80005e6:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80005ea:	2200      	movs	r2, #0
 80005ec:	2100      	movs	r1, #0
 80005ee:	4819      	ldr	r0, [pc, #100]	; (8000654 <main+0x98>)
 80005f0:	f002 fb5a 	bl	8002ca8 <HAL_DAC_SetValue>
	  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80005f4:	2100      	movs	r1, #0
 80005f6:	4817      	ldr	r0, [pc, #92]	; (8000654 <main+0x98>)
 80005f8:	f002 faea 	bl	8002bd0 <HAL_DAC_Start>

	  HAL_ADC_Start(&hadc1);
 80005fc:	4816      	ldr	r0, [pc, #88]	; (8000658 <main+0x9c>)
 80005fe:	f001 f869 	bl	80016d4 <HAL_ADC_Start>

	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000602:	f04f 31ff 	mov.w	r1, #4294967295
 8000606:	4814      	ldr	r0, [pc, #80]	; (8000658 <main+0x9c>)
 8000608:	f001 f97c 	bl	8001904 <HAL_ADC_PollForConversion>

	  adcSample = HAL_ADC_GetValue(&hadc1);
 800060c:	4812      	ldr	r0, [pc, #72]	; (8000658 <main+0x9c>)
 800060e:	f001 fa7f 	bl	8001b10 <HAL_ADC_GetValue>
 8000612:	4603      	mov	r3, r0
 8000614:	b29a      	uxth	r2, r3
 8000616:	4b11      	ldr	r3, [pc, #68]	; (800065c <main+0xa0>)
 8000618:	801a      	strh	r2, [r3, #0]

	  HAL_ADC_Stop(&hadc1);
 800061a:	480f      	ldr	r0, [pc, #60]	; (8000658 <main+0x9c>)
 800061c:	f001 f93e 	bl	800189c <HAL_ADC_Stop>

	  uint16_t bufLength = sprintf(uartBuffer, "ADC = %d\r\n", adcSample);
 8000620:	4b0e      	ldr	r3, [pc, #56]	; (800065c <main+0xa0>)
 8000622:	881b      	ldrh	r3, [r3, #0]
 8000624:	461a      	mov	r2, r3
 8000626:	490e      	ldr	r1, [pc, #56]	; (8000660 <main+0xa4>)
 8000628:	480e      	ldr	r0, [pc, #56]	; (8000664 <main+0xa8>)
 800062a:	f004 fe0d 	bl	8005248 <siprintf>
 800062e:	4603      	mov	r3, r0
 8000630:	80fb      	strh	r3, [r7, #6]
	  HAL_UART_Transmit(&hlpuart1, (uint8_t*)uartBuffer, bufLength, HAL_MAX_DELAY);
 8000632:	88fa      	ldrh	r2, [r7, #6]
 8000634:	f04f 33ff 	mov.w	r3, #4294967295
 8000638:	490a      	ldr	r1, [pc, #40]	; (8000664 <main+0xa8>)
 800063a:	480b      	ldr	r0, [pc, #44]	; (8000668 <main+0xac>)
 800063c:	f003 ff58 	bl	80044f0 <HAL_UART_Transmit>

	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000640:	2200      	movs	r2, #0
 8000642:	2120      	movs	r1, #32
 8000644:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000648:	f002 fe96 	bl	8003378 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 800064c:	2064      	movs	r0, #100	; 0x64
 800064e:	f000 fbe9 	bl	8000e24 <HAL_Delay>
  {
 8000652:	e7c2      	b.n	80005da <main+0x1e>
 8000654:	200000e4 	.word	0x200000e4
 8000658:	20000078 	.word	0x20000078
 800065c:	2000020c 	.word	0x2000020c
 8000660:	08005ba8 	.word	0x08005ba8
 8000664:	2000018c 	.word	0x2000018c
 8000668:	200000f8 	.word	0x200000f8

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b094      	sub	sp, #80	; 0x50
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	f107 0318 	add.w	r3, r7, #24
 8000676:	2238      	movs	r2, #56	; 0x38
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f004 fe04 	bl	8005288 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000680:	1d3b      	adds	r3, r7, #4
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	605a      	str	r2, [r3, #4]
 8000688:	609a      	str	r2, [r3, #8]
 800068a:	60da      	str	r2, [r3, #12]
 800068c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800068e:	2000      	movs	r0, #0
 8000690:	f002 feae 	bl	80033f0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000694:	2301      	movs	r3, #1
 8000696:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000698:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800069c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800069e:	2302      	movs	r3, #2
 80006a0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006a2:	2303      	movs	r3, #3
 80006a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80006a6:	2306      	movs	r3, #6
 80006a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80006aa:	2355      	movs	r3, #85	; 0x55
 80006ac:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006ae:	2302      	movs	r3, #2
 80006b0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006b2:	2302      	movs	r3, #2
 80006b4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006b6:	2302      	movs	r3, #2
 80006b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ba:	f107 0318 	add.w	r3, r7, #24
 80006be:	4618      	mov	r0, r3
 80006c0:	f002 ff4a 	bl	8003558 <HAL_RCC_OscConfig>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0x62>
  {
    Error_Handler();
 80006ca:	f000 f983 	bl	80009d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ce:	230f      	movs	r3, #15
 80006d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d2:	2303      	movs	r3, #3
 80006d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d6:	2300      	movs	r3, #0
 80006d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006da:	2300      	movs	r3, #0
 80006dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006de:	2300      	movs	r3, #0
 80006e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	2104      	movs	r1, #4
 80006e6:	4618      	mov	r0, r3
 80006e8:	f003 fa48 	bl	8003b7c <HAL_RCC_ClockConfig>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80006f2:	f000 f96f 	bl	80009d4 <Error_Handler>
  }
}
 80006f6:	bf00      	nop
 80006f8:	3750      	adds	r7, #80	; 0x50
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
	...

08000700 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b08c      	sub	sp, #48	; 0x30
 8000704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000706:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	605a      	str	r2, [r3, #4]
 8000710:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	2220      	movs	r2, #32
 8000716:	2100      	movs	r1, #0
 8000718:	4618      	mov	r0, r3
 800071a:	f004 fdb5 	bl	8005288 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800071e:	4b38      	ldr	r3, [pc, #224]	; (8000800 <MX_ADC1_Init+0x100>)
 8000720:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000724:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000726:	4b36      	ldr	r3, [pc, #216]	; (8000800 <MX_ADC1_Init+0x100>)
 8000728:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800072c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800072e:	4b34      	ldr	r3, [pc, #208]	; (8000800 <MX_ADC1_Init+0x100>)
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000734:	4b32      	ldr	r3, [pc, #200]	; (8000800 <MX_ADC1_Init+0x100>)
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800073a:	4b31      	ldr	r3, [pc, #196]	; (8000800 <MX_ADC1_Init+0x100>)
 800073c:	2200      	movs	r2, #0
 800073e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000740:	4b2f      	ldr	r3, [pc, #188]	; (8000800 <MX_ADC1_Init+0x100>)
 8000742:	2200      	movs	r2, #0
 8000744:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000746:	4b2e      	ldr	r3, [pc, #184]	; (8000800 <MX_ADC1_Init+0x100>)
 8000748:	2208      	movs	r2, #8
 800074a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800074c:	4b2c      	ldr	r3, [pc, #176]	; (8000800 <MX_ADC1_Init+0x100>)
 800074e:	2200      	movs	r2, #0
 8000750:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000752:	4b2b      	ldr	r3, [pc, #172]	; (8000800 <MX_ADC1_Init+0x100>)
 8000754:	2201      	movs	r2, #1
 8000756:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000758:	4b29      	ldr	r3, [pc, #164]	; (8000800 <MX_ADC1_Init+0x100>)
 800075a:	2201      	movs	r2, #1
 800075c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800075e:	4b28      	ldr	r3, [pc, #160]	; (8000800 <MX_ADC1_Init+0x100>)
 8000760:	2200      	movs	r2, #0
 8000762:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000766:	4b26      	ldr	r3, [pc, #152]	; (8000800 <MX_ADC1_Init+0x100>)
 8000768:	2200      	movs	r2, #0
 800076a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800076c:	4b24      	ldr	r3, [pc, #144]	; (8000800 <MX_ADC1_Init+0x100>)
 800076e:	2200      	movs	r2, #0
 8000770:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000772:	4b23      	ldr	r3, [pc, #140]	; (8000800 <MX_ADC1_Init+0x100>)
 8000774:	2200      	movs	r2, #0
 8000776:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800077a:	4b21      	ldr	r3, [pc, #132]	; (8000800 <MX_ADC1_Init+0x100>)
 800077c:	2200      	movs	r2, #0
 800077e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = ENABLE;
 8000780:	4b1f      	ldr	r3, [pc, #124]	; (8000800 <MX_ADC1_Init+0x100>)
 8000782:	2201      	movs	r2, #1
 8000784:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8000788:	4b1d      	ldr	r3, [pc, #116]	; (8000800 <MX_ADC1_Init+0x100>)
 800078a:	221c      	movs	r2, #28
 800078c:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 800078e:	4b1c      	ldr	r3, [pc, #112]	; (8000800 <MX_ADC1_Init+0x100>)
 8000790:	2280      	movs	r2, #128	; 0x80
 8000792:	649a      	str	r2, [r3, #72]	; 0x48
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000794:	4b1a      	ldr	r3, [pc, #104]	; (8000800 <MX_ADC1_Init+0x100>)
 8000796:	2200      	movs	r2, #0
 8000798:	64da      	str	r2, [r3, #76]	; 0x4c
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800079a:	4b19      	ldr	r3, [pc, #100]	; (8000800 <MX_ADC1_Init+0x100>)
 800079c:	2201      	movs	r2, #1
 800079e:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007a0:	4817      	ldr	r0, [pc, #92]	; (8000800 <MX_ADC1_Init+0x100>)
 80007a2:	f000 fddb 	bl	800135c <HAL_ADC_Init>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80007ac:	f000 f912 	bl	80009d4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007b0:	2300      	movs	r3, #0
 80007b2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007b8:	4619      	mov	r1, r3
 80007ba:	4811      	ldr	r0, [pc, #68]	; (8000800 <MX_ADC1_Init+0x100>)
 80007bc:	f001 ffce 	bl	800275c <HAL_ADCEx_MultiModeConfigChannel>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 80007c6:	f000 f905 	bl	80009d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007ca:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <MX_ADC1_Init+0x104>)
 80007cc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ce:	2306      	movs	r3, #6
 80007d0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007d6:	237f      	movs	r3, #127	; 0x7f
 80007d8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007da:	2304      	movs	r3, #4
 80007dc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007de:	2300      	movs	r3, #0
 80007e0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007e2:	1d3b      	adds	r3, r7, #4
 80007e4:	4619      	mov	r1, r3
 80007e6:	4806      	ldr	r0, [pc, #24]	; (8000800 <MX_ADC1_Init+0x100>)
 80007e8:	f001 f9a0 	bl	8001b2c <HAL_ADC_ConfigChannel>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 80007f2:	f000 f8ef 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007f6:	bf00      	nop
 80007f8:	3730      	adds	r7, #48	; 0x30
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	20000078 	.word	0x20000078
 8000804:	04300002 	.word	0x04300002

08000808 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b08c      	sub	sp, #48	; 0x30
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800080e:	463b      	mov	r3, r7
 8000810:	2230      	movs	r2, #48	; 0x30
 8000812:	2100      	movs	r1, #0
 8000814:	4618      	mov	r0, r3
 8000816:	f004 fd37 	bl	8005288 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800081a:	4b16      	ldr	r3, [pc, #88]	; (8000874 <MX_DAC1_Init+0x6c>)
 800081c:	4a16      	ldr	r2, [pc, #88]	; (8000878 <MX_DAC1_Init+0x70>)
 800081e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000820:	4814      	ldr	r0, [pc, #80]	; (8000874 <MX_DAC1_Init+0x6c>)
 8000822:	f002 f9b2 	bl	8002b8a <HAL_DAC_Init>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800082c:	f000 f8d2 	bl	80009d4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000830:	2302      	movs	r3, #2
 8000832:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000834:	2300      	movs	r3, #0
 8000836:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000838:	2300      	movs	r3, #0
 800083a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800083c:	2300      	movs	r3, #0
 800083e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000840:	2300      	movs	r3, #0
 8000842:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000844:	2300      	movs	r3, #0
 8000846:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000848:	2300      	movs	r3, #0
 800084a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 800084c:	2301      	movs	r3, #1
 800084e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000850:	2300      	movs	r3, #0
 8000852:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000854:	463b      	mov	r3, r7
 8000856:	2200      	movs	r2, #0
 8000858:	4619      	mov	r1, r3
 800085a:	4806      	ldr	r0, [pc, #24]	; (8000874 <MX_DAC1_Init+0x6c>)
 800085c:	f002 fa52 	bl	8002d04 <HAL_DAC_ConfigChannel>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000866:	f000 f8b5 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800086a:	bf00      	nop
 800086c:	3730      	adds	r7, #48	; 0x30
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	200000e4 	.word	0x200000e4
 8000878:	50000800 	.word	0x50000800

0800087c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000880:	4b21      	ldr	r3, [pc, #132]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 8000882:	4a22      	ldr	r2, [pc, #136]	; (800090c <MX_LPUART1_UART_Init+0x90>)
 8000884:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000886:	4b20      	ldr	r3, [pc, #128]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 8000888:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800088c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800088e:	4b1e      	ldr	r3, [pc, #120]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000894:	4b1c      	ldr	r3, [pc, #112]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 8000896:	2200      	movs	r2, #0
 8000898:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800089a:	4b1b      	ldr	r3, [pc, #108]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80008a0:	4b19      	ldr	r3, [pc, #100]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 80008a2:	220c      	movs	r2, #12
 80008a4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008a6:	4b18      	ldr	r3, [pc, #96]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ac:	4b16      	ldr	r3, [pc, #88]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008b2:	4b15      	ldr	r3, [pc, #84]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b8:	4b13      	ldr	r3, [pc, #76]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80008be:	4812      	ldr	r0, [pc, #72]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 80008c0:	f003 fdc6 	bl	8004450 <HAL_UART_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80008ca:	f000 f883 	bl	80009d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ce:	2100      	movs	r1, #0
 80008d0:	480d      	ldr	r0, [pc, #52]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 80008d2:	f004 fbef 	bl	80050b4 <HAL_UARTEx_SetTxFifoThreshold>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80008dc:	f000 f87a 	bl	80009d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008e0:	2100      	movs	r1, #0
 80008e2:	4809      	ldr	r0, [pc, #36]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 80008e4:	f004 fc24 	bl	8005130 <HAL_UARTEx_SetRxFifoThreshold>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80008ee:	f000 f871 	bl	80009d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80008f2:	4805      	ldr	r0, [pc, #20]	; (8000908 <MX_LPUART1_UART_Init+0x8c>)
 80008f4:	f004 fba5 	bl	8005042 <HAL_UARTEx_DisableFifoMode>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80008fe:	f000 f869 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	200000f8 	.word	0x200000f8
 800090c:	40008000 	.word	0x40008000

08000910 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b088      	sub	sp, #32
 8000914:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000916:	f107 030c 	add.w	r3, r7, #12
 800091a:	2200      	movs	r2, #0
 800091c:	601a      	str	r2, [r3, #0]
 800091e:	605a      	str	r2, [r3, #4]
 8000920:	609a      	str	r2, [r3, #8]
 8000922:	60da      	str	r2, [r3, #12]
 8000924:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000926:	4b29      	ldr	r3, [pc, #164]	; (80009cc <MX_GPIO_Init+0xbc>)
 8000928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800092a:	4a28      	ldr	r2, [pc, #160]	; (80009cc <MX_GPIO_Init+0xbc>)
 800092c:	f043 0304 	orr.w	r3, r3, #4
 8000930:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000932:	4b26      	ldr	r3, [pc, #152]	; (80009cc <MX_GPIO_Init+0xbc>)
 8000934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000936:	f003 0304 	and.w	r3, r3, #4
 800093a:	60bb      	str	r3, [r7, #8]
 800093c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800093e:	4b23      	ldr	r3, [pc, #140]	; (80009cc <MX_GPIO_Init+0xbc>)
 8000940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000942:	4a22      	ldr	r2, [pc, #136]	; (80009cc <MX_GPIO_Init+0xbc>)
 8000944:	f043 0320 	orr.w	r3, r3, #32
 8000948:	64d3      	str	r3, [r2, #76]	; 0x4c
 800094a:	4b20      	ldr	r3, [pc, #128]	; (80009cc <MX_GPIO_Init+0xbc>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094e:	f003 0320 	and.w	r3, r3, #32
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000956:	4b1d      	ldr	r3, [pc, #116]	; (80009cc <MX_GPIO_Init+0xbc>)
 8000958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800095a:	4a1c      	ldr	r2, [pc, #112]	; (80009cc <MX_GPIO_Init+0xbc>)
 800095c:	f043 0301 	orr.w	r3, r3, #1
 8000960:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000962:	4b1a      	ldr	r3, [pc, #104]	; (80009cc <MX_GPIO_Init+0xbc>)
 8000964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000966:	f003 0301 	and.w	r3, r3, #1
 800096a:	603b      	str	r3, [r7, #0]
 800096c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800096e:	2200      	movs	r2, #0
 8000970:	2120      	movs	r1, #32
 8000972:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000976:	f002 fcff 	bl	8003378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800097a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800097e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000980:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000984:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000986:	2300      	movs	r3, #0
 8000988:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800098a:	f107 030c 	add.w	r3, r7, #12
 800098e:	4619      	mov	r1, r3
 8000990:	480f      	ldr	r0, [pc, #60]	; (80009d0 <MX_GPIO_Init+0xc0>)
 8000992:	f002 fb6f 	bl	8003074 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000996:	2320      	movs	r3, #32
 8000998:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099a:	2301      	movs	r3, #1
 800099c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a2:	2300      	movs	r3, #0
 80009a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 030c 	add.w	r3, r7, #12
 80009aa:	4619      	mov	r1, r3
 80009ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009b0:	f002 fb60 	bl	8003074 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80009b4:	2200      	movs	r2, #0
 80009b6:	2100      	movs	r1, #0
 80009b8:	2028      	movs	r0, #40	; 0x28
 80009ba:	f002 f8b2 	bl	8002b22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009be:	2028      	movs	r0, #40	; 0x28
 80009c0:	f002 f8c9 	bl	8002b56 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009c4:	bf00      	nop
 80009c6:	3720      	adds	r7, #32
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40021000 	.word	0x40021000
 80009d0:	48000800 	.word	0x48000800

080009d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d8:	b672      	cpsid	i
}
 80009da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009dc:	e7fe      	b.n	80009dc <Error_Handler+0x8>
	...

080009e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e6:	4b0f      	ldr	r3, [pc, #60]	; (8000a24 <HAL_MspInit+0x44>)
 80009e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009ea:	4a0e      	ldr	r2, [pc, #56]	; (8000a24 <HAL_MspInit+0x44>)
 80009ec:	f043 0301 	orr.w	r3, r3, #1
 80009f0:	6613      	str	r3, [r2, #96]	; 0x60
 80009f2:	4b0c      	ldr	r3, [pc, #48]	; (8000a24 <HAL_MspInit+0x44>)
 80009f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009fe:	4b09      	ldr	r3, [pc, #36]	; (8000a24 <HAL_MspInit+0x44>)
 8000a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a02:	4a08      	ldr	r2, [pc, #32]	; (8000a24 <HAL_MspInit+0x44>)
 8000a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a08:	6593      	str	r3, [r2, #88]	; 0x58
 8000a0a:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <HAL_MspInit+0x44>)
 8000a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a12:	603b      	str	r3, [r7, #0]
 8000a14:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a16:	f002 fd8f 	bl	8003538 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1a:	bf00      	nop
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	40021000 	.word	0x40021000

08000a28 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b09e      	sub	sp, #120	; 0x78
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a40:	f107 0310 	add.w	r3, r7, #16
 8000a44:	2254      	movs	r2, #84	; 0x54
 8000a46:	2100      	movs	r1, #0
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f004 fc1d 	bl	8005288 <memset>
  if(hadc->Instance==ADC1)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000a56:	d134      	bne.n	8000ac2 <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000a58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a5c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000a5e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000a62:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a64:	f107 0310 	add.w	r3, r7, #16
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f003 faa3 	bl	8003fb4 <HAL_RCCEx_PeriphCLKConfig>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000a74:	f7ff ffae 	bl	80009d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a78:	4b14      	ldr	r3, [pc, #80]	; (8000acc <HAL_ADC_MspInit+0xa4>)
 8000a7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7c:	4a13      	ldr	r2, [pc, #76]	; (8000acc <HAL_ADC_MspInit+0xa4>)
 8000a7e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000a82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a84:	4b11      	ldr	r3, [pc, #68]	; (8000acc <HAL_ADC_MspInit+0xa4>)
 8000a86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a90:	4b0e      	ldr	r3, [pc, #56]	; (8000acc <HAL_ADC_MspInit+0xa4>)
 8000a92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a94:	4a0d      	ldr	r2, [pc, #52]	; (8000acc <HAL_ADC_MspInit+0xa4>)
 8000a96:	f043 0301 	orr.w	r3, r3, #1
 8000a9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a9c:	4b0b      	ldr	r3, [pc, #44]	; (8000acc <HAL_ADC_MspInit+0xa4>)
 8000a9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa0:	f003 0301 	and.w	r3, r3, #1
 8000aa4:	60bb      	str	r3, [r7, #8]
 8000aa6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aac:	2303      	movs	r3, #3
 8000aae:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000ab8:	4619      	mov	r1, r3
 8000aba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000abe:	f002 fad9 	bl	8003074 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000ac2:	bf00      	nop
 8000ac4:	3778      	adds	r7, #120	; 0x78
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	40021000 	.word	0x40021000

08000ad0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b08a      	sub	sp, #40	; 0x28
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad8:	f107 0314 	add.w	r3, r7, #20
 8000adc:	2200      	movs	r2, #0
 8000ade:	601a      	str	r2, [r3, #0]
 8000ae0:	605a      	str	r2, [r3, #4]
 8000ae2:	609a      	str	r2, [r3, #8]
 8000ae4:	60da      	str	r2, [r3, #12]
 8000ae6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a15      	ldr	r2, [pc, #84]	; (8000b44 <HAL_DAC_MspInit+0x74>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d124      	bne.n	8000b3c <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000af2:	4b15      	ldr	r3, [pc, #84]	; (8000b48 <HAL_DAC_MspInit+0x78>)
 8000af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000af6:	4a14      	ldr	r2, [pc, #80]	; (8000b48 <HAL_DAC_MspInit+0x78>)
 8000af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000afc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000afe:	4b12      	ldr	r3, [pc, #72]	; (8000b48 <HAL_DAC_MspInit+0x78>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b06:	613b      	str	r3, [r7, #16]
 8000b08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0a:	4b0f      	ldr	r3, [pc, #60]	; (8000b48 <HAL_DAC_MspInit+0x78>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b0e:	4a0e      	ldr	r2, [pc, #56]	; (8000b48 <HAL_DAC_MspInit+0x78>)
 8000b10:	f043 0301 	orr.w	r3, r3, #1
 8000b14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b16:	4b0c      	ldr	r3, [pc, #48]	; (8000b48 <HAL_DAC_MspInit+0x78>)
 8000b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1a:	f003 0301 	and.w	r3, r3, #1
 8000b1e:	60fb      	str	r3, [r7, #12]
 8000b20:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b22:	2310      	movs	r3, #16
 8000b24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b26:	2303      	movs	r3, #3
 8000b28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2e:	f107 0314 	add.w	r3, r7, #20
 8000b32:	4619      	mov	r1, r3
 8000b34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b38:	f002 fa9c 	bl	8003074 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8000b3c:	bf00      	nop
 8000b3e:	3728      	adds	r7, #40	; 0x28
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	50000800 	.word	0x50000800
 8000b48:	40021000 	.word	0x40021000

08000b4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b09e      	sub	sp, #120	; 0x78
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b64:	f107 0310 	add.w	r3, r7, #16
 8000b68:	2254      	movs	r2, #84	; 0x54
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f004 fb8b 	bl	8005288 <memset>
  if(huart->Instance==LPUART1)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a1f      	ldr	r2, [pc, #124]	; (8000bf4 <HAL_UART_MspInit+0xa8>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d136      	bne.n	8000bea <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000b7c:	2320      	movs	r3, #32
 8000b7e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000b80:	2300      	movs	r3, #0
 8000b82:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b84:	f107 0310 	add.w	r3, r7, #16
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f003 fa13 	bl	8003fb4 <HAL_RCCEx_PeriphCLKConfig>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b94:	f7ff ff1e 	bl	80009d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000b98:	4b17      	ldr	r3, [pc, #92]	; (8000bf8 <HAL_UART_MspInit+0xac>)
 8000b9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b9c:	4a16      	ldr	r2, [pc, #88]	; (8000bf8 <HAL_UART_MspInit+0xac>)
 8000b9e:	f043 0301 	orr.w	r3, r3, #1
 8000ba2:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000ba4:	4b14      	ldr	r3, [pc, #80]	; (8000bf8 <HAL_UART_MspInit+0xac>)
 8000ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ba8:	f003 0301 	and.w	r3, r3, #1
 8000bac:	60fb      	str	r3, [r7, #12]
 8000bae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb0:	4b11      	ldr	r3, [pc, #68]	; (8000bf8 <HAL_UART_MspInit+0xac>)
 8000bb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bb4:	4a10      	ldr	r2, [pc, #64]	; (8000bf8 <HAL_UART_MspInit+0xac>)
 8000bb6:	f043 0301 	orr.w	r3, r3, #1
 8000bba:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bbc:	4b0e      	ldr	r3, [pc, #56]	; (8000bf8 <HAL_UART_MspInit+0xac>)
 8000bbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bc0:	f003 0301 	and.w	r3, r3, #1
 8000bc4:	60bb      	str	r3, [r7, #8]
 8000bc6:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000bc8:	230c      	movs	r3, #12
 8000bca:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000bd8:	230c      	movs	r3, #12
 8000bda:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bdc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000be0:	4619      	mov	r1, r3
 8000be2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000be6:	f002 fa45 	bl	8003074 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000bea:	bf00      	nop
 8000bec:	3778      	adds	r7, #120	; 0x78
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40008000 	.word	0x40008000
 8000bf8:	40021000 	.word	0x40021000

08000bfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c00:	e7fe      	b.n	8000c00 <NMI_Handler+0x4>

08000c02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c06:	e7fe      	b.n	8000c06 <HardFault_Handler+0x4>

08000c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c0c:	e7fe      	b.n	8000c0c <MemManage_Handler+0x4>

08000c0e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c12:	e7fe      	b.n	8000c12 <BusFault_Handler+0x4>

08000c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c18:	e7fe      	b.n	8000c18 <UsageFault_Handler+0x4>

08000c1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c36:	b480      	push	{r7}
 8000c38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c48:	f000 f8ce 	bl	8000de8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c4c:	bf00      	nop
 8000c4e:	bd80      	pop	{r7, pc}

08000c50 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000c54:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000c58:	f002 fba6 	bl	80033a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c5c:	bf00      	nop
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c68:	4a14      	ldr	r2, [pc, #80]	; (8000cbc <_sbrk+0x5c>)
 8000c6a:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <_sbrk+0x60>)
 8000c6c:	1ad3      	subs	r3, r2, r3
 8000c6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c74:	4b13      	ldr	r3, [pc, #76]	; (8000cc4 <_sbrk+0x64>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d102      	bne.n	8000c82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c7c:	4b11      	ldr	r3, [pc, #68]	; (8000cc4 <_sbrk+0x64>)
 8000c7e:	4a12      	ldr	r2, [pc, #72]	; (8000cc8 <_sbrk+0x68>)
 8000c80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c82:	4b10      	ldr	r3, [pc, #64]	; (8000cc4 <_sbrk+0x64>)
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	4413      	add	r3, r2
 8000c8a:	693a      	ldr	r2, [r7, #16]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	d207      	bcs.n	8000ca0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c90:	f004 fb02 	bl	8005298 <__errno>
 8000c94:	4603      	mov	r3, r0
 8000c96:	220c      	movs	r2, #12
 8000c98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c9e:	e009      	b.n	8000cb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ca0:	4b08      	ldr	r3, [pc, #32]	; (8000cc4 <_sbrk+0x64>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ca6:	4b07      	ldr	r3, [pc, #28]	; (8000cc4 <_sbrk+0x64>)
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4413      	add	r3, r2
 8000cae:	4a05      	ldr	r2, [pc, #20]	; (8000cc4 <_sbrk+0x64>)
 8000cb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cb2:	68fb      	ldr	r3, [r7, #12]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3718      	adds	r7, #24
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20020000 	.word	0x20020000
 8000cc0:	00000400 	.word	0x00000400
 8000cc4:	20000210 	.word	0x20000210
 8000cc8:	20000360 	.word	0x20000360

08000ccc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cd0:	4b06      	ldr	r3, [pc, #24]	; (8000cec <SystemInit+0x20>)
 8000cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cd6:	4a05      	ldr	r2, [pc, #20]	; (8000cec <SystemInit+0x20>)
 8000cd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cdc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	e000ed00 	.word	0xe000ed00

08000cf0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cf0:	480d      	ldr	r0, [pc, #52]	; (8000d28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cf2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cf4:	f7ff ffea 	bl	8000ccc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cf8:	480c      	ldr	r0, [pc, #48]	; (8000d2c <LoopForever+0x6>)
  ldr r1, =_edata
 8000cfa:	490d      	ldr	r1, [pc, #52]	; (8000d30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cfc:	4a0d      	ldr	r2, [pc, #52]	; (8000d34 <LoopForever+0xe>)
  movs r3, #0
 8000cfe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d00:	e002      	b.n	8000d08 <LoopCopyDataInit>

08000d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d06:	3304      	adds	r3, #4

08000d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d0c:	d3f9      	bcc.n	8000d02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d0e:	4a0a      	ldr	r2, [pc, #40]	; (8000d38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d10:	4c0a      	ldr	r4, [pc, #40]	; (8000d3c <LoopForever+0x16>)
  movs r3, #0
 8000d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d14:	e001      	b.n	8000d1a <LoopFillZerobss>

08000d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d18:	3204      	adds	r2, #4

08000d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d1c:	d3fb      	bcc.n	8000d16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d1e:	f004 fac1 	bl	80052a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d22:	f7ff fc4b 	bl	80005bc <main>

08000d26 <LoopForever>:

LoopForever:
    b LoopForever
 8000d26:	e7fe      	b.n	8000d26 <LoopForever>
  ldr   r0, =_estack
 8000d28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d30:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000d34:	08005c38 	.word	0x08005c38
  ldr r2, =_sbss
 8000d38:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000d3c:	20000360 	.word	0x20000360

08000d40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d40:	e7fe      	b.n	8000d40 <ADC1_2_IRQHandler>

08000d42 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b082      	sub	sp, #8
 8000d46:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d4c:	2003      	movs	r0, #3
 8000d4e:	f001 fedd 	bl	8002b0c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d52:	2000      	movs	r0, #0
 8000d54:	f000 f80e 	bl	8000d74 <HAL_InitTick>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d002      	beq.n	8000d64 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	71fb      	strb	r3, [r7, #7]
 8000d62:	e001      	b.n	8000d68 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d64:	f7ff fe3c 	bl	80009e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d68:	79fb      	ldrb	r3, [r7, #7]

}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
	...

08000d74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000d80:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <HAL_InitTick+0x68>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d022      	beq.n	8000dce <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000d88:	4b15      	ldr	r3, [pc, #84]	; (8000de0 <HAL_InitTick+0x6c>)
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	4b13      	ldr	r3, [pc, #76]	; (8000ddc <HAL_InitTick+0x68>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d94:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f001 fee8 	bl	8002b72 <HAL_SYSTICK_Config>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d10f      	bne.n	8000dc8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2b0f      	cmp	r3, #15
 8000dac:	d809      	bhi.n	8000dc2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dae:	2200      	movs	r2, #0
 8000db0:	6879      	ldr	r1, [r7, #4]
 8000db2:	f04f 30ff 	mov.w	r0, #4294967295
 8000db6:	f001 feb4 	bl	8002b22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dba:	4a0a      	ldr	r2, [pc, #40]	; (8000de4 <HAL_InitTick+0x70>)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6013      	str	r3, [r2, #0]
 8000dc0:	e007      	b.n	8000dd2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	73fb      	strb	r3, [r7, #15]
 8000dc6:	e004      	b.n	8000dd2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	73fb      	strb	r3, [r7, #15]
 8000dcc:	e001      	b.n	8000dd2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20000008 	.word	0x20000008
 8000de0:	20000000 	.word	0x20000000
 8000de4:	20000004 	.word	0x20000004

08000de8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dec:	4b05      	ldr	r3, [pc, #20]	; (8000e04 <HAL_IncTick+0x1c>)
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	4b05      	ldr	r3, [pc, #20]	; (8000e08 <HAL_IncTick+0x20>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4413      	add	r3, r2
 8000df6:	4a03      	ldr	r2, [pc, #12]	; (8000e04 <HAL_IncTick+0x1c>)
 8000df8:	6013      	str	r3, [r2, #0]
}
 8000dfa:	bf00      	nop
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	20000214 	.word	0x20000214
 8000e08:	20000008 	.word	0x20000008

08000e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e10:	4b03      	ldr	r3, [pc, #12]	; (8000e20 <HAL_GetTick+0x14>)
 8000e12:	681b      	ldr	r3, [r3, #0]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	20000214 	.word	0x20000214

08000e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e2c:	f7ff ffee 	bl	8000e0c <HAL_GetTick>
 8000e30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e3c:	d004      	beq.n	8000e48 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e3e:	4b09      	ldr	r3, [pc, #36]	; (8000e64 <HAL_Delay+0x40>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	68fa      	ldr	r2, [r7, #12]
 8000e44:	4413      	add	r3, r2
 8000e46:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e48:	bf00      	nop
 8000e4a:	f7ff ffdf 	bl	8000e0c <HAL_GetTick>
 8000e4e:	4602      	mov	r2, r0
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	1ad3      	subs	r3, r2, r3
 8000e54:	68fa      	ldr	r2, [r7, #12]
 8000e56:	429a      	cmp	r2, r3
 8000e58:	d8f7      	bhi.n	8000e4a <HAL_Delay+0x26>
  {
  }
}
 8000e5a:	bf00      	nop
 8000e5c:	bf00      	nop
 8000e5e:	3710      	adds	r7, #16
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	20000008 	.word	0x20000008

08000e68 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	431a      	orrs	r2, r3
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	609a      	str	r2, [r3, #8]
}
 8000e82:	bf00      	nop
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
 8000e96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	431a      	orrs	r2, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	609a      	str	r2, [r3, #8]
}
 8000ea8:	bf00      	nop
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	689b      	ldr	r3, [r3, #8]
 8000ec0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b087      	sub	sp, #28
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
 8000edc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	3360      	adds	r3, #96	; 0x60
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	4413      	add	r3, r2
 8000eea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <LL_ADC_SetOffset+0x44>)
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	687a      	ldr	r2, [r7, #4]
 8000ef6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000efa:	683a      	ldr	r2, [r7, #0]
 8000efc:	430a      	orrs	r2, r1
 8000efe:	4313      	orrs	r3, r2
 8000f00:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000f08:	bf00      	nop
 8000f0a:	371c      	adds	r7, #28
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr
 8000f14:	03fff000 	.word	0x03fff000

08000f18 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	3360      	adds	r3, #96	; 0x60
 8000f26:	461a      	mov	r2, r3
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	4413      	add	r3, r2
 8000f2e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3714      	adds	r7, #20
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b087      	sub	sp, #28
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	3360      	adds	r3, #96	; 0x60
 8000f54:	461a      	mov	r2, r3
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	4413      	add	r3, r2
 8000f5c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	431a      	orrs	r2, r3
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000f6e:	bf00      	nop
 8000f70:	371c      	adds	r7, #28
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b087      	sub	sp, #28
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	60f8      	str	r0, [r7, #12]
 8000f82:	60b9      	str	r1, [r7, #8]
 8000f84:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	3360      	adds	r3, #96	; 0x60
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	4413      	add	r3, r2
 8000f92:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	431a      	orrs	r2, r3
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000fa4:	bf00      	nop
 8000fa6:	371c      	adds	r7, #28
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b087      	sub	sp, #28
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	3360      	adds	r3, #96	; 0x60
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	4413      	add	r3, r2
 8000fc8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	431a      	orrs	r2, r3
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8000fda:	bf00      	nop
 8000fdc:	371c      	adds	r7, #28
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	b083      	sub	sp, #12
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
 8000fee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	695b      	ldr	r3, [r3, #20]
 8000ff4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	431a      	orrs	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	615a      	str	r2, [r3, #20]
}
 8001000:	bf00      	nop
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800101c:	2b00      	cmp	r3, #0
 800101e:	d101      	bne.n	8001024 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001020:	2301      	movs	r3, #1
 8001022:	e000      	b.n	8001026 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001024:	2300      	movs	r3, #0
}
 8001026:	4618      	mov	r0, r3
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr

08001032 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001032:	b480      	push	{r7}
 8001034:	b087      	sub	sp, #28
 8001036:	af00      	add	r7, sp, #0
 8001038:	60f8      	str	r0, [r7, #12]
 800103a:	60b9      	str	r1, [r7, #8]
 800103c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	3330      	adds	r3, #48	; 0x30
 8001042:	461a      	mov	r2, r3
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	0a1b      	lsrs	r3, r3, #8
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	f003 030c 	and.w	r3, r3, #12
 800104e:	4413      	add	r3, r2
 8001050:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	f003 031f 	and.w	r3, r3, #31
 800105c:	211f      	movs	r1, #31
 800105e:	fa01 f303 	lsl.w	r3, r1, r3
 8001062:	43db      	mvns	r3, r3
 8001064:	401a      	ands	r2, r3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	0e9b      	lsrs	r3, r3, #26
 800106a:	f003 011f 	and.w	r1, r3, #31
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	f003 031f 	and.w	r3, r3, #31
 8001074:	fa01 f303 	lsl.w	r3, r1, r3
 8001078:	431a      	orrs	r2, r3
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800107e:	bf00      	nop
 8001080:	371c      	adds	r7, #28
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr

0800108a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800108a:	b480      	push	{r7}
 800108c:	b087      	sub	sp, #28
 800108e:	af00      	add	r7, sp, #0
 8001090:	60f8      	str	r0, [r7, #12]
 8001092:	60b9      	str	r1, [r7, #8]
 8001094:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	3314      	adds	r3, #20
 800109a:	461a      	mov	r2, r3
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	0e5b      	lsrs	r3, r3, #25
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	f003 0304 	and.w	r3, r3, #4
 80010a6:	4413      	add	r3, r2
 80010a8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	0d1b      	lsrs	r3, r3, #20
 80010b2:	f003 031f 	and.w	r3, r3, #31
 80010b6:	2107      	movs	r1, #7
 80010b8:	fa01 f303 	lsl.w	r3, r1, r3
 80010bc:	43db      	mvns	r3, r3
 80010be:	401a      	ands	r2, r3
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	0d1b      	lsrs	r3, r3, #20
 80010c4:	f003 031f 	and.w	r3, r3, #31
 80010c8:	6879      	ldr	r1, [r7, #4]
 80010ca:	fa01 f303 	lsl.w	r3, r1, r3
 80010ce:	431a      	orrs	r2, r3
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80010d4:	bf00      	nop
 80010d6:	371c      	adds	r7, #28
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b085      	sub	sp, #20
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80010f8:	43db      	mvns	r3, r3
 80010fa:	401a      	ands	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f003 0318 	and.w	r3, r3, #24
 8001102:	4908      	ldr	r1, [pc, #32]	; (8001124 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001104:	40d9      	lsrs	r1, r3
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	400b      	ands	r3, r1
 800110a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800110e:	431a      	orrs	r2, r3
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001116:	bf00      	nop
 8001118:	3714      	adds	r7, #20
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	0007ffff 	.word	0x0007ffff

08001128 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	f003 031f 	and.w	r3, r3, #31
}
 8001138:	4618      	mov	r0, r3
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001154:	4618      	mov	r0, r3
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001170:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	6093      	str	r3, [r2, #8]
}
 8001178:	bf00      	nop
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr

08001184 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001194:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001198:	d101      	bne.n	800119e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800119a:	2301      	movs	r3, #1
 800119c:	e000      	b.n	80011a0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800119e:	2300      	movs	r3, #0
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr

080011ac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80011bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80011c0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80011c8:	bf00      	nop
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr

080011d4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80011e8:	d101      	bne.n	80011ee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80011ea:	2301      	movs	r3, #1
 80011ec:	e000      	b.n	80011f0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80011ee:	2300      	movs	r3, #0
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr

080011fc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800120c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001210:	f043 0201 	orr.w	r2, r3, #1
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001234:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001238:	f043 0202 	orr.w	r2, r3, #2
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	f003 0301 	and.w	r3, r3, #1
 800125c:	2b01      	cmp	r3, #1
 800125e:	d101      	bne.n	8001264 <LL_ADC_IsEnabled+0x18>
 8001260:	2301      	movs	r3, #1
 8001262:	e000      	b.n	8001266 <LL_ADC_IsEnabled+0x1a>
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001272:	b480      	push	{r7}
 8001274:	b083      	sub	sp, #12
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	f003 0302 	and.w	r3, r3, #2
 8001282:	2b02      	cmp	r3, #2
 8001284:	d101      	bne.n	800128a <LL_ADC_IsDisableOngoing+0x18>
 8001286:	2301      	movs	r3, #1
 8001288:	e000      	b.n	800128c <LL_ADC_IsDisableOngoing+0x1a>
 800128a:	2300      	movs	r3, #0
}
 800128c:	4618      	mov	r0, r3
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80012a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012ac:	f043 0204 	orr.w	r2, r3, #4
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80012b4:	bf00      	nop
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80012d0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012d4:	f043 0210 	orr.w	r2, r3, #16
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	f003 0304 	and.w	r3, r3, #4
 80012f8:	2b04      	cmp	r3, #4
 80012fa:	d101      	bne.n	8001300 <LL_ADC_REG_IsConversionOngoing+0x18>
 80012fc:	2301      	movs	r3, #1
 80012fe:	e000      	b.n	8001302 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr

0800130e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800130e:	b480      	push	{r7}
 8001310:	b083      	sub	sp, #12
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800131e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001322:	f043 0220 	orr.w	r2, r3, #32
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr

08001336 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001336:	b480      	push	{r7}
 8001338:	b083      	sub	sp, #12
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	f003 0308 	and.w	r3, r3, #8
 8001346:	2b08      	cmp	r3, #8
 8001348:	d101      	bne.n	800134e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800134a:	2301      	movs	r3, #1
 800134c:	e000      	b.n	8001350 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800134e:	2300      	movs	r3, #0
}
 8001350:	4618      	mov	r0, r3
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800135c:	b590      	push	{r4, r7, lr}
 800135e:	b089      	sub	sp, #36	; 0x24
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001364:	2300      	movs	r3, #0
 8001366:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d101      	bne.n	8001376 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e1a9      	b.n	80016ca <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	695b      	ldr	r3, [r3, #20]
 800137a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001380:	2b00      	cmp	r3, #0
 8001382:	d109      	bne.n	8001398 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff fb4f 	bl	8000a28 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2200      	movs	r2, #0
 800138e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2200      	movs	r2, #0
 8001394:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff fef1 	bl	8001184 <LL_ADC_IsDeepPowerDownEnabled>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d004      	beq.n	80013b2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff fed7 	bl	8001160 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff ff0c 	bl	80011d4 <LL_ADC_IsInternalRegulatorEnabled>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d115      	bne.n	80013ee <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff fef0 	bl	80011ac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80013cc:	4b9c      	ldr	r3, [pc, #624]	; (8001640 <HAL_ADC_Init+0x2e4>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	099b      	lsrs	r3, r3, #6
 80013d2:	4a9c      	ldr	r2, [pc, #624]	; (8001644 <HAL_ADC_Init+0x2e8>)
 80013d4:	fba2 2303 	umull	r2, r3, r2, r3
 80013d8:	099b      	lsrs	r3, r3, #6
 80013da:	3301      	adds	r3, #1
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80013e0:	e002      	b.n	80013e8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	3b01      	subs	r3, #1
 80013e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1f9      	bne.n	80013e2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff feee 	bl	80011d4 <LL_ADC_IsInternalRegulatorEnabled>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d10d      	bne.n	800141a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001402:	f043 0210 	orr.w	r2, r3, #16
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800140e:	f043 0201 	orr.w	r2, r3, #1
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff ff62 	bl	80012e8 <LL_ADC_REG_IsConversionOngoing>
 8001424:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800142a:	f003 0310 	and.w	r3, r3, #16
 800142e:	2b00      	cmp	r3, #0
 8001430:	f040 8142 	bne.w	80016b8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	2b00      	cmp	r3, #0
 8001438:	f040 813e 	bne.w	80016b8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001440:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001444:	f043 0202 	orr.w	r2, r3, #2
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fefb 	bl	800124c <LL_ADC_IsEnabled>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d141      	bne.n	80014e0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001464:	d004      	beq.n	8001470 <HAL_ADC_Init+0x114>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a77      	ldr	r2, [pc, #476]	; (8001648 <HAL_ADC_Init+0x2ec>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d10f      	bne.n	8001490 <HAL_ADC_Init+0x134>
 8001470:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001474:	f7ff feea 	bl	800124c <LL_ADC_IsEnabled>
 8001478:	4604      	mov	r4, r0
 800147a:	4873      	ldr	r0, [pc, #460]	; (8001648 <HAL_ADC_Init+0x2ec>)
 800147c:	f7ff fee6 	bl	800124c <LL_ADC_IsEnabled>
 8001480:	4603      	mov	r3, r0
 8001482:	4323      	orrs	r3, r4
 8001484:	2b00      	cmp	r3, #0
 8001486:	bf0c      	ite	eq
 8001488:	2301      	moveq	r3, #1
 800148a:	2300      	movne	r3, #0
 800148c:	b2db      	uxtb	r3, r3
 800148e:	e012      	b.n	80014b6 <HAL_ADC_Init+0x15a>
 8001490:	486e      	ldr	r0, [pc, #440]	; (800164c <HAL_ADC_Init+0x2f0>)
 8001492:	f7ff fedb 	bl	800124c <LL_ADC_IsEnabled>
 8001496:	4604      	mov	r4, r0
 8001498:	486d      	ldr	r0, [pc, #436]	; (8001650 <HAL_ADC_Init+0x2f4>)
 800149a:	f7ff fed7 	bl	800124c <LL_ADC_IsEnabled>
 800149e:	4603      	mov	r3, r0
 80014a0:	431c      	orrs	r4, r3
 80014a2:	486c      	ldr	r0, [pc, #432]	; (8001654 <HAL_ADC_Init+0x2f8>)
 80014a4:	f7ff fed2 	bl	800124c <LL_ADC_IsEnabled>
 80014a8:	4603      	mov	r3, r0
 80014aa:	4323      	orrs	r3, r4
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	bf0c      	ite	eq
 80014b0:	2301      	moveq	r3, #1
 80014b2:	2300      	movne	r3, #0
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d012      	beq.n	80014e0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014c2:	d004      	beq.n	80014ce <HAL_ADC_Init+0x172>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a5f      	ldr	r2, [pc, #380]	; (8001648 <HAL_ADC_Init+0x2ec>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d101      	bne.n	80014d2 <HAL_ADC_Init+0x176>
 80014ce:	4a62      	ldr	r2, [pc, #392]	; (8001658 <HAL_ADC_Init+0x2fc>)
 80014d0:	e000      	b.n	80014d4 <HAL_ADC_Init+0x178>
 80014d2:	4a62      	ldr	r2, [pc, #392]	; (800165c <HAL_ADC_Init+0x300>)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	4619      	mov	r1, r3
 80014da:	4610      	mov	r0, r2
 80014dc:	f7ff fcc4 	bl	8000e68 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	7f5b      	ldrb	r3, [r3, #29]
 80014e4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014ea:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80014f0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80014f6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80014fe:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001500:	4313      	orrs	r3, r2
 8001502:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800150a:	2b01      	cmp	r3, #1
 800150c:	d106      	bne.n	800151c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001512:	3b01      	subs	r3, #1
 8001514:	045b      	lsls	r3, r3, #17
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	4313      	orrs	r3, r2
 800151a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001520:	2b00      	cmp	r3, #0
 8001522:	d009      	beq.n	8001538 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001528:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001530:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001532:	69ba      	ldr	r2, [r7, #24]
 8001534:	4313      	orrs	r3, r2
 8001536:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	68da      	ldr	r2, [r3, #12]
 800153e:	4b48      	ldr	r3, [pc, #288]	; (8001660 <HAL_ADC_Init+0x304>)
 8001540:	4013      	ands	r3, r2
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	6812      	ldr	r2, [r2, #0]
 8001546:	69b9      	ldr	r1, [r7, #24]
 8001548:	430b      	orrs	r3, r1
 800154a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	691b      	ldr	r3, [r3, #16]
 8001552:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	430a      	orrs	r2, r1
 8001560:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff fee5 	bl	8001336 <LL_ADC_INJ_IsConversionOngoing>
 800156c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d17f      	bne.n	8001674 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d17c      	bne.n	8001674 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800157e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001586:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001588:	4313      	orrs	r3, r2
 800158a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	68db      	ldr	r3, [r3, #12]
 8001592:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001596:	f023 0302 	bic.w	r3, r3, #2
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	6812      	ldr	r2, [r2, #0]
 800159e:	69b9      	ldr	r1, [r7, #24]
 80015a0:	430b      	orrs	r3, r1
 80015a2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	691b      	ldr	r3, [r3, #16]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d017      	beq.n	80015dc <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	691a      	ldr	r2, [r3, #16]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80015ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80015c4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80015c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	6911      	ldr	r1, [r2, #16]
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	6812      	ldr	r2, [r2, #0]
 80015d4:	430b      	orrs	r3, r1
 80015d6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80015da:	e013      	b.n	8001604 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	691a      	ldr	r2, [r3, #16]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80015ea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	6812      	ldr	r2, [r2, #0]
 80015f8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80015fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001600:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800160a:	2b01      	cmp	r3, #1
 800160c:	d12a      	bne.n	8001664 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	691b      	ldr	r3, [r3, #16]
 8001614:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001618:	f023 0304 	bic.w	r3, r3, #4
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001624:	4311      	orrs	r1, r2
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800162a:	4311      	orrs	r1, r2
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001630:	430a      	orrs	r2, r1
 8001632:	431a      	orrs	r2, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f042 0201 	orr.w	r2, r2, #1
 800163c:	611a      	str	r2, [r3, #16]
 800163e:	e019      	b.n	8001674 <HAL_ADC_Init+0x318>
 8001640:	20000000 	.word	0x20000000
 8001644:	053e2d63 	.word	0x053e2d63
 8001648:	50000100 	.word	0x50000100
 800164c:	50000400 	.word	0x50000400
 8001650:	50000500 	.word	0x50000500
 8001654:	50000600 	.word	0x50000600
 8001658:	50000300 	.word	0x50000300
 800165c:	50000700 	.word	0x50000700
 8001660:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	691a      	ldr	r2, [r3, #16]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f022 0201 	bic.w	r2, r2, #1
 8001672:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	695b      	ldr	r3, [r3, #20]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d10c      	bne.n	8001696 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	f023 010f 	bic.w	r1, r3, #15
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6a1b      	ldr	r3, [r3, #32]
 800168a:	1e5a      	subs	r2, r3, #1
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	430a      	orrs	r2, r1
 8001692:	631a      	str	r2, [r3, #48]	; 0x30
 8001694:	e007      	b.n	80016a6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f022 020f 	bic.w	r2, r2, #15
 80016a4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016aa:	f023 0303 	bic.w	r3, r3, #3
 80016ae:	f043 0201 	orr.w	r2, r3, #1
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	65da      	str	r2, [r3, #92]	; 0x5c
 80016b6:	e007      	b.n	80016c8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016bc:	f043 0210 	orr.w	r2, r3, #16
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80016c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3724      	adds	r7, #36	; 0x24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd90      	pop	{r4, r7, pc}
 80016d2:	bf00      	nop

080016d4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016e4:	d004      	beq.n	80016f0 <HAL_ADC_Start+0x1c>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a67      	ldr	r2, [pc, #412]	; (8001888 <HAL_ADC_Start+0x1b4>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d101      	bne.n	80016f4 <HAL_ADC_Start+0x20>
 80016f0:	4b66      	ldr	r3, [pc, #408]	; (800188c <HAL_ADC_Start+0x1b8>)
 80016f2:	e000      	b.n	80016f6 <HAL_ADC_Start+0x22>
 80016f4:	4b66      	ldr	r3, [pc, #408]	; (8001890 <HAL_ADC_Start+0x1bc>)
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff fd16 	bl	8001128 <LL_ADC_GetMultimode>
 80016fc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff fdf0 	bl	80012e8 <LL_ADC_REG_IsConversionOngoing>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	f040 80b4 	bne.w	8001878 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001716:	2b01      	cmp	r3, #1
 8001718:	d101      	bne.n	800171e <HAL_ADC_Start+0x4a>
 800171a:	2302      	movs	r3, #2
 800171c:	e0af      	b.n	800187e <HAL_ADC_Start+0x1aa>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2201      	movs	r2, #1
 8001722:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f000 fefc 	bl	8002524 <ADC_Enable>
 800172c:	4603      	mov	r3, r0
 800172e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001730:	7dfb      	ldrb	r3, [r7, #23]
 8001732:	2b00      	cmp	r3, #0
 8001734:	f040 809b 	bne.w	800186e <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800173c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001740:	f023 0301 	bic.w	r3, r3, #1
 8001744:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a4d      	ldr	r2, [pc, #308]	; (8001888 <HAL_ADC_Start+0x1b4>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d009      	beq.n	800176a <HAL_ADC_Start+0x96>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a4e      	ldr	r2, [pc, #312]	; (8001894 <HAL_ADC_Start+0x1c0>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d002      	beq.n	8001766 <HAL_ADC_Start+0x92>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	e003      	b.n	800176e <HAL_ADC_Start+0x9a>
 8001766:	4b4c      	ldr	r3, [pc, #304]	; (8001898 <HAL_ADC_Start+0x1c4>)
 8001768:	e001      	b.n	800176e <HAL_ADC_Start+0x9a>
 800176a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	6812      	ldr	r2, [r2, #0]
 8001772:	4293      	cmp	r3, r2
 8001774:	d002      	beq.n	800177c <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d105      	bne.n	8001788 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001780:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800178c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001790:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001794:	d106      	bne.n	80017a4 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800179a:	f023 0206 	bic.w	r2, r3, #6
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	661a      	str	r2, [r3, #96]	; 0x60
 80017a2:	e002      	b.n	80017aa <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2200      	movs	r2, #0
 80017a8:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	221c      	movs	r2, #28
 80017b0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a32      	ldr	r2, [pc, #200]	; (8001888 <HAL_ADC_Start+0x1b4>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d009      	beq.n	80017d8 <HAL_ADC_Start+0x104>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a32      	ldr	r2, [pc, #200]	; (8001894 <HAL_ADC_Start+0x1c0>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d002      	beq.n	80017d4 <HAL_ADC_Start+0x100>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	e003      	b.n	80017dc <HAL_ADC_Start+0x108>
 80017d4:	4b30      	ldr	r3, [pc, #192]	; (8001898 <HAL_ADC_Start+0x1c4>)
 80017d6:	e001      	b.n	80017dc <HAL_ADC_Start+0x108>
 80017d8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	6812      	ldr	r2, [r2, #0]
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d008      	beq.n	80017f6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d005      	beq.n	80017f6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	2b05      	cmp	r3, #5
 80017ee:	d002      	beq.n	80017f6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	2b09      	cmp	r3, #9
 80017f4:	d114      	bne.n	8001820 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d007      	beq.n	8001814 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001808:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800180c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff fd3d 	bl	8001298 <LL_ADC_REG_StartConversion>
 800181e:	e02d      	b.n	800187c <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001824:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a15      	ldr	r2, [pc, #84]	; (8001888 <HAL_ADC_Start+0x1b4>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d009      	beq.n	800184a <HAL_ADC_Start+0x176>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a16      	ldr	r2, [pc, #88]	; (8001894 <HAL_ADC_Start+0x1c0>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d002      	beq.n	8001846 <HAL_ADC_Start+0x172>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	e003      	b.n	800184e <HAL_ADC_Start+0x17a>
 8001846:	4b14      	ldr	r3, [pc, #80]	; (8001898 <HAL_ADC_Start+0x1c4>)
 8001848:	e001      	b.n	800184e <HAL_ADC_Start+0x17a>
 800184a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800184e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001858:	2b00      	cmp	r3, #0
 800185a:	d00f      	beq.n	800187c <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001860:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001864:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	65da      	str	r2, [r3, #92]	; 0x5c
 800186c:	e006      	b.n	800187c <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2200      	movs	r2, #0
 8001872:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8001876:	e001      	b.n	800187c <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001878:	2302      	movs	r3, #2
 800187a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800187c:	7dfb      	ldrb	r3, [r7, #23]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3718      	adds	r7, #24
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	50000100 	.word	0x50000100
 800188c:	50000300 	.word	0x50000300
 8001890:	50000700 	.word	0x50000700
 8001894:	50000500 	.word	0x50000500
 8001898:	50000400 	.word	0x50000400

0800189c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d101      	bne.n	80018b2 <HAL_ADC_Stop+0x16>
 80018ae:	2302      	movs	r3, #2
 80018b0:	e023      	b.n	80018fa <HAL_ADC_Stop+0x5e>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2201      	movs	r2, #1
 80018b6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80018ba:	2103      	movs	r1, #3
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f000 fd75 	bl	80023ac <ADC_ConversionStop>
 80018c2:	4603      	mov	r3, r0
 80018c4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80018c6:	7bfb      	ldrb	r3, [r7, #15]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d111      	bne.n	80018f0 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f000 febf 	bl	8002650 <ADC_Disable>
 80018d2:	4603      	mov	r3, r0
 80018d4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d109      	bne.n	80018f0 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018e0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80018e4:	f023 0301 	bic.w	r3, r3, #1
 80018e8:	f043 0201 	orr.w	r2, r3, #1
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80018f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b088      	sub	sp, #32
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001916:	d004      	beq.n	8001922 <HAL_ADC_PollForConversion+0x1e>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a77      	ldr	r2, [pc, #476]	; (8001afc <HAL_ADC_PollForConversion+0x1f8>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d101      	bne.n	8001926 <HAL_ADC_PollForConversion+0x22>
 8001922:	4b77      	ldr	r3, [pc, #476]	; (8001b00 <HAL_ADC_PollForConversion+0x1fc>)
 8001924:	e000      	b.n	8001928 <HAL_ADC_PollForConversion+0x24>
 8001926:	4b77      	ldr	r3, [pc, #476]	; (8001b04 <HAL_ADC_PollForConversion+0x200>)
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff fbfd 	bl	8001128 <LL_ADC_GetMultimode>
 800192e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	2b08      	cmp	r3, #8
 8001936:	d102      	bne.n	800193e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001938:	2308      	movs	r3, #8
 800193a:	61fb      	str	r3, [r7, #28]
 800193c:	e037      	b.n	80019ae <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d005      	beq.n	8001950 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	2b05      	cmp	r3, #5
 8001948:	d002      	beq.n	8001950 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	2b09      	cmp	r3, #9
 800194e:	d111      	bne.n	8001974 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	2b00      	cmp	r3, #0
 800195c:	d007      	beq.n	800196e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001962:	f043 0220 	orr.w	r2, r3, #32
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e0c1      	b.n	8001af2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800196e:	2304      	movs	r3, #4
 8001970:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001972:	e01c      	b.n	80019ae <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800197c:	d004      	beq.n	8001988 <HAL_ADC_PollForConversion+0x84>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a5e      	ldr	r2, [pc, #376]	; (8001afc <HAL_ADC_PollForConversion+0x1f8>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d101      	bne.n	800198c <HAL_ADC_PollForConversion+0x88>
 8001988:	4b5d      	ldr	r3, [pc, #372]	; (8001b00 <HAL_ADC_PollForConversion+0x1fc>)
 800198a:	e000      	b.n	800198e <HAL_ADC_PollForConversion+0x8a>
 800198c:	4b5d      	ldr	r3, [pc, #372]	; (8001b04 <HAL_ADC_PollForConversion+0x200>)
 800198e:	4618      	mov	r0, r3
 8001990:	f7ff fbd8 	bl	8001144 <LL_ADC_GetMultiDMATransfer>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d007      	beq.n	80019aa <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800199e:	f043 0220 	orr.w	r2, r3, #32
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e0a3      	b.n	8001af2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80019aa:	2304      	movs	r3, #4
 80019ac:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80019ae:	f7ff fa2d 	bl	8000e0c <HAL_GetTick>
 80019b2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80019b4:	e021      	b.n	80019fa <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019bc:	d01d      	beq.n	80019fa <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80019be:	f7ff fa25 	bl	8000e0c <HAL_GetTick>
 80019c2:	4602      	mov	r2, r0
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	683a      	ldr	r2, [r7, #0]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d302      	bcc.n	80019d4 <HAL_ADC_PollForConversion+0xd0>
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d112      	bne.n	80019fa <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	4013      	ands	r3, r2
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d10b      	bne.n	80019fa <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019e6:	f043 0204 	orr.w	r2, r3, #4
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2200      	movs	r2, #0
 80019f2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e07b      	b.n	8001af2 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	4013      	ands	r3, r2
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d0d6      	beq.n	80019b6 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a0c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff faf7 	bl	800100c <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d01c      	beq.n	8001a5e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	7f5b      	ldrb	r3, [r3, #29]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d118      	bne.n	8001a5e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0308 	and.w	r3, r3, #8
 8001a36:	2b08      	cmp	r3, #8
 8001a38:	d111      	bne.n	8001a5e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a3e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d105      	bne.n	8001a5e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a56:	f043 0201 	orr.w	r2, r3, #1
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a26      	ldr	r2, [pc, #152]	; (8001afc <HAL_ADC_PollForConversion+0x1f8>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d009      	beq.n	8001a7c <HAL_ADC_PollForConversion+0x178>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a26      	ldr	r2, [pc, #152]	; (8001b08 <HAL_ADC_PollForConversion+0x204>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d002      	beq.n	8001a78 <HAL_ADC_PollForConversion+0x174>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	e003      	b.n	8001a80 <HAL_ADC_PollForConversion+0x17c>
 8001a78:	4b24      	ldr	r3, [pc, #144]	; (8001b0c <HAL_ADC_PollForConversion+0x208>)
 8001a7a:	e001      	b.n	8001a80 <HAL_ADC_PollForConversion+0x17c>
 8001a7c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	6812      	ldr	r2, [r2, #0]
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d008      	beq.n	8001a9a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d005      	beq.n	8001a9a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	2b05      	cmp	r3, #5
 8001a92:	d002      	beq.n	8001a9a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	2b09      	cmp	r3, #9
 8001a98:	d104      	bne.n	8001aa4 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	61bb      	str	r3, [r7, #24]
 8001aa2:	e014      	b.n	8001ace <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a14      	ldr	r2, [pc, #80]	; (8001afc <HAL_ADC_PollForConversion+0x1f8>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d009      	beq.n	8001ac2 <HAL_ADC_PollForConversion+0x1be>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a15      	ldr	r2, [pc, #84]	; (8001b08 <HAL_ADC_PollForConversion+0x204>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d002      	beq.n	8001abe <HAL_ADC_PollForConversion+0x1ba>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	e003      	b.n	8001ac6 <HAL_ADC_PollForConversion+0x1c2>
 8001abe:	4b13      	ldr	r3, [pc, #76]	; (8001b0c <HAL_ADC_PollForConversion+0x208>)
 8001ac0:	e001      	b.n	8001ac6 <HAL_ADC_PollForConversion+0x1c2>
 8001ac2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001ac6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	2b08      	cmp	r3, #8
 8001ad2:	d104      	bne.n	8001ade <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2208      	movs	r2, #8
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	e008      	b.n	8001af0 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d103      	bne.n	8001af0 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	220c      	movs	r2, #12
 8001aee:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3720      	adds	r7, #32
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	50000100 	.word	0x50000100
 8001b00:	50000300 	.word	0x50000300
 8001b04:	50000700 	.word	0x50000700
 8001b08:	50000500 	.word	0x50000500
 8001b0c:	50000400 	.word	0x50000400

08001b10 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
	...

08001b2c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b0b6      	sub	sp, #216	; 0xd8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b36:	2300      	movs	r3, #0
 8001b38:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d102      	bne.n	8001b50 <HAL_ADC_ConfigChannel+0x24>
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	f000 bc13 	b.w	8002376 <HAL_ADC_ConfigChannel+0x84a>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2201      	movs	r2, #1
 8001b54:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff fbc3 	bl	80012e8 <LL_ADC_REG_IsConversionOngoing>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	f040 83f3 	bne.w	8002350 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6818      	ldr	r0, [r3, #0]
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	6859      	ldr	r1, [r3, #4]
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	461a      	mov	r2, r3
 8001b78:	f7ff fa5b 	bl	8001032 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff fbb1 	bl	80012e8 <LL_ADC_REG_IsConversionOngoing>
 8001b86:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff fbd1 	bl	8001336 <LL_ADC_INJ_IsConversionOngoing>
 8001b94:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b98:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	f040 81d9 	bne.w	8001f54 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ba2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f040 81d4 	bne.w	8001f54 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001bb4:	d10f      	bne.n	8001bd6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6818      	ldr	r0, [r3, #0]
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	f7ff fa62 	bl	800108a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff fa09 	bl	8000fe6 <LL_ADC_SetSamplingTimeCommonConfig>
 8001bd4:	e00e      	b.n	8001bf4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6818      	ldr	r0, [r3, #0]
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	6819      	ldr	r1, [r3, #0]
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	461a      	mov	r2, r3
 8001be4:	f7ff fa51 	bl	800108a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2100      	movs	r1, #0
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff f9f9 	bl	8000fe6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	695a      	ldr	r2, [r3, #20]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	68db      	ldr	r3, [r3, #12]
 8001bfe:	08db      	lsrs	r3, r3, #3
 8001c00:	f003 0303 	and.w	r3, r3, #3
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	2b04      	cmp	r3, #4
 8001c14:	d022      	beq.n	8001c5c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6818      	ldr	r0, [r3, #0]
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	6919      	ldr	r1, [r3, #16]
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c26:	f7ff f953 	bl	8000ed0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6818      	ldr	r0, [r3, #0]
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	6919      	ldr	r1, [r3, #16]
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	699b      	ldr	r3, [r3, #24]
 8001c36:	461a      	mov	r2, r3
 8001c38:	f7ff f99f 	bl	8000f7a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6818      	ldr	r0, [r3, #0]
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d102      	bne.n	8001c52 <HAL_ADC_ConfigChannel+0x126>
 8001c4c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c50:	e000      	b.n	8001c54 <HAL_ADC_ConfigChannel+0x128>
 8001c52:	2300      	movs	r3, #0
 8001c54:	461a      	mov	r2, r3
 8001c56:	f7ff f9ab 	bl	8000fb0 <LL_ADC_SetOffsetSaturation>
 8001c5a:	e17b      	b.n	8001f54 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2100      	movs	r1, #0
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff f958 	bl	8000f18 <LL_ADC_GetOffsetChannel>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d10a      	bne.n	8001c88 <HAL_ADC_ConfigChannel+0x15c>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2100      	movs	r1, #0
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff f94d 	bl	8000f18 <LL_ADC_GetOffsetChannel>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	0e9b      	lsrs	r3, r3, #26
 8001c82:	f003 021f 	and.w	r2, r3, #31
 8001c86:	e01e      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x19a>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff f942 	bl	8000f18 <LL_ADC_GetOffsetChannel>
 8001c94:	4603      	mov	r3, r0
 8001c96:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001c9e:	fa93 f3a3 	rbit	r3, r3
 8001ca2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ca6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001caa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001cae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8001cb6:	2320      	movs	r3, #32
 8001cb8:	e004      	b.n	8001cc4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8001cba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001cbe:	fab3 f383 	clz	r3, r3
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d105      	bne.n	8001cde <HAL_ADC_ConfigChannel+0x1b2>
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	0e9b      	lsrs	r3, r3, #26
 8001cd8:	f003 031f 	and.w	r3, r3, #31
 8001cdc:	e018      	b.n	8001d10 <HAL_ADC_ConfigChannel+0x1e4>
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001cea:	fa93 f3a3 	rbit	r3, r3
 8001cee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001cf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001cf6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001cfa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8001d02:	2320      	movs	r3, #32
 8001d04:	e004      	b.n	8001d10 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8001d06:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001d0a:	fab3 f383 	clz	r3, r3
 8001d0e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d106      	bne.n	8001d22 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff f911 	bl	8000f44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2101      	movs	r1, #1
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff f8f5 	bl	8000f18 <LL_ADC_GetOffsetChannel>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d10a      	bne.n	8001d4e <HAL_ADC_ConfigChannel+0x222>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2101      	movs	r1, #1
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff f8ea 	bl	8000f18 <LL_ADC_GetOffsetChannel>
 8001d44:	4603      	mov	r3, r0
 8001d46:	0e9b      	lsrs	r3, r3, #26
 8001d48:	f003 021f 	and.w	r2, r3, #31
 8001d4c:	e01e      	b.n	8001d8c <HAL_ADC_ConfigChannel+0x260>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2101      	movs	r1, #1
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff f8df 	bl	8000f18 <LL_ADC_GetOffsetChannel>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d60:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001d64:	fa93 f3a3 	rbit	r3, r3
 8001d68:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001d6c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001d70:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001d74:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d101      	bne.n	8001d80 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8001d7c:	2320      	movs	r3, #32
 8001d7e:	e004      	b.n	8001d8a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8001d80:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d84:	fab3 f383 	clz	r3, r3
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d105      	bne.n	8001da4 <HAL_ADC_ConfigChannel+0x278>
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	0e9b      	lsrs	r3, r3, #26
 8001d9e:	f003 031f 	and.w	r3, r3, #31
 8001da2:	e018      	b.n	8001dd6 <HAL_ADC_ConfigChannel+0x2aa>
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001db0:	fa93 f3a3 	rbit	r3, r3
 8001db4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001db8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001dbc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001dc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d101      	bne.n	8001dcc <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8001dc8:	2320      	movs	r3, #32
 8001dca:	e004      	b.n	8001dd6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8001dcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001dd0:	fab3 f383 	clz	r3, r3
 8001dd4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d106      	bne.n	8001de8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2200      	movs	r2, #0
 8001de0:	2101      	movs	r1, #1
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff f8ae 	bl	8000f44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2102      	movs	r1, #2
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff f892 	bl	8000f18 <LL_ADC_GetOffsetChannel>
 8001df4:	4603      	mov	r3, r0
 8001df6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d10a      	bne.n	8001e14 <HAL_ADC_ConfigChannel+0x2e8>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2102      	movs	r1, #2
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff f887 	bl	8000f18 <LL_ADC_GetOffsetChannel>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	0e9b      	lsrs	r3, r3, #26
 8001e0e:	f003 021f 	and.w	r2, r3, #31
 8001e12:	e01e      	b.n	8001e52 <HAL_ADC_ConfigChannel+0x326>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2102      	movs	r1, #2
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff f87c 	bl	8000f18 <LL_ADC_GetOffsetChannel>
 8001e20:	4603      	mov	r3, r0
 8001e22:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001e2a:	fa93 f3a3 	rbit	r3, r3
 8001e2e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001e32:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001e36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001e3a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8001e42:	2320      	movs	r3, #32
 8001e44:	e004      	b.n	8001e50 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8001e46:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e4a:	fab3 f383 	clz	r3, r3
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d105      	bne.n	8001e6a <HAL_ADC_ConfigChannel+0x33e>
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	0e9b      	lsrs	r3, r3, #26
 8001e64:	f003 031f 	and.w	r3, r3, #31
 8001e68:	e016      	b.n	8001e98 <HAL_ADC_ConfigChannel+0x36c>
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e72:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e76:	fa93 f3a3 	rbit	r3, r3
 8001e7a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001e7c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001e7e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001e82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8001e8a:	2320      	movs	r3, #32
 8001e8c:	e004      	b.n	8001e98 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8001e8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e92:	fab3 f383 	clz	r3, r3
 8001e96:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d106      	bne.n	8001eaa <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2102      	movs	r1, #2
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff f84d 	bl	8000f44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2103      	movs	r1, #3
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff f831 	bl	8000f18 <LL_ADC_GetOffsetChannel>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d10a      	bne.n	8001ed6 <HAL_ADC_ConfigChannel+0x3aa>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2103      	movs	r1, #3
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff f826 	bl	8000f18 <LL_ADC_GetOffsetChannel>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	0e9b      	lsrs	r3, r3, #26
 8001ed0:	f003 021f 	and.w	r2, r3, #31
 8001ed4:	e017      	b.n	8001f06 <HAL_ADC_ConfigChannel+0x3da>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	2103      	movs	r1, #3
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff f81b 	bl	8000f18 <LL_ADC_GetOffsetChannel>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ee8:	fa93 f3a3 	rbit	r3, r3
 8001eec:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001eee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ef0:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001ef2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d101      	bne.n	8001efc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8001ef8:	2320      	movs	r3, #32
 8001efa:	e003      	b.n	8001f04 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8001efc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001efe:	fab3 f383 	clz	r3, r3
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d105      	bne.n	8001f1e <HAL_ADC_ConfigChannel+0x3f2>
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	0e9b      	lsrs	r3, r3, #26
 8001f18:	f003 031f 	and.w	r3, r3, #31
 8001f1c:	e011      	b.n	8001f42 <HAL_ADC_ConfigChannel+0x416>
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f24:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f26:	fa93 f3a3 	rbit	r3, r3
 8001f2a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001f2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001f2e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001f30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d101      	bne.n	8001f3a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8001f36:	2320      	movs	r3, #32
 8001f38:	e003      	b.n	8001f42 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8001f3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f3c:	fab3 f383 	clz	r3, r3
 8001f40:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d106      	bne.n	8001f54 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	2103      	movs	r1, #3
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7fe fff8 	bl	8000f44 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff f977 	bl	800124c <LL_ADC_IsEnabled>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	f040 813d 	bne.w	80021e0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6818      	ldr	r0, [r3, #0]
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	6819      	ldr	r1, [r3, #0]
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	461a      	mov	r2, r3
 8001f74:	f7ff f8b4 	bl	80010e0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	4aa2      	ldr	r2, [pc, #648]	; (8002208 <HAL_ADC_ConfigChannel+0x6dc>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	f040 812e 	bne.w	80021e0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d10b      	bne.n	8001fac <HAL_ADC_ConfigChannel+0x480>
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	0e9b      	lsrs	r3, r3, #26
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	f003 031f 	and.w	r3, r3, #31
 8001fa0:	2b09      	cmp	r3, #9
 8001fa2:	bf94      	ite	ls
 8001fa4:	2301      	movls	r3, #1
 8001fa6:	2300      	movhi	r3, #0
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	e019      	b.n	8001fe0 <HAL_ADC_ConfigChannel+0x4b4>
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fb4:	fa93 f3a3 	rbit	r3, r3
 8001fb8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001fba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001fbc:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001fbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d101      	bne.n	8001fc8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8001fc4:	2320      	movs	r3, #32
 8001fc6:	e003      	b.n	8001fd0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8001fc8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001fca:	fab3 f383 	clz	r3, r3
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	f003 031f 	and.w	r3, r3, #31
 8001fd6:	2b09      	cmp	r3, #9
 8001fd8:	bf94      	ite	ls
 8001fda:	2301      	movls	r3, #1
 8001fdc:	2300      	movhi	r3, #0
 8001fde:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d079      	beq.n	80020d8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d107      	bne.n	8002000 <HAL_ADC_ConfigChannel+0x4d4>
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	0e9b      	lsrs	r3, r3, #26
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	069b      	lsls	r3, r3, #26
 8001ffa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ffe:	e015      	b.n	800202c <HAL_ADC_ConfigChannel+0x500>
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002006:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002008:	fa93 f3a3 	rbit	r3, r3
 800200c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800200e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002010:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002012:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002018:	2320      	movs	r3, #32
 800201a:	e003      	b.n	8002024 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800201c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800201e:	fab3 f383 	clz	r3, r3
 8002022:	b2db      	uxtb	r3, r3
 8002024:	3301      	adds	r3, #1
 8002026:	069b      	lsls	r3, r3, #26
 8002028:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002034:	2b00      	cmp	r3, #0
 8002036:	d109      	bne.n	800204c <HAL_ADC_ConfigChannel+0x520>
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	0e9b      	lsrs	r3, r3, #26
 800203e:	3301      	adds	r3, #1
 8002040:	f003 031f 	and.w	r3, r3, #31
 8002044:	2101      	movs	r1, #1
 8002046:	fa01 f303 	lsl.w	r3, r1, r3
 800204a:	e017      	b.n	800207c <HAL_ADC_ConfigChannel+0x550>
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002052:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002054:	fa93 f3a3 	rbit	r3, r3
 8002058:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800205a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800205c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800205e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002060:	2b00      	cmp	r3, #0
 8002062:	d101      	bne.n	8002068 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002064:	2320      	movs	r3, #32
 8002066:	e003      	b.n	8002070 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002068:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800206a:	fab3 f383 	clz	r3, r3
 800206e:	b2db      	uxtb	r3, r3
 8002070:	3301      	adds	r3, #1
 8002072:	f003 031f 	and.w	r3, r3, #31
 8002076:	2101      	movs	r1, #1
 8002078:	fa01 f303 	lsl.w	r3, r1, r3
 800207c:	ea42 0103 	orr.w	r1, r2, r3
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002088:	2b00      	cmp	r3, #0
 800208a:	d10a      	bne.n	80020a2 <HAL_ADC_ConfigChannel+0x576>
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	0e9b      	lsrs	r3, r3, #26
 8002092:	3301      	adds	r3, #1
 8002094:	f003 021f 	and.w	r2, r3, #31
 8002098:	4613      	mov	r3, r2
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	4413      	add	r3, r2
 800209e:	051b      	lsls	r3, r3, #20
 80020a0:	e018      	b.n	80020d4 <HAL_ADC_ConfigChannel+0x5a8>
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020aa:	fa93 f3a3 	rbit	r3, r3
 80020ae:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80020b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80020b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d101      	bne.n	80020be <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80020ba:	2320      	movs	r3, #32
 80020bc:	e003      	b.n	80020c6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80020be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020c0:	fab3 f383 	clz	r3, r3
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	3301      	adds	r3, #1
 80020c8:	f003 021f 	and.w	r2, r3, #31
 80020cc:	4613      	mov	r3, r2
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	4413      	add	r3, r2
 80020d2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020d4:	430b      	orrs	r3, r1
 80020d6:	e07e      	b.n	80021d6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d107      	bne.n	80020f4 <HAL_ADC_ConfigChannel+0x5c8>
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	0e9b      	lsrs	r3, r3, #26
 80020ea:	3301      	adds	r3, #1
 80020ec:	069b      	lsls	r3, r3, #26
 80020ee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020f2:	e015      	b.n	8002120 <HAL_ADC_ConfigChannel+0x5f4>
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020fc:	fa93 f3a3 	rbit	r3, r3
 8002100:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002104:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002108:	2b00      	cmp	r3, #0
 800210a:	d101      	bne.n	8002110 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800210c:	2320      	movs	r3, #32
 800210e:	e003      	b.n	8002118 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002112:	fab3 f383 	clz	r3, r3
 8002116:	b2db      	uxtb	r3, r3
 8002118:	3301      	adds	r3, #1
 800211a:	069b      	lsls	r3, r3, #26
 800211c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002128:	2b00      	cmp	r3, #0
 800212a:	d109      	bne.n	8002140 <HAL_ADC_ConfigChannel+0x614>
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	0e9b      	lsrs	r3, r3, #26
 8002132:	3301      	adds	r3, #1
 8002134:	f003 031f 	and.w	r3, r3, #31
 8002138:	2101      	movs	r1, #1
 800213a:	fa01 f303 	lsl.w	r3, r1, r3
 800213e:	e017      	b.n	8002170 <HAL_ADC_ConfigChannel+0x644>
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002146:	6a3b      	ldr	r3, [r7, #32]
 8002148:	fa93 f3a3 	rbit	r3, r3
 800214c:	61fb      	str	r3, [r7, #28]
  return result;
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002154:	2b00      	cmp	r3, #0
 8002156:	d101      	bne.n	800215c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002158:	2320      	movs	r3, #32
 800215a:	e003      	b.n	8002164 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800215c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800215e:	fab3 f383 	clz	r3, r3
 8002162:	b2db      	uxtb	r3, r3
 8002164:	3301      	adds	r3, #1
 8002166:	f003 031f 	and.w	r3, r3, #31
 800216a:	2101      	movs	r1, #1
 800216c:	fa01 f303 	lsl.w	r3, r1, r3
 8002170:	ea42 0103 	orr.w	r1, r2, r3
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800217c:	2b00      	cmp	r3, #0
 800217e:	d10d      	bne.n	800219c <HAL_ADC_ConfigChannel+0x670>
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	0e9b      	lsrs	r3, r3, #26
 8002186:	3301      	adds	r3, #1
 8002188:	f003 021f 	and.w	r2, r3, #31
 800218c:	4613      	mov	r3, r2
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	4413      	add	r3, r2
 8002192:	3b1e      	subs	r3, #30
 8002194:	051b      	lsls	r3, r3, #20
 8002196:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800219a:	e01b      	b.n	80021d4 <HAL_ADC_ConfigChannel+0x6a8>
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	fa93 f3a3 	rbit	r3, r3
 80021a8:	613b      	str	r3, [r7, #16]
  return result;
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d101      	bne.n	80021b8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80021b4:	2320      	movs	r3, #32
 80021b6:	e003      	b.n	80021c0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	fab3 f383 	clz	r3, r3
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	3301      	adds	r3, #1
 80021c2:	f003 021f 	and.w	r2, r3, #31
 80021c6:	4613      	mov	r3, r2
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	4413      	add	r3, r2
 80021cc:	3b1e      	subs	r3, #30
 80021ce:	051b      	lsls	r3, r3, #20
 80021d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021d4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80021d6:	683a      	ldr	r2, [r7, #0]
 80021d8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021da:	4619      	mov	r1, r3
 80021dc:	f7fe ff55 	bl	800108a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	4b09      	ldr	r3, [pc, #36]	; (800220c <HAL_ADC_ConfigChannel+0x6e0>)
 80021e6:	4013      	ands	r3, r2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	f000 80be 	beq.w	800236a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021f6:	d004      	beq.n	8002202 <HAL_ADC_ConfigChannel+0x6d6>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a04      	ldr	r2, [pc, #16]	; (8002210 <HAL_ADC_ConfigChannel+0x6e4>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d10a      	bne.n	8002218 <HAL_ADC_ConfigChannel+0x6ec>
 8002202:	4b04      	ldr	r3, [pc, #16]	; (8002214 <HAL_ADC_ConfigChannel+0x6e8>)
 8002204:	e009      	b.n	800221a <HAL_ADC_ConfigChannel+0x6ee>
 8002206:	bf00      	nop
 8002208:	407f0000 	.word	0x407f0000
 800220c:	80080000 	.word	0x80080000
 8002210:	50000100 	.word	0x50000100
 8002214:	50000300 	.word	0x50000300
 8002218:	4b59      	ldr	r3, [pc, #356]	; (8002380 <HAL_ADC_ConfigChannel+0x854>)
 800221a:	4618      	mov	r0, r3
 800221c:	f7fe fe4a 	bl	8000eb4 <LL_ADC_GetCommonPathInternalCh>
 8002220:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a56      	ldr	r2, [pc, #344]	; (8002384 <HAL_ADC_ConfigChannel+0x858>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d004      	beq.n	8002238 <HAL_ADC_ConfigChannel+0x70c>
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a55      	ldr	r2, [pc, #340]	; (8002388 <HAL_ADC_ConfigChannel+0x85c>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d13a      	bne.n	80022ae <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002238:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800223c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d134      	bne.n	80022ae <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800224c:	d005      	beq.n	800225a <HAL_ADC_ConfigChannel+0x72e>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a4e      	ldr	r2, [pc, #312]	; (800238c <HAL_ADC_ConfigChannel+0x860>)
 8002254:	4293      	cmp	r3, r2
 8002256:	f040 8085 	bne.w	8002364 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002262:	d004      	beq.n	800226e <HAL_ADC_ConfigChannel+0x742>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a49      	ldr	r2, [pc, #292]	; (8002390 <HAL_ADC_ConfigChannel+0x864>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d101      	bne.n	8002272 <HAL_ADC_ConfigChannel+0x746>
 800226e:	4a49      	ldr	r2, [pc, #292]	; (8002394 <HAL_ADC_ConfigChannel+0x868>)
 8002270:	e000      	b.n	8002274 <HAL_ADC_ConfigChannel+0x748>
 8002272:	4a43      	ldr	r2, [pc, #268]	; (8002380 <HAL_ADC_ConfigChannel+0x854>)
 8002274:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002278:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800227c:	4619      	mov	r1, r3
 800227e:	4610      	mov	r0, r2
 8002280:	f7fe fe05 	bl	8000e8e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002284:	4b44      	ldr	r3, [pc, #272]	; (8002398 <HAL_ADC_ConfigChannel+0x86c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	099b      	lsrs	r3, r3, #6
 800228a:	4a44      	ldr	r2, [pc, #272]	; (800239c <HAL_ADC_ConfigChannel+0x870>)
 800228c:	fba2 2303 	umull	r2, r3, r2, r3
 8002290:	099b      	lsrs	r3, r3, #6
 8002292:	1c5a      	adds	r2, r3, #1
 8002294:	4613      	mov	r3, r2
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	4413      	add	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800229e:	e002      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	3b01      	subs	r3, #1
 80022a4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d1f9      	bne.n	80022a0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022ac:	e05a      	b.n	8002364 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a3b      	ldr	r2, [pc, #236]	; (80023a0 <HAL_ADC_ConfigChannel+0x874>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d125      	bne.n	8002304 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80022b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80022bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d11f      	bne.n	8002304 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a31      	ldr	r2, [pc, #196]	; (8002390 <HAL_ADC_ConfigChannel+0x864>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d104      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x7ac>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a34      	ldr	r2, [pc, #208]	; (80023a4 <HAL_ADC_ConfigChannel+0x878>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d047      	beq.n	8002368 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022e0:	d004      	beq.n	80022ec <HAL_ADC_ConfigChannel+0x7c0>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a2a      	ldr	r2, [pc, #168]	; (8002390 <HAL_ADC_ConfigChannel+0x864>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d101      	bne.n	80022f0 <HAL_ADC_ConfigChannel+0x7c4>
 80022ec:	4a29      	ldr	r2, [pc, #164]	; (8002394 <HAL_ADC_ConfigChannel+0x868>)
 80022ee:	e000      	b.n	80022f2 <HAL_ADC_ConfigChannel+0x7c6>
 80022f0:	4a23      	ldr	r2, [pc, #140]	; (8002380 <HAL_ADC_ConfigChannel+0x854>)
 80022f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80022f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022fa:	4619      	mov	r1, r3
 80022fc:	4610      	mov	r0, r2
 80022fe:	f7fe fdc6 	bl	8000e8e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002302:	e031      	b.n	8002368 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a27      	ldr	r2, [pc, #156]	; (80023a8 <HAL_ADC_ConfigChannel+0x87c>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d12d      	bne.n	800236a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800230e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002312:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d127      	bne.n	800236a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a1c      	ldr	r2, [pc, #112]	; (8002390 <HAL_ADC_ConfigChannel+0x864>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d022      	beq.n	800236a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800232c:	d004      	beq.n	8002338 <HAL_ADC_ConfigChannel+0x80c>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a17      	ldr	r2, [pc, #92]	; (8002390 <HAL_ADC_ConfigChannel+0x864>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d101      	bne.n	800233c <HAL_ADC_ConfigChannel+0x810>
 8002338:	4a16      	ldr	r2, [pc, #88]	; (8002394 <HAL_ADC_ConfigChannel+0x868>)
 800233a:	e000      	b.n	800233e <HAL_ADC_ConfigChannel+0x812>
 800233c:	4a10      	ldr	r2, [pc, #64]	; (8002380 <HAL_ADC_ConfigChannel+0x854>)
 800233e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002342:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002346:	4619      	mov	r1, r3
 8002348:	4610      	mov	r0, r2
 800234a:	f7fe fda0 	bl	8000e8e <LL_ADC_SetCommonPathInternalCh>
 800234e:	e00c      	b.n	800236a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002354:	f043 0220 	orr.w	r2, r3, #32
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002362:	e002      	b.n	800236a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002364:	bf00      	nop
 8002366:	e000      	b.n	800236a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002368:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002372:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002376:	4618      	mov	r0, r3
 8002378:	37d8      	adds	r7, #216	; 0xd8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	50000700 	.word	0x50000700
 8002384:	c3210000 	.word	0xc3210000
 8002388:	90c00010 	.word	0x90c00010
 800238c:	50000600 	.word	0x50000600
 8002390:	50000100 	.word	0x50000100
 8002394:	50000300 	.word	0x50000300
 8002398:	20000000 	.word	0x20000000
 800239c:	053e2d63 	.word	0x053e2d63
 80023a0:	c7520000 	.word	0xc7520000
 80023a4:	50000500 	.word	0x50000500
 80023a8:	cb840000 	.word	0xcb840000

080023ac <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b088      	sub	sp, #32
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7fe ff90 	bl	80012e8 <LL_ADC_REG_IsConversionOngoing>
 80023c8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7fe ffb1 	bl	8001336 <LL_ADC_INJ_IsConversionOngoing>
 80023d4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d103      	bne.n	80023e4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	f000 8098 	beq.w	8002514 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d02a      	beq.n	8002448 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	7f5b      	ldrb	r3, [r3, #29]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d126      	bne.n	8002448 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	7f1b      	ldrb	r3, [r3, #28]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d122      	bne.n	8002448 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002402:	2301      	movs	r3, #1
 8002404:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002406:	e014      	b.n	8002432 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	4a45      	ldr	r2, [pc, #276]	; (8002520 <ADC_ConversionStop+0x174>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d90d      	bls.n	800242c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002414:	f043 0210 	orr.w	r2, r3, #16
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002420:	f043 0201 	orr.w	r2, r3, #1
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e074      	b.n	8002516 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	3301      	adds	r3, #1
 8002430:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800243c:	2b40      	cmp	r3, #64	; 0x40
 800243e:	d1e3      	bne.n	8002408 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2240      	movs	r2, #64	; 0x40
 8002446:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	2b02      	cmp	r3, #2
 800244c:	d014      	beq.n	8002478 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7fe ff48 	bl	80012e8 <LL_ADC_REG_IsConversionOngoing>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d00c      	beq.n	8002478 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f7fe ff05 	bl	8001272 <LL_ADC_IsDisableOngoing>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d104      	bne.n	8002478 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4618      	mov	r0, r3
 8002474:	f7fe ff24 	bl	80012c0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	2b01      	cmp	r3, #1
 800247c:	d014      	beq.n	80024a8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4618      	mov	r0, r3
 8002484:	f7fe ff57 	bl	8001336 <LL_ADC_INJ_IsConversionOngoing>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d00c      	beq.n	80024a8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe feed 	bl	8001272 <LL_ADC_IsDisableOngoing>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d104      	bne.n	80024a8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fe ff33 	bl	800130e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d005      	beq.n	80024ba <ADC_ConversionStop+0x10e>
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	2b03      	cmp	r3, #3
 80024b2:	d105      	bne.n	80024c0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80024b4:	230c      	movs	r3, #12
 80024b6:	617b      	str	r3, [r7, #20]
        break;
 80024b8:	e005      	b.n	80024c6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80024ba:	2308      	movs	r3, #8
 80024bc:	617b      	str	r3, [r7, #20]
        break;
 80024be:	e002      	b.n	80024c6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80024c0:	2304      	movs	r3, #4
 80024c2:	617b      	str	r3, [r7, #20]
        break;
 80024c4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80024c6:	f7fe fca1 	bl	8000e0c <HAL_GetTick>
 80024ca:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80024cc:	e01b      	b.n	8002506 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80024ce:	f7fe fc9d 	bl	8000e0c <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	2b05      	cmp	r3, #5
 80024da:	d914      	bls.n	8002506 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	689a      	ldr	r2, [r3, #8]
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	4013      	ands	r3, r2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d00d      	beq.n	8002506 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ee:	f043 0210 	orr.w	r2, r3, #16
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024fa:	f043 0201 	orr.w	r2, r3, #1
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e007      	b.n	8002516 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	689a      	ldr	r2, [r3, #8]
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	4013      	ands	r3, r2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d1dc      	bne.n	80024ce <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	3720      	adds	r7, #32
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	a33fffff 	.word	0xa33fffff

08002524 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800252c:	2300      	movs	r3, #0
 800252e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4618      	mov	r0, r3
 8002536:	f7fe fe89 	bl	800124c <LL_ADC_IsEnabled>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d176      	bne.n	800262e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689a      	ldr	r2, [r3, #8]
 8002546:	4b3c      	ldr	r3, [pc, #240]	; (8002638 <ADC_Enable+0x114>)
 8002548:	4013      	ands	r3, r2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00d      	beq.n	800256a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002552:	f043 0210 	orr.w	r2, r3, #16
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800255e:	f043 0201 	orr.w	r2, r3, #1
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e062      	b.n	8002630 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4618      	mov	r0, r3
 8002570:	f7fe fe44 	bl	80011fc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800257c:	d004      	beq.n	8002588 <ADC_Enable+0x64>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a2e      	ldr	r2, [pc, #184]	; (800263c <ADC_Enable+0x118>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d101      	bne.n	800258c <ADC_Enable+0x68>
 8002588:	4b2d      	ldr	r3, [pc, #180]	; (8002640 <ADC_Enable+0x11c>)
 800258a:	e000      	b.n	800258e <ADC_Enable+0x6a>
 800258c:	4b2d      	ldr	r3, [pc, #180]	; (8002644 <ADC_Enable+0x120>)
 800258e:	4618      	mov	r0, r3
 8002590:	f7fe fc90 	bl	8000eb4 <LL_ADC_GetCommonPathInternalCh>
 8002594:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002596:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800259a:	2b00      	cmp	r3, #0
 800259c:	d013      	beq.n	80025c6 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800259e:	4b2a      	ldr	r3, [pc, #168]	; (8002648 <ADC_Enable+0x124>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	099b      	lsrs	r3, r3, #6
 80025a4:	4a29      	ldr	r2, [pc, #164]	; (800264c <ADC_Enable+0x128>)
 80025a6:	fba2 2303 	umull	r2, r3, r2, r3
 80025aa:	099b      	lsrs	r3, r3, #6
 80025ac:	1c5a      	adds	r2, r3, #1
 80025ae:	4613      	mov	r3, r2
 80025b0:	005b      	lsls	r3, r3, #1
 80025b2:	4413      	add	r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80025b8:	e002      	b.n	80025c0 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	3b01      	subs	r3, #1
 80025be:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1f9      	bne.n	80025ba <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80025c6:	f7fe fc21 	bl	8000e0c <HAL_GetTick>
 80025ca:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80025cc:	e028      	b.n	8002620 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7fe fe3a 	bl	800124c <LL_ADC_IsEnabled>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d104      	bne.n	80025e8 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fe fe0a 	bl	80011fc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80025e8:	f7fe fc10 	bl	8000e0c <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d914      	bls.n	8002620 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	2b01      	cmp	r3, #1
 8002602:	d00d      	beq.n	8002620 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002608:	f043 0210 	orr.w	r2, r3, #16
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002614:	f043 0201 	orr.w	r2, r3, #1
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e007      	b.n	8002630 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0301 	and.w	r3, r3, #1
 800262a:	2b01      	cmp	r3, #1
 800262c:	d1cf      	bne.n	80025ce <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800262e:	2300      	movs	r3, #0
}
 8002630:	4618      	mov	r0, r3
 8002632:	3710      	adds	r7, #16
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	8000003f 	.word	0x8000003f
 800263c:	50000100 	.word	0x50000100
 8002640:	50000300 	.word	0x50000300
 8002644:	50000700 	.word	0x50000700
 8002648:	20000000 	.word	0x20000000
 800264c:	053e2d63 	.word	0x053e2d63

08002650 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4618      	mov	r0, r3
 800265e:	f7fe fe08 	bl	8001272 <LL_ADC_IsDisableOngoing>
 8002662:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4618      	mov	r0, r3
 800266a:	f7fe fdef 	bl	800124c <LL_ADC_IsEnabled>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d047      	beq.n	8002704 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d144      	bne.n	8002704 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f003 030d 	and.w	r3, r3, #13
 8002684:	2b01      	cmp	r3, #1
 8002686:	d10c      	bne.n	80026a2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4618      	mov	r0, r3
 800268e:	f7fe fdc9 	bl	8001224 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2203      	movs	r2, #3
 8002698:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800269a:	f7fe fbb7 	bl	8000e0c <HAL_GetTick>
 800269e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80026a0:	e029      	b.n	80026f6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026a6:	f043 0210 	orr.w	r2, r3, #16
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026b2:	f043 0201 	orr.w	r2, r3, #1
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e023      	b.n	8002706 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026be:	f7fe fba5 	bl	8000e0c <HAL_GetTick>
 80026c2:	4602      	mov	r2, r0
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d914      	bls.n	80026f6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d00d      	beq.n	80026f6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026de:	f043 0210 	orr.w	r2, r3, #16
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026ea:	f043 0201 	orr.w	r2, r3, #1
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e007      	b.n	8002706 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f003 0301 	and.w	r3, r3, #1
 8002700:	2b00      	cmp	r3, #0
 8002702:	d1dc      	bne.n	80026be <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <LL_ADC_IsEnabled>:
{
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	2b01      	cmp	r3, #1
 8002720:	d101      	bne.n	8002726 <LL_ADC_IsEnabled+0x18>
 8002722:	2301      	movs	r3, #1
 8002724:	e000      	b.n	8002728 <LL_ADC_IsEnabled+0x1a>
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <LL_ADC_REG_IsConversionOngoing>:
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	f003 0304 	and.w	r3, r3, #4
 8002744:	2b04      	cmp	r3, #4
 8002746:	d101      	bne.n	800274c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002748:	2301      	movs	r3, #1
 800274a:	e000      	b.n	800274e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
	...

0800275c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800275c:	b590      	push	{r4, r7, lr}
 800275e:	b0a1      	sub	sp, #132	; 0x84
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002766:	2300      	movs	r3, #0
 8002768:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002772:	2b01      	cmp	r3, #1
 8002774:	d101      	bne.n	800277a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002776:	2302      	movs	r3, #2
 8002778:	e0e7      	b.n	800294a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2201      	movs	r2, #1
 800277e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002782:	2300      	movs	r3, #0
 8002784:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002786:	2300      	movs	r3, #0
 8002788:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002792:	d102      	bne.n	800279a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002794:	4b6f      	ldr	r3, [pc, #444]	; (8002954 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002796:	60bb      	str	r3, [r7, #8]
 8002798:	e009      	b.n	80027ae <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a6e      	ldr	r2, [pc, #440]	; (8002958 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d102      	bne.n	80027aa <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80027a4:	4b6d      	ldr	r3, [pc, #436]	; (800295c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80027a6:	60bb      	str	r3, [r7, #8]
 80027a8:	e001      	b.n	80027ae <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80027aa:	2300      	movs	r3, #0
 80027ac:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d10b      	bne.n	80027cc <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027b8:	f043 0220 	orr.w	r2, r3, #32
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e0be      	b.n	800294a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff ffb0 	bl	8002734 <LL_ADC_REG_IsConversionOngoing>
 80027d4:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4618      	mov	r0, r3
 80027dc:	f7ff ffaa 	bl	8002734 <LL_ADC_REG_IsConversionOngoing>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f040 80a0 	bne.w	8002928 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80027e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	f040 809c 	bne.w	8002928 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027f8:	d004      	beq.n	8002804 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a55      	ldr	r2, [pc, #340]	; (8002954 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d101      	bne.n	8002808 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002804:	4b56      	ldr	r3, [pc, #344]	; (8002960 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002806:	e000      	b.n	800280a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002808:	4b56      	ldr	r3, [pc, #344]	; (8002964 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800280a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d04b      	beq.n	80028ac <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002814:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	6859      	ldr	r1, [r3, #4]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002826:	035b      	lsls	r3, r3, #13
 8002828:	430b      	orrs	r3, r1
 800282a:	431a      	orrs	r2, r3
 800282c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800282e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002838:	d004      	beq.n	8002844 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a45      	ldr	r2, [pc, #276]	; (8002954 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d10f      	bne.n	8002864 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002844:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002848:	f7ff ff61 	bl	800270e <LL_ADC_IsEnabled>
 800284c:	4604      	mov	r4, r0
 800284e:	4841      	ldr	r0, [pc, #260]	; (8002954 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002850:	f7ff ff5d 	bl	800270e <LL_ADC_IsEnabled>
 8002854:	4603      	mov	r3, r0
 8002856:	4323      	orrs	r3, r4
 8002858:	2b00      	cmp	r3, #0
 800285a:	bf0c      	ite	eq
 800285c:	2301      	moveq	r3, #1
 800285e:	2300      	movne	r3, #0
 8002860:	b2db      	uxtb	r3, r3
 8002862:	e012      	b.n	800288a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002864:	483c      	ldr	r0, [pc, #240]	; (8002958 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002866:	f7ff ff52 	bl	800270e <LL_ADC_IsEnabled>
 800286a:	4604      	mov	r4, r0
 800286c:	483b      	ldr	r0, [pc, #236]	; (800295c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800286e:	f7ff ff4e 	bl	800270e <LL_ADC_IsEnabled>
 8002872:	4603      	mov	r3, r0
 8002874:	431c      	orrs	r4, r3
 8002876:	483c      	ldr	r0, [pc, #240]	; (8002968 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002878:	f7ff ff49 	bl	800270e <LL_ADC_IsEnabled>
 800287c:	4603      	mov	r3, r0
 800287e:	4323      	orrs	r3, r4
 8002880:	2b00      	cmp	r3, #0
 8002882:	bf0c      	ite	eq
 8002884:	2301      	moveq	r3, #1
 8002886:	2300      	movne	r3, #0
 8002888:	b2db      	uxtb	r3, r3
 800288a:	2b00      	cmp	r3, #0
 800288c:	d056      	beq.n	800293c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800288e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002896:	f023 030f 	bic.w	r3, r3, #15
 800289a:	683a      	ldr	r2, [r7, #0]
 800289c:	6811      	ldr	r1, [r2, #0]
 800289e:	683a      	ldr	r2, [r7, #0]
 80028a0:	6892      	ldr	r2, [r2, #8]
 80028a2:	430a      	orrs	r2, r1
 80028a4:	431a      	orrs	r2, r3
 80028a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028a8:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80028aa:	e047      	b.n	800293c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80028ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80028b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028b6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028c0:	d004      	beq.n	80028cc <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a23      	ldr	r2, [pc, #140]	; (8002954 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d10f      	bne.n	80028ec <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80028cc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80028d0:	f7ff ff1d 	bl	800270e <LL_ADC_IsEnabled>
 80028d4:	4604      	mov	r4, r0
 80028d6:	481f      	ldr	r0, [pc, #124]	; (8002954 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80028d8:	f7ff ff19 	bl	800270e <LL_ADC_IsEnabled>
 80028dc:	4603      	mov	r3, r0
 80028de:	4323      	orrs	r3, r4
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	bf0c      	ite	eq
 80028e4:	2301      	moveq	r3, #1
 80028e6:	2300      	movne	r3, #0
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	e012      	b.n	8002912 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80028ec:	481a      	ldr	r0, [pc, #104]	; (8002958 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80028ee:	f7ff ff0e 	bl	800270e <LL_ADC_IsEnabled>
 80028f2:	4604      	mov	r4, r0
 80028f4:	4819      	ldr	r0, [pc, #100]	; (800295c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80028f6:	f7ff ff0a 	bl	800270e <LL_ADC_IsEnabled>
 80028fa:	4603      	mov	r3, r0
 80028fc:	431c      	orrs	r4, r3
 80028fe:	481a      	ldr	r0, [pc, #104]	; (8002968 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002900:	f7ff ff05 	bl	800270e <LL_ADC_IsEnabled>
 8002904:	4603      	mov	r3, r0
 8002906:	4323      	orrs	r3, r4
 8002908:	2b00      	cmp	r3, #0
 800290a:	bf0c      	ite	eq
 800290c:	2301      	moveq	r3, #1
 800290e:	2300      	movne	r3, #0
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d012      	beq.n	800293c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002916:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800291e:	f023 030f 	bic.w	r3, r3, #15
 8002922:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002924:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002926:	e009      	b.n	800293c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800292c:	f043 0220 	orr.w	r2, r3, #32
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800293a:	e000      	b.n	800293e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800293c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002946:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800294a:	4618      	mov	r0, r3
 800294c:	3784      	adds	r7, #132	; 0x84
 800294e:	46bd      	mov	sp, r7
 8002950:	bd90      	pop	{r4, r7, pc}
 8002952:	bf00      	nop
 8002954:	50000100 	.word	0x50000100
 8002958:	50000400 	.word	0x50000400
 800295c:	50000500 	.word	0x50000500
 8002960:	50000300 	.word	0x50000300
 8002964:	50000700 	.word	0x50000700
 8002968:	50000600 	.word	0x50000600

0800296c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800297c:	4b0c      	ldr	r3, [pc, #48]	; (80029b0 <__NVIC_SetPriorityGrouping+0x44>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002988:	4013      	ands	r3, r2
 800298a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002994:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002998:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800299c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800299e:	4a04      	ldr	r2, [pc, #16]	; (80029b0 <__NVIC_SetPriorityGrouping+0x44>)
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	60d3      	str	r3, [r2, #12]
}
 80029a4:	bf00      	nop
 80029a6:	3714      	adds	r7, #20
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr
 80029b0:	e000ed00 	.word	0xe000ed00

080029b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029b8:	4b04      	ldr	r3, [pc, #16]	; (80029cc <__NVIC_GetPriorityGrouping+0x18>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	0a1b      	lsrs	r3, r3, #8
 80029be:	f003 0307 	and.w	r3, r3, #7
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr
 80029cc:	e000ed00 	.word	0xe000ed00

080029d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	db0b      	blt.n	80029fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	f003 021f 	and.w	r2, r3, #31
 80029e8:	4907      	ldr	r1, [pc, #28]	; (8002a08 <__NVIC_EnableIRQ+0x38>)
 80029ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ee:	095b      	lsrs	r3, r3, #5
 80029f0:	2001      	movs	r0, #1
 80029f2:	fa00 f202 	lsl.w	r2, r0, r2
 80029f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	e000e100 	.word	0xe000e100

08002a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	4603      	mov	r3, r0
 8002a14:	6039      	str	r1, [r7, #0]
 8002a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	db0a      	blt.n	8002a36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	490c      	ldr	r1, [pc, #48]	; (8002a58 <__NVIC_SetPriority+0x4c>)
 8002a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2a:	0112      	lsls	r2, r2, #4
 8002a2c:	b2d2      	uxtb	r2, r2
 8002a2e:	440b      	add	r3, r1
 8002a30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a34:	e00a      	b.n	8002a4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	4908      	ldr	r1, [pc, #32]	; (8002a5c <__NVIC_SetPriority+0x50>)
 8002a3c:	79fb      	ldrb	r3, [r7, #7]
 8002a3e:	f003 030f 	and.w	r3, r3, #15
 8002a42:	3b04      	subs	r3, #4
 8002a44:	0112      	lsls	r2, r2, #4
 8002a46:	b2d2      	uxtb	r2, r2
 8002a48:	440b      	add	r3, r1
 8002a4a:	761a      	strb	r2, [r3, #24]
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr
 8002a58:	e000e100 	.word	0xe000e100
 8002a5c:	e000ed00 	.word	0xe000ed00

08002a60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b089      	sub	sp, #36	; 0x24
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	60f8      	str	r0, [r7, #12]
 8002a68:	60b9      	str	r1, [r7, #8]
 8002a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f003 0307 	and.w	r3, r3, #7
 8002a72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	f1c3 0307 	rsb	r3, r3, #7
 8002a7a:	2b04      	cmp	r3, #4
 8002a7c:	bf28      	it	cs
 8002a7e:	2304      	movcs	r3, #4
 8002a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	3304      	adds	r3, #4
 8002a86:	2b06      	cmp	r3, #6
 8002a88:	d902      	bls.n	8002a90 <NVIC_EncodePriority+0x30>
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	3b03      	subs	r3, #3
 8002a8e:	e000      	b.n	8002a92 <NVIC_EncodePriority+0x32>
 8002a90:	2300      	movs	r3, #0
 8002a92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a94:	f04f 32ff 	mov.w	r2, #4294967295
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9e:	43da      	mvns	r2, r3
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	401a      	ands	r2, r3
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab2:	43d9      	mvns	r1, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ab8:	4313      	orrs	r3, r2
         );
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3724      	adds	r7, #36	; 0x24
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
	...

08002ac8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ad8:	d301      	bcc.n	8002ade <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ada:	2301      	movs	r3, #1
 8002adc:	e00f      	b.n	8002afe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ade:	4a0a      	ldr	r2, [pc, #40]	; (8002b08 <SysTick_Config+0x40>)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ae6:	210f      	movs	r1, #15
 8002ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8002aec:	f7ff ff8e 	bl	8002a0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002af0:	4b05      	ldr	r3, [pc, #20]	; (8002b08 <SysTick_Config+0x40>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002af6:	4b04      	ldr	r3, [pc, #16]	; (8002b08 <SysTick_Config+0x40>)
 8002af8:	2207      	movs	r2, #7
 8002afa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	e000e010 	.word	0xe000e010

08002b0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f7ff ff29 	bl	800296c <__NVIC_SetPriorityGrouping>
}
 8002b1a:	bf00      	nop
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b086      	sub	sp, #24
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	4603      	mov	r3, r0
 8002b2a:	60b9      	str	r1, [r7, #8]
 8002b2c:	607a      	str	r2, [r7, #4]
 8002b2e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b30:	f7ff ff40 	bl	80029b4 <__NVIC_GetPriorityGrouping>
 8002b34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	68b9      	ldr	r1, [r7, #8]
 8002b3a:	6978      	ldr	r0, [r7, #20]
 8002b3c:	f7ff ff90 	bl	8002a60 <NVIC_EncodePriority>
 8002b40:	4602      	mov	r2, r0
 8002b42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b46:	4611      	mov	r1, r2
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff ff5f 	bl	8002a0c <__NVIC_SetPriority>
}
 8002b4e:	bf00      	nop
 8002b50:	3718      	adds	r7, #24
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b082      	sub	sp, #8
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff ff33 	bl	80029d0 <__NVIC_EnableIRQ>
}
 8002b6a:	bf00      	nop
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7ff ffa4 	bl	8002ac8 <SysTick_Config>
 8002b80:	4603      	mov	r3, r0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b082      	sub	sp, #8
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e014      	b.n	8002bc6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	791b      	ldrb	r3, [r3, #4]
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d105      	bne.n	8002bb2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f7fd ff8f 	bl	8000ad0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2202      	movs	r2, #2
 8002bb6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
	...

08002bd0 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d101      	bne.n	8002be4 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e056      	b.n	8002c92 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	795b      	ldrb	r3, [r3, #5]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d101      	bne.n	8002bf0 <HAL_DAC_Start+0x20>
 8002bec:	2302      	movs	r3, #2
 8002bee:	e050      	b.n	8002c92 <HAL_DAC_Start+0xc2>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2202      	movs	r2, #2
 8002bfa:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	6819      	ldr	r1, [r3, #0]
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	f003 0310 	and.w	r3, r3, #16
 8002c08:	2201      	movs	r2, #1
 8002c0a:	409a      	lsls	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c14:	4b22      	ldr	r3, [pc, #136]	; (8002ca0 <HAL_DAC_Start+0xd0>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	099b      	lsrs	r3, r3, #6
 8002c1a:	4a22      	ldr	r2, [pc, #136]	; (8002ca4 <HAL_DAC_Start+0xd4>)
 8002c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c20:	099b      	lsrs	r3, r3, #6
 8002c22:	3301      	adds	r3, #1
 8002c24:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8002c26:	e002      	b.n	8002c2e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1f9      	bne.n	8002c28 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d10f      	bne.n	8002c5a <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d11d      	bne.n	8002c84 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	685a      	ldr	r2, [r3, #4]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f042 0201 	orr.w	r2, r2, #1
 8002c56:	605a      	str	r2, [r3, #4]
 8002c58:	e014      	b.n	8002c84 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	f003 0310 	and.w	r3, r3, #16
 8002c6a:	2102      	movs	r1, #2
 8002c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d107      	bne.n	8002c84 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f042 0202 	orr.w	r2, r2, #2
 8002c82:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2201      	movs	r2, #1
 8002c88:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3714      	adds	r7, #20
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	20000000 	.word	0x20000000
 8002ca4:	053e2d63 	.word	0x053e2d63

08002ca8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b087      	sub	sp, #28
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]
 8002cb4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d101      	bne.n	8002cc4 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e018      	b.n	8002cf6 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d105      	bne.n	8002ce2 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002cd6:	697a      	ldr	r2, [r7, #20]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4413      	add	r3, r2
 8002cdc:	3308      	adds	r3, #8
 8002cde:	617b      	str	r3, [r7, #20]
 8002ce0:	e004      	b.n	8002cec <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002ce2:	697a      	ldr	r2, [r7, #20]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	3314      	adds	r3, #20
 8002cea:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	461a      	mov	r2, r3
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002cf4:	2300      	movs	r3, #0
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	371c      	adds	r7, #28
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
	...

08002d04 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b08a      	sub	sp, #40	; 0x28
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d10:	2300      	movs	r3, #0
 8002d12:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d002      	beq.n	8002d20 <HAL_DAC_ConfigChannel+0x1c>
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d101      	bne.n	8002d24 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e19e      	b.n	8003062 <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	795b      	ldrb	r3, [r3, #5]
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d101      	bne.n	8002d30 <HAL_DAC_ConfigChannel+0x2c>
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	e198      	b.n	8003062 <HAL_DAC_ConfigChannel+0x35e>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2201      	movs	r2, #1
 8002d34:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2202      	movs	r2, #2
 8002d3a:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	2b04      	cmp	r3, #4
 8002d42:	d17a      	bne.n	8002e3a <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002d44:	f7fe f862 	bl	8000e0c <HAL_GetTick>
 8002d48:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d13d      	bne.n	8002dcc <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002d50:	e018      	b.n	8002d84 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002d52:	f7fe f85b 	bl	8000e0c <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d911      	bls.n	8002d84 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00a      	beq.n	8002d84 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	691b      	ldr	r3, [r3, #16]
 8002d72:	f043 0208 	orr.w	r2, r3, #8
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2203      	movs	r2, #3
 8002d7e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002d80:	2303      	movs	r3, #3
 8002d82:	e16e      	b.n	8003062 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1df      	bne.n	8002d52 <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68ba      	ldr	r2, [r7, #8]
 8002d98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d9a:	641a      	str	r2, [r3, #64]	; 0x40
 8002d9c:	e020      	b.n	8002de0 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002d9e:	f7fe f835 	bl	8000e0c <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d90f      	bls.n	8002dcc <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	da0a      	bge.n	8002dcc <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	f043 0208 	orr.w	r2, r3, #8
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2203      	movs	r2, #3
 8002dc6:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e14a      	b.n	8003062 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	dbe3      	blt.n	8002d9e <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68ba      	ldr	r2, [r7, #8]
 8002ddc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002dde:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f003 0310 	and.w	r3, r3, #16
 8002dec:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8002df0:	fa01 f303 	lsl.w	r3, r1, r3
 8002df4:	43db      	mvns	r3, r3
 8002df6:	ea02 0103 	and.w	r1, r2, r3
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f003 0310 	and.w	r3, r3, #16
 8002e04:	409a      	lsls	r2, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	f003 0310 	and.w	r3, r3, #16
 8002e1a:	21ff      	movs	r1, #255	; 0xff
 8002e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e20:	43db      	mvns	r3, r3
 8002e22:	ea02 0103 	and.w	r1, r2, r3
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f003 0310 	and.w	r3, r3, #16
 8002e30:	409a      	lsls	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	69db      	ldr	r3, [r3, #28]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d11d      	bne.n	8002e7e <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e48:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f003 0310 	and.w	r3, r3, #16
 8002e50:	221f      	movs	r2, #31
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	43db      	mvns	r3, r3
 8002e58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	6a1b      	ldr	r3, [r3, #32]
 8002e62:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	f003 0310 	and.w	r3, r3, #16
 8002e6a:	697a      	ldr	r2, [r7, #20]
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e72:	4313      	orrs	r3, r2
 8002e74:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e7c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e84:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f003 0310 	and.w	r3, r3, #16
 8002e8c:	2207      	movs	r2, #7
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	43db      	mvns	r3, r3
 8002e94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e96:	4013      	ands	r3, r2
 8002e98:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d102      	bne.n	8002ea8 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	623b      	str	r3, [r7, #32]
 8002ea6:	e00f      	b.n	8002ec8 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d102      	bne.n	8002eb6 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	623b      	str	r3, [r7, #32]
 8002eb4:	e008      	b.n	8002ec8 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d102      	bne.n	8002ec4 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	623b      	str	r3, [r7, #32]
 8002ec2:	e001      	b.n	8002ec8 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	695b      	ldr	r3, [r3, #20]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	6a3a      	ldr	r2, [r7, #32]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f003 0310 	and.w	r3, r3, #16
 8002ede:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee6:	43db      	mvns	r3, r3
 8002ee8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eea:	4013      	ands	r3, r2
 8002eec:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	791b      	ldrb	r3, [r3, #4]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d102      	bne.n	8002efc <HAL_DAC_ConfigChannel+0x1f8>
 8002ef6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002efa:	e000      	b.n	8002efe <HAL_DAC_ConfigChannel+0x1fa>
 8002efc:	2300      	movs	r3, #0
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f003 0310 	and.w	r3, r3, #16
 8002f0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f12:	43db      	mvns	r3, r3
 8002f14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f16:	4013      	ands	r3, r2
 8002f18:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	795b      	ldrb	r3, [r3, #5]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d102      	bne.n	8002f28 <HAL_DAC_ConfigChannel+0x224>
 8002f22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f26:	e000      	b.n	8002f2a <HAL_DAC_ConfigChannel+0x226>
 8002f28:	2300      	movs	r3, #0
 8002f2a:	697a      	ldr	r2, [r7, #20]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8002f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f32:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002f36:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d114      	bne.n	8002f6a <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8002f40:	f000 ffba 	bl	8003eb8 <HAL_RCC_GetHCLKFreq>
 8002f44:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	4a48      	ldr	r2, [pc, #288]	; (800306c <HAL_DAC_ConfigChannel+0x368>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d904      	bls.n	8002f58 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f54:	627b      	str	r3, [r7, #36]	; 0x24
 8002f56:	e00f      	b.n	8002f78 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	4a45      	ldr	r2, [pc, #276]	; (8003070 <HAL_DAC_ConfigChannel+0x36c>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d90a      	bls.n	8002f76 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8002f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f66:	627b      	str	r3, [r7, #36]	; 0x24
 8002f68:	e006      	b.n	8002f78 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f70:	4313      	orrs	r3, r2
 8002f72:	627b      	str	r3, [r7, #36]	; 0x24
 8002f74:	e000      	b.n	8002f78 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8002f76:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f003 0310 	and.w	r3, r3, #16
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f86:	4313      	orrs	r3, r2
 8002f88:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	6819      	ldr	r1, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f003 0310 	and.w	r3, r3, #16
 8002f9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	43da      	mvns	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	400a      	ands	r2, r1
 8002fae:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f003 0310 	and.w	r3, r3, #16
 8002fbe:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc6:	43db      	mvns	r3, r3
 8002fc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fca:	4013      	ands	r3, r2
 8002fcc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f003 0310 	and.w	r3, r3, #16
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fec:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	6819      	ldr	r1, [r3, #0]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f003 0310 	and.w	r3, r3, #16
 8002ffa:	22c0      	movs	r2, #192	; 0xc0
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	43da      	mvns	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	400a      	ands	r2, r1
 8003008:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	089b      	lsrs	r3, r3, #2
 8003010:	f003 030f 	and.w	r3, r3, #15
 8003014:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	089b      	lsrs	r3, r3, #2
 800301c:	021b      	lsls	r3, r3, #8
 800301e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003022:	697a      	ldr	r2, [r7, #20]
 8003024:	4313      	orrs	r3, r2
 8003026:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f003 0310 	and.w	r3, r3, #16
 8003034:	f640 710f 	movw	r1, #3855	; 0xf0f
 8003038:	fa01 f303 	lsl.w	r3, r1, r3
 800303c:	43db      	mvns	r3, r3
 800303e:	ea02 0103 	and.w	r1, r2, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f003 0310 	and.w	r3, r3, #16
 8003048:	697a      	ldr	r2, [r7, #20]
 800304a:	409a      	lsls	r2, r3
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	661a      	str	r2, [r3, #96]	; 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2201      	movs	r2, #1
 8003058:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003060:	7ffb      	ldrb	r3, [r7, #31]
}
 8003062:	4618      	mov	r0, r3
 8003064:	3728      	adds	r7, #40	; 0x28
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	09896800 	.word	0x09896800
 8003070:	04c4b400 	.word	0x04c4b400

08003074 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003074:	b480      	push	{r7}
 8003076:	b087      	sub	sp, #28
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800307e:	2300      	movs	r3, #0
 8003080:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003082:	e15a      	b.n	800333a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	2101      	movs	r1, #1
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	fa01 f303 	lsl.w	r3, r1, r3
 8003090:	4013      	ands	r3, r2
 8003092:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 814c 	beq.w	8003334 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f003 0303 	and.w	r3, r3, #3
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d005      	beq.n	80030b4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d130      	bne.n	8003116 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	2203      	movs	r2, #3
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	43db      	mvns	r3, r3
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	4013      	ands	r3, r2
 80030ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	68da      	ldr	r2, [r3, #12]
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	693a      	ldr	r2, [r7, #16]
 80030da:	4313      	orrs	r3, r2
 80030dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	693a      	ldr	r2, [r7, #16]
 80030e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80030ea:	2201      	movs	r2, #1
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	fa02 f303 	lsl.w	r3, r2, r3
 80030f2:	43db      	mvns	r3, r3
 80030f4:	693a      	ldr	r2, [r7, #16]
 80030f6:	4013      	ands	r3, r2
 80030f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	091b      	lsrs	r3, r3, #4
 8003100:	f003 0201 	and.w	r2, r3, #1
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	693a      	ldr	r2, [r7, #16]
 800310c:	4313      	orrs	r3, r2
 800310e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f003 0303 	and.w	r3, r3, #3
 800311e:	2b03      	cmp	r3, #3
 8003120:	d017      	beq.n	8003152 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	2203      	movs	r2, #3
 800312e:	fa02 f303 	lsl.w	r3, r2, r3
 8003132:	43db      	mvns	r3, r3
 8003134:	693a      	ldr	r2, [r7, #16]
 8003136:	4013      	ands	r3, r2
 8003138:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	689a      	ldr	r2, [r3, #8]
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	fa02 f303 	lsl.w	r3, r2, r3
 8003146:	693a      	ldr	r2, [r7, #16]
 8003148:	4313      	orrs	r3, r2
 800314a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f003 0303 	and.w	r3, r3, #3
 800315a:	2b02      	cmp	r3, #2
 800315c:	d123      	bne.n	80031a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	08da      	lsrs	r2, r3, #3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	3208      	adds	r2, #8
 8003166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800316a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	f003 0307 	and.w	r3, r3, #7
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	220f      	movs	r2, #15
 8003176:	fa02 f303 	lsl.w	r3, r2, r3
 800317a:	43db      	mvns	r3, r3
 800317c:	693a      	ldr	r2, [r7, #16]
 800317e:	4013      	ands	r3, r2
 8003180:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	691a      	ldr	r2, [r3, #16]
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	f003 0307 	and.w	r3, r3, #7
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	fa02 f303 	lsl.w	r3, r2, r3
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	4313      	orrs	r3, r2
 8003196:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	08da      	lsrs	r2, r3, #3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	3208      	adds	r2, #8
 80031a0:	6939      	ldr	r1, [r7, #16]
 80031a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	2203      	movs	r2, #3
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	43db      	mvns	r3, r3
 80031b8:	693a      	ldr	r2, [r7, #16]
 80031ba:	4013      	ands	r3, r2
 80031bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f003 0203 	and.w	r2, r3, #3
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	fa02 f303 	lsl.w	r3, r2, r3
 80031ce:	693a      	ldr	r2, [r7, #16]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	693a      	ldr	r2, [r7, #16]
 80031d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	f000 80a6 	beq.w	8003334 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031e8:	4b5b      	ldr	r3, [pc, #364]	; (8003358 <HAL_GPIO_Init+0x2e4>)
 80031ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ec:	4a5a      	ldr	r2, [pc, #360]	; (8003358 <HAL_GPIO_Init+0x2e4>)
 80031ee:	f043 0301 	orr.w	r3, r3, #1
 80031f2:	6613      	str	r3, [r2, #96]	; 0x60
 80031f4:	4b58      	ldr	r3, [pc, #352]	; (8003358 <HAL_GPIO_Init+0x2e4>)
 80031f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031f8:	f003 0301 	and.w	r3, r3, #1
 80031fc:	60bb      	str	r3, [r7, #8]
 80031fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003200:	4a56      	ldr	r2, [pc, #344]	; (800335c <HAL_GPIO_Init+0x2e8>)
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	089b      	lsrs	r3, r3, #2
 8003206:	3302      	adds	r3, #2
 8003208:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800320c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	f003 0303 	and.w	r3, r3, #3
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	220f      	movs	r2, #15
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	43db      	mvns	r3, r3
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	4013      	ands	r3, r2
 8003222:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800322a:	d01f      	beq.n	800326c <HAL_GPIO_Init+0x1f8>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a4c      	ldr	r2, [pc, #304]	; (8003360 <HAL_GPIO_Init+0x2ec>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d019      	beq.n	8003268 <HAL_GPIO_Init+0x1f4>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a4b      	ldr	r2, [pc, #300]	; (8003364 <HAL_GPIO_Init+0x2f0>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d013      	beq.n	8003264 <HAL_GPIO_Init+0x1f0>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a4a      	ldr	r2, [pc, #296]	; (8003368 <HAL_GPIO_Init+0x2f4>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d00d      	beq.n	8003260 <HAL_GPIO_Init+0x1ec>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a49      	ldr	r2, [pc, #292]	; (800336c <HAL_GPIO_Init+0x2f8>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d007      	beq.n	800325c <HAL_GPIO_Init+0x1e8>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a48      	ldr	r2, [pc, #288]	; (8003370 <HAL_GPIO_Init+0x2fc>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d101      	bne.n	8003258 <HAL_GPIO_Init+0x1e4>
 8003254:	2305      	movs	r3, #5
 8003256:	e00a      	b.n	800326e <HAL_GPIO_Init+0x1fa>
 8003258:	2306      	movs	r3, #6
 800325a:	e008      	b.n	800326e <HAL_GPIO_Init+0x1fa>
 800325c:	2304      	movs	r3, #4
 800325e:	e006      	b.n	800326e <HAL_GPIO_Init+0x1fa>
 8003260:	2303      	movs	r3, #3
 8003262:	e004      	b.n	800326e <HAL_GPIO_Init+0x1fa>
 8003264:	2302      	movs	r3, #2
 8003266:	e002      	b.n	800326e <HAL_GPIO_Init+0x1fa>
 8003268:	2301      	movs	r3, #1
 800326a:	e000      	b.n	800326e <HAL_GPIO_Init+0x1fa>
 800326c:	2300      	movs	r3, #0
 800326e:	697a      	ldr	r2, [r7, #20]
 8003270:	f002 0203 	and.w	r2, r2, #3
 8003274:	0092      	lsls	r2, r2, #2
 8003276:	4093      	lsls	r3, r2
 8003278:	693a      	ldr	r2, [r7, #16]
 800327a:	4313      	orrs	r3, r2
 800327c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800327e:	4937      	ldr	r1, [pc, #220]	; (800335c <HAL_GPIO_Init+0x2e8>)
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	089b      	lsrs	r3, r3, #2
 8003284:	3302      	adds	r3, #2
 8003286:	693a      	ldr	r2, [r7, #16]
 8003288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800328c:	4b39      	ldr	r3, [pc, #228]	; (8003374 <HAL_GPIO_Init+0x300>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	43db      	mvns	r3, r3
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	4013      	ands	r3, r2
 800329a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d003      	beq.n	80032b0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80032a8:	693a      	ldr	r2, [r7, #16]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80032b0:	4a30      	ldr	r2, [pc, #192]	; (8003374 <HAL_GPIO_Init+0x300>)
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80032b6:	4b2f      	ldr	r3, [pc, #188]	; (8003374 <HAL_GPIO_Init+0x300>)
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	43db      	mvns	r3, r3
 80032c0:	693a      	ldr	r2, [r7, #16]
 80032c2:	4013      	ands	r3, r2
 80032c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d003      	beq.n	80032da <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80032d2:	693a      	ldr	r2, [r7, #16]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80032da:	4a26      	ldr	r2, [pc, #152]	; (8003374 <HAL_GPIO_Init+0x300>)
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80032e0:	4b24      	ldr	r3, [pc, #144]	; (8003374 <HAL_GPIO_Init+0x300>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	43db      	mvns	r3, r3
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	4013      	ands	r3, r2
 80032ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d003      	beq.n	8003304 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80032fc:	693a      	ldr	r2, [r7, #16]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	4313      	orrs	r3, r2
 8003302:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003304:	4a1b      	ldr	r2, [pc, #108]	; (8003374 <HAL_GPIO_Init+0x300>)
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800330a:	4b1a      	ldr	r3, [pc, #104]	; (8003374 <HAL_GPIO_Init+0x300>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	43db      	mvns	r3, r3
 8003314:	693a      	ldr	r2, [r7, #16]
 8003316:	4013      	ands	r3, r2
 8003318:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	4313      	orrs	r3, r2
 800332c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800332e:	4a11      	ldr	r2, [pc, #68]	; (8003374 <HAL_GPIO_Init+0x300>)
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	3301      	adds	r3, #1
 8003338:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	fa22 f303 	lsr.w	r3, r2, r3
 8003344:	2b00      	cmp	r3, #0
 8003346:	f47f ae9d 	bne.w	8003084 <HAL_GPIO_Init+0x10>
  }
}
 800334a:	bf00      	nop
 800334c:	bf00      	nop
 800334e:	371c      	adds	r7, #28
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr
 8003358:	40021000 	.word	0x40021000
 800335c:	40010000 	.word	0x40010000
 8003360:	48000400 	.word	0x48000400
 8003364:	48000800 	.word	0x48000800
 8003368:	48000c00 	.word	0x48000c00
 800336c:	48001000 	.word	0x48001000
 8003370:	48001400 	.word	0x48001400
 8003374:	40010400 	.word	0x40010400

08003378 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	460b      	mov	r3, r1
 8003382:	807b      	strh	r3, [r7, #2]
 8003384:	4613      	mov	r3, r2
 8003386:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003388:	787b      	ldrb	r3, [r7, #1]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d003      	beq.n	8003396 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800338e:	887a      	ldrh	r2, [r7, #2]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003394:	e002      	b.n	800339c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003396:	887a      	ldrh	r2, [r7, #2]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800339c:	bf00      	nop
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr

080033a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	4603      	mov	r3, r0
 80033b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80033b2:	4b08      	ldr	r3, [pc, #32]	; (80033d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033b4:	695a      	ldr	r2, [r3, #20]
 80033b6:	88fb      	ldrh	r3, [r7, #6]
 80033b8:	4013      	ands	r3, r2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d006      	beq.n	80033cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80033be:	4a05      	ldr	r2, [pc, #20]	; (80033d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033c0:	88fb      	ldrh	r3, [r7, #6]
 80033c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80033c4:	88fb      	ldrh	r3, [r7, #6]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f000 f806 	bl	80033d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80033cc:	bf00      	nop
 80033ce:	3708      	adds	r7, #8
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	40010400 	.word	0x40010400

080033d8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80033e2:	bf00      	nop
 80033e4:	370c      	adds	r7, #12
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
	...

080033f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b085      	sub	sp, #20
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d141      	bne.n	8003482 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80033fe:	4b4b      	ldr	r3, [pc, #300]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003406:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800340a:	d131      	bne.n	8003470 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800340c:	4b47      	ldr	r3, [pc, #284]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800340e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003412:	4a46      	ldr	r2, [pc, #280]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003414:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003418:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800341c:	4b43      	ldr	r3, [pc, #268]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003424:	4a41      	ldr	r2, [pc, #260]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003426:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800342a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800342c:	4b40      	ldr	r3, [pc, #256]	; (8003530 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2232      	movs	r2, #50	; 0x32
 8003432:	fb02 f303 	mul.w	r3, r2, r3
 8003436:	4a3f      	ldr	r2, [pc, #252]	; (8003534 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003438:	fba2 2303 	umull	r2, r3, r2, r3
 800343c:	0c9b      	lsrs	r3, r3, #18
 800343e:	3301      	adds	r3, #1
 8003440:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003442:	e002      	b.n	800344a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	3b01      	subs	r3, #1
 8003448:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800344a:	4b38      	ldr	r3, [pc, #224]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003452:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003456:	d102      	bne.n	800345e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1f2      	bne.n	8003444 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800345e:	4b33      	ldr	r3, [pc, #204]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003466:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800346a:	d158      	bne.n	800351e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e057      	b.n	8003520 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003470:	4b2e      	ldr	r3, [pc, #184]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003472:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003476:	4a2d      	ldr	r2, [pc, #180]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003478:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800347c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003480:	e04d      	b.n	800351e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003488:	d141      	bne.n	800350e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800348a:	4b28      	ldr	r3, [pc, #160]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003492:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003496:	d131      	bne.n	80034fc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003498:	4b24      	ldr	r3, [pc, #144]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800349a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800349e:	4a23      	ldr	r2, [pc, #140]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034a4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034a8:	4b20      	ldr	r3, [pc, #128]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80034b0:	4a1e      	ldr	r2, [pc, #120]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80034b8:	4b1d      	ldr	r3, [pc, #116]	; (8003530 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2232      	movs	r2, #50	; 0x32
 80034be:	fb02 f303 	mul.w	r3, r2, r3
 80034c2:	4a1c      	ldr	r2, [pc, #112]	; (8003534 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80034c4:	fba2 2303 	umull	r2, r3, r2, r3
 80034c8:	0c9b      	lsrs	r3, r3, #18
 80034ca:	3301      	adds	r3, #1
 80034cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034ce:	e002      	b.n	80034d6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	3b01      	subs	r3, #1
 80034d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034d6:	4b15      	ldr	r3, [pc, #84]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034d8:	695b      	ldr	r3, [r3, #20]
 80034da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034e2:	d102      	bne.n	80034ea <HAL_PWREx_ControlVoltageScaling+0xfa>
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1f2      	bne.n	80034d0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034ea:	4b10      	ldr	r3, [pc, #64]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034f6:	d112      	bne.n	800351e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	e011      	b.n	8003520 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80034fc:	4b0b      	ldr	r3, [pc, #44]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003502:	4a0a      	ldr	r2, [pc, #40]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003504:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003508:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800350c:	e007      	b.n	800351e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800350e:	4b07      	ldr	r3, [pc, #28]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003516:	4a05      	ldr	r2, [pc, #20]	; (800352c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003518:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800351c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800351e:	2300      	movs	r3, #0
}
 8003520:	4618      	mov	r0, r3
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	40007000 	.word	0x40007000
 8003530:	20000000 	.word	0x20000000
 8003534:	431bde83 	.word	0x431bde83

08003538 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003538:	b480      	push	{r7}
 800353a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800353c:	4b05      	ldr	r3, [pc, #20]	; (8003554 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	4a04      	ldr	r2, [pc, #16]	; (8003554 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003542:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003546:	6093      	str	r3, [r2, #8]
}
 8003548:	bf00      	nop
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	40007000 	.word	0x40007000

08003558 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b088      	sub	sp, #32
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e2fe      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0301 	and.w	r3, r3, #1
 8003572:	2b00      	cmp	r3, #0
 8003574:	d075      	beq.n	8003662 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003576:	4b97      	ldr	r3, [pc, #604]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f003 030c 	and.w	r3, r3, #12
 800357e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003580:	4b94      	ldr	r3, [pc, #592]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	f003 0303 	and.w	r3, r3, #3
 8003588:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	2b0c      	cmp	r3, #12
 800358e:	d102      	bne.n	8003596 <HAL_RCC_OscConfig+0x3e>
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	2b03      	cmp	r3, #3
 8003594:	d002      	beq.n	800359c <HAL_RCC_OscConfig+0x44>
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	2b08      	cmp	r3, #8
 800359a:	d10b      	bne.n	80035b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800359c:	4b8d      	ldr	r3, [pc, #564]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d05b      	beq.n	8003660 <HAL_RCC_OscConfig+0x108>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d157      	bne.n	8003660 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e2d9      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035bc:	d106      	bne.n	80035cc <HAL_RCC_OscConfig+0x74>
 80035be:	4b85      	ldr	r3, [pc, #532]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a84      	ldr	r2, [pc, #528]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80035c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035c8:	6013      	str	r3, [r2, #0]
 80035ca:	e01d      	b.n	8003608 <HAL_RCC_OscConfig+0xb0>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035d4:	d10c      	bne.n	80035f0 <HAL_RCC_OscConfig+0x98>
 80035d6:	4b7f      	ldr	r3, [pc, #508]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a7e      	ldr	r2, [pc, #504]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80035dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035e0:	6013      	str	r3, [r2, #0]
 80035e2:	4b7c      	ldr	r3, [pc, #496]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a7b      	ldr	r2, [pc, #492]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80035e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035ec:	6013      	str	r3, [r2, #0]
 80035ee:	e00b      	b.n	8003608 <HAL_RCC_OscConfig+0xb0>
 80035f0:	4b78      	ldr	r3, [pc, #480]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a77      	ldr	r2, [pc, #476]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80035f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035fa:	6013      	str	r3, [r2, #0]
 80035fc:	4b75      	ldr	r3, [pc, #468]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a74      	ldr	r2, [pc, #464]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 8003602:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003606:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d013      	beq.n	8003638 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003610:	f7fd fbfc 	bl	8000e0c <HAL_GetTick>
 8003614:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003616:	e008      	b.n	800362a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003618:	f7fd fbf8 	bl	8000e0c <HAL_GetTick>
 800361c:	4602      	mov	r2, r0
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	2b64      	cmp	r3, #100	; 0x64
 8003624:	d901      	bls.n	800362a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e29e      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800362a:	4b6a      	ldr	r3, [pc, #424]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d0f0      	beq.n	8003618 <HAL_RCC_OscConfig+0xc0>
 8003636:	e014      	b.n	8003662 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003638:	f7fd fbe8 	bl	8000e0c <HAL_GetTick>
 800363c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800363e:	e008      	b.n	8003652 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003640:	f7fd fbe4 	bl	8000e0c <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b64      	cmp	r3, #100	; 0x64
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e28a      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003652:	4b60      	ldr	r3, [pc, #384]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1f0      	bne.n	8003640 <HAL_RCC_OscConfig+0xe8>
 800365e:	e000      	b.n	8003662 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003660:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0302 	and.w	r3, r3, #2
 800366a:	2b00      	cmp	r3, #0
 800366c:	d075      	beq.n	800375a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800366e:	4b59      	ldr	r3, [pc, #356]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f003 030c 	and.w	r3, r3, #12
 8003676:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003678:	4b56      	ldr	r3, [pc, #344]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	f003 0303 	and.w	r3, r3, #3
 8003680:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	2b0c      	cmp	r3, #12
 8003686:	d102      	bne.n	800368e <HAL_RCC_OscConfig+0x136>
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	2b02      	cmp	r3, #2
 800368c:	d002      	beq.n	8003694 <HAL_RCC_OscConfig+0x13c>
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	2b04      	cmp	r3, #4
 8003692:	d11f      	bne.n	80036d4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003694:	4b4f      	ldr	r3, [pc, #316]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800369c:	2b00      	cmp	r3, #0
 800369e:	d005      	beq.n	80036ac <HAL_RCC_OscConfig+0x154>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e25d      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ac:	4b49      	ldr	r3, [pc, #292]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	691b      	ldr	r3, [r3, #16]
 80036b8:	061b      	lsls	r3, r3, #24
 80036ba:	4946      	ldr	r1, [pc, #280]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80036c0:	4b45      	ldr	r3, [pc, #276]	; (80037d8 <HAL_RCC_OscConfig+0x280>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7fd fb55 	bl	8000d74 <HAL_InitTick>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d043      	beq.n	8003758 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e249      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d023      	beq.n	8003724 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036dc:	4b3d      	ldr	r3, [pc, #244]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a3c      	ldr	r2, [pc, #240]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80036e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036e8:	f7fd fb90 	bl	8000e0c <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036ee:	e008      	b.n	8003702 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036f0:	f7fd fb8c 	bl	8000e0c <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e232      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003702:	4b34      	ldr	r3, [pc, #208]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800370a:	2b00      	cmp	r3, #0
 800370c:	d0f0      	beq.n	80036f0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800370e:	4b31      	ldr	r3, [pc, #196]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	061b      	lsls	r3, r3, #24
 800371c:	492d      	ldr	r1, [pc, #180]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 800371e:	4313      	orrs	r3, r2
 8003720:	604b      	str	r3, [r1, #4]
 8003722:	e01a      	b.n	800375a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003724:	4b2b      	ldr	r3, [pc, #172]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a2a      	ldr	r2, [pc, #168]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 800372a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800372e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003730:	f7fd fb6c 	bl	8000e0c <HAL_GetTick>
 8003734:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003736:	e008      	b.n	800374a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003738:	f7fd fb68 	bl	8000e0c <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e20e      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800374a:	4b22      	ldr	r3, [pc, #136]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1f0      	bne.n	8003738 <HAL_RCC_OscConfig+0x1e0>
 8003756:	e000      	b.n	800375a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003758:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0308 	and.w	r3, r3, #8
 8003762:	2b00      	cmp	r3, #0
 8003764:	d041      	beq.n	80037ea <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d01c      	beq.n	80037a8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800376e:	4b19      	ldr	r3, [pc, #100]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 8003770:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003774:	4a17      	ldr	r2, [pc, #92]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 8003776:	f043 0301 	orr.w	r3, r3, #1
 800377a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800377e:	f7fd fb45 	bl	8000e0c <HAL_GetTick>
 8003782:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003784:	e008      	b.n	8003798 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003786:	f7fd fb41 	bl	8000e0c <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d901      	bls.n	8003798 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e1e7      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003798:	4b0e      	ldr	r3, [pc, #56]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 800379a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0ef      	beq.n	8003786 <HAL_RCC_OscConfig+0x22e>
 80037a6:	e020      	b.n	80037ea <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037a8:	4b0a      	ldr	r3, [pc, #40]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80037aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80037ae:	4a09      	ldr	r2, [pc, #36]	; (80037d4 <HAL_RCC_OscConfig+0x27c>)
 80037b0:	f023 0301 	bic.w	r3, r3, #1
 80037b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037b8:	f7fd fb28 	bl	8000e0c <HAL_GetTick>
 80037bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80037be:	e00d      	b.n	80037dc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037c0:	f7fd fb24 	bl	8000e0c <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d906      	bls.n	80037dc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e1ca      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
 80037d2:	bf00      	nop
 80037d4:	40021000 	.word	0x40021000
 80037d8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80037dc:	4b8c      	ldr	r3, [pc, #560]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 80037de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80037e2:	f003 0302 	and.w	r3, r3, #2
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d1ea      	bne.n	80037c0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0304 	and.w	r3, r3, #4
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	f000 80a6 	beq.w	8003944 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037f8:	2300      	movs	r3, #0
 80037fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80037fc:	4b84      	ldr	r3, [pc, #528]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 80037fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003800:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d101      	bne.n	800380c <HAL_RCC_OscConfig+0x2b4>
 8003808:	2301      	movs	r3, #1
 800380a:	e000      	b.n	800380e <HAL_RCC_OscConfig+0x2b6>
 800380c:	2300      	movs	r3, #0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00d      	beq.n	800382e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003812:	4b7f      	ldr	r3, [pc, #508]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 8003814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003816:	4a7e      	ldr	r2, [pc, #504]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 8003818:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800381c:	6593      	str	r3, [r2, #88]	; 0x58
 800381e:	4b7c      	ldr	r3, [pc, #496]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 8003820:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003822:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003826:	60fb      	str	r3, [r7, #12]
 8003828:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800382a:	2301      	movs	r3, #1
 800382c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800382e:	4b79      	ldr	r3, [pc, #484]	; (8003a14 <HAL_RCC_OscConfig+0x4bc>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003836:	2b00      	cmp	r3, #0
 8003838:	d118      	bne.n	800386c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800383a:	4b76      	ldr	r3, [pc, #472]	; (8003a14 <HAL_RCC_OscConfig+0x4bc>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a75      	ldr	r2, [pc, #468]	; (8003a14 <HAL_RCC_OscConfig+0x4bc>)
 8003840:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003844:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003846:	f7fd fae1 	bl	8000e0c <HAL_GetTick>
 800384a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800384c:	e008      	b.n	8003860 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800384e:	f7fd fadd 	bl	8000e0c <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d901      	bls.n	8003860 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e183      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003860:	4b6c      	ldr	r3, [pc, #432]	; (8003a14 <HAL_RCC_OscConfig+0x4bc>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003868:	2b00      	cmp	r3, #0
 800386a:	d0f0      	beq.n	800384e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d108      	bne.n	8003886 <HAL_RCC_OscConfig+0x32e>
 8003874:	4b66      	ldr	r3, [pc, #408]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 8003876:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800387a:	4a65      	ldr	r2, [pc, #404]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 800387c:	f043 0301 	orr.w	r3, r3, #1
 8003880:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003884:	e024      	b.n	80038d0 <HAL_RCC_OscConfig+0x378>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	2b05      	cmp	r3, #5
 800388c:	d110      	bne.n	80038b0 <HAL_RCC_OscConfig+0x358>
 800388e:	4b60      	ldr	r3, [pc, #384]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 8003890:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003894:	4a5e      	ldr	r2, [pc, #376]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 8003896:	f043 0304 	orr.w	r3, r3, #4
 800389a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800389e:	4b5c      	ldr	r3, [pc, #368]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 80038a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038a4:	4a5a      	ldr	r2, [pc, #360]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 80038a6:	f043 0301 	orr.w	r3, r3, #1
 80038aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80038ae:	e00f      	b.n	80038d0 <HAL_RCC_OscConfig+0x378>
 80038b0:	4b57      	ldr	r3, [pc, #348]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 80038b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038b6:	4a56      	ldr	r2, [pc, #344]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 80038b8:	f023 0301 	bic.w	r3, r3, #1
 80038bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80038c0:	4b53      	ldr	r3, [pc, #332]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 80038c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038c6:	4a52      	ldr	r2, [pc, #328]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 80038c8:	f023 0304 	bic.w	r3, r3, #4
 80038cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d016      	beq.n	8003906 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038d8:	f7fd fa98 	bl	8000e0c <HAL_GetTick>
 80038dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038de:	e00a      	b.n	80038f6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038e0:	f7fd fa94 	bl	8000e0c <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e138      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038f6:	4b46      	ldr	r3, [pc, #280]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 80038f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038fc:	f003 0302 	and.w	r3, r3, #2
 8003900:	2b00      	cmp	r3, #0
 8003902:	d0ed      	beq.n	80038e0 <HAL_RCC_OscConfig+0x388>
 8003904:	e015      	b.n	8003932 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003906:	f7fd fa81 	bl	8000e0c <HAL_GetTick>
 800390a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800390c:	e00a      	b.n	8003924 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800390e:	f7fd fa7d 	bl	8000e0c <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	f241 3288 	movw	r2, #5000	; 0x1388
 800391c:	4293      	cmp	r3, r2
 800391e:	d901      	bls.n	8003924 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e121      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003924:	4b3a      	ldr	r3, [pc, #232]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 8003926:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1ed      	bne.n	800390e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003932:	7ffb      	ldrb	r3, [r7, #31]
 8003934:	2b01      	cmp	r3, #1
 8003936:	d105      	bne.n	8003944 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003938:	4b35      	ldr	r3, [pc, #212]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 800393a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800393c:	4a34      	ldr	r2, [pc, #208]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 800393e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003942:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0320 	and.w	r3, r3, #32
 800394c:	2b00      	cmp	r3, #0
 800394e:	d03c      	beq.n	80039ca <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d01c      	beq.n	8003992 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003958:	4b2d      	ldr	r3, [pc, #180]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 800395a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800395e:	4a2c      	ldr	r2, [pc, #176]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 8003960:	f043 0301 	orr.w	r3, r3, #1
 8003964:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003968:	f7fd fa50 	bl	8000e0c <HAL_GetTick>
 800396c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800396e:	e008      	b.n	8003982 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003970:	f7fd fa4c 	bl	8000e0c <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	2b02      	cmp	r3, #2
 800397c:	d901      	bls.n	8003982 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e0f2      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003982:	4b23      	ldr	r3, [pc, #140]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 8003984:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003988:	f003 0302 	and.w	r3, r3, #2
 800398c:	2b00      	cmp	r3, #0
 800398e:	d0ef      	beq.n	8003970 <HAL_RCC_OscConfig+0x418>
 8003990:	e01b      	b.n	80039ca <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003992:	4b1f      	ldr	r3, [pc, #124]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 8003994:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003998:	4a1d      	ldr	r2, [pc, #116]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 800399a:	f023 0301 	bic.w	r3, r3, #1
 800399e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039a2:	f7fd fa33 	bl	8000e0c <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80039aa:	f7fd fa2f 	bl	8000e0c <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e0d5      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80039bc:	4b14      	ldr	r3, [pc, #80]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 80039be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d1ef      	bne.n	80039aa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	69db      	ldr	r3, [r3, #28]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f000 80c9 	beq.w	8003b66 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039d4:	4b0e      	ldr	r3, [pc, #56]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	f003 030c 	and.w	r3, r3, #12
 80039dc:	2b0c      	cmp	r3, #12
 80039de:	f000 8083 	beq.w	8003ae8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	69db      	ldr	r3, [r3, #28]
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d15e      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ea:	4b09      	ldr	r3, [pc, #36]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a08      	ldr	r2, [pc, #32]	; (8003a10 <HAL_RCC_OscConfig+0x4b8>)
 80039f0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80039f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f6:	f7fd fa09 	bl	8000e0c <HAL_GetTick>
 80039fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039fc:	e00c      	b.n	8003a18 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039fe:	f7fd fa05 	bl	8000e0c <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d905      	bls.n	8003a18 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e0ab      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
 8003a10:	40021000 	.word	0x40021000
 8003a14:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a18:	4b55      	ldr	r3, [pc, #340]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1ec      	bne.n	80039fe <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a24:	4b52      	ldr	r3, [pc, #328]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003a26:	68da      	ldr	r2, [r3, #12]
 8003a28:	4b52      	ldr	r3, [pc, #328]	; (8003b74 <HAL_RCC_OscConfig+0x61c>)
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	6a11      	ldr	r1, [r2, #32]
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a34:	3a01      	subs	r2, #1
 8003a36:	0112      	lsls	r2, r2, #4
 8003a38:	4311      	orrs	r1, r2
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003a3e:	0212      	lsls	r2, r2, #8
 8003a40:	4311      	orrs	r1, r2
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003a46:	0852      	lsrs	r2, r2, #1
 8003a48:	3a01      	subs	r2, #1
 8003a4a:	0552      	lsls	r2, r2, #21
 8003a4c:	4311      	orrs	r1, r2
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003a52:	0852      	lsrs	r2, r2, #1
 8003a54:	3a01      	subs	r2, #1
 8003a56:	0652      	lsls	r2, r2, #25
 8003a58:	4311      	orrs	r1, r2
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003a5e:	06d2      	lsls	r2, r2, #27
 8003a60:	430a      	orrs	r2, r1
 8003a62:	4943      	ldr	r1, [pc, #268]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a68:	4b41      	ldr	r3, [pc, #260]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a40      	ldr	r2, [pc, #256]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003a6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a72:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a74:	4b3e      	ldr	r3, [pc, #248]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	4a3d      	ldr	r2, [pc, #244]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003a7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a7e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a80:	f7fd f9c4 	bl	8000e0c <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a88:	f7fd f9c0 	bl	8000e0c <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e066      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a9a:	4b35      	ldr	r3, [pc, #212]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0f0      	beq.n	8003a88 <HAL_RCC_OscConfig+0x530>
 8003aa6:	e05e      	b.n	8003b66 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aa8:	4b31      	ldr	r3, [pc, #196]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a30      	ldr	r2, [pc, #192]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003aae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab4:	f7fd f9aa 	bl	8000e0c <HAL_GetTick>
 8003ab8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003abc:	f7fd f9a6 	bl	8000e0c <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e04c      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ace:	4b28      	ldr	r3, [pc, #160]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1f0      	bne.n	8003abc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003ada:	4b25      	ldr	r3, [pc, #148]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003adc:	68da      	ldr	r2, [r3, #12]
 8003ade:	4924      	ldr	r1, [pc, #144]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003ae0:	4b25      	ldr	r3, [pc, #148]	; (8003b78 <HAL_RCC_OscConfig+0x620>)
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	60cb      	str	r3, [r1, #12]
 8003ae6:	e03e      	b.n	8003b66 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	69db      	ldr	r3, [r3, #28]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d101      	bne.n	8003af4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e039      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003af4:	4b1e      	ldr	r3, [pc, #120]	; (8003b70 <HAL_RCC_OscConfig+0x618>)
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	f003 0203 	and.w	r2, r3, #3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d12c      	bne.n	8003b62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b12:	3b01      	subs	r3, #1
 8003b14:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d123      	bne.n	8003b62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b24:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d11b      	bne.n	8003b62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b34:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d113      	bne.n	8003b62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b44:	085b      	lsrs	r3, r3, #1
 8003b46:	3b01      	subs	r3, #1
 8003b48:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d109      	bne.n	8003b62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b58:	085b      	lsrs	r3, r3, #1
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d001      	beq.n	8003b66 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e000      	b.n	8003b68 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3720      	adds	r7, #32
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	40021000 	.word	0x40021000
 8003b74:	019f800c 	.word	0x019f800c
 8003b78:	feeefffc 	.word	0xfeeefffc

08003b7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b086      	sub	sp, #24
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003b86:	2300      	movs	r3, #0
 8003b88:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d101      	bne.n	8003b94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e11e      	b.n	8003dd2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b94:	4b91      	ldr	r3, [pc, #580]	; (8003ddc <HAL_RCC_ClockConfig+0x260>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 030f 	and.w	r3, r3, #15
 8003b9c:	683a      	ldr	r2, [r7, #0]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d910      	bls.n	8003bc4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ba2:	4b8e      	ldr	r3, [pc, #568]	; (8003ddc <HAL_RCC_ClockConfig+0x260>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f023 020f 	bic.w	r2, r3, #15
 8003baa:	498c      	ldr	r1, [pc, #560]	; (8003ddc <HAL_RCC_ClockConfig+0x260>)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bb2:	4b8a      	ldr	r3, [pc, #552]	; (8003ddc <HAL_RCC_ClockConfig+0x260>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 030f 	and.w	r3, r3, #15
 8003bba:	683a      	ldr	r2, [r7, #0]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d001      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e106      	b.n	8003dd2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0301 	and.w	r3, r3, #1
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d073      	beq.n	8003cb8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	2b03      	cmp	r3, #3
 8003bd6:	d129      	bne.n	8003c2c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bd8:	4b81      	ldr	r3, [pc, #516]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d101      	bne.n	8003be8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e0f4      	b.n	8003dd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003be8:	f000 f99e 	bl	8003f28 <RCC_GetSysClockFreqFromPLLSource>
 8003bec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	4a7c      	ldr	r2, [pc, #496]	; (8003de4 <HAL_RCC_ClockConfig+0x268>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d93f      	bls.n	8003c76 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003bf6:	4b7a      	ldr	r3, [pc, #488]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d009      	beq.n	8003c16 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d033      	beq.n	8003c76 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d12f      	bne.n	8003c76 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c16:	4b72      	ldr	r3, [pc, #456]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c1e:	4a70      	ldr	r2, [pc, #448]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003c20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c24:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003c26:	2380      	movs	r3, #128	; 0x80
 8003c28:	617b      	str	r3, [r7, #20]
 8003c2a:	e024      	b.n	8003c76 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d107      	bne.n	8003c44 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c34:	4b6a      	ldr	r3, [pc, #424]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d109      	bne.n	8003c54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e0c6      	b.n	8003dd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c44:	4b66      	ldr	r3, [pc, #408]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d101      	bne.n	8003c54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e0be      	b.n	8003dd2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003c54:	f000 f8ce 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8003c58:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	4a61      	ldr	r2, [pc, #388]	; (8003de4 <HAL_RCC_ClockConfig+0x268>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d909      	bls.n	8003c76 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c62:	4b5f      	ldr	r3, [pc, #380]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c6a:	4a5d      	ldr	r2, [pc, #372]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003c6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c70:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003c72:	2380      	movs	r3, #128	; 0x80
 8003c74:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c76:	4b5a      	ldr	r3, [pc, #360]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	f023 0203 	bic.w	r2, r3, #3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	4957      	ldr	r1, [pc, #348]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c88:	f7fd f8c0 	bl	8000e0c <HAL_GetTick>
 8003c8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c8e:	e00a      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c90:	f7fd f8bc 	bl	8000e0c <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e095      	b.n	8003dd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ca6:	4b4e      	ldr	r3, [pc, #312]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f003 020c 	and.w	r2, r3, #12
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d1eb      	bne.n	8003c90 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d023      	beq.n	8003d0c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0304 	and.w	r3, r3, #4
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d005      	beq.n	8003cdc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cd0:	4b43      	ldr	r3, [pc, #268]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	4a42      	ldr	r2, [pc, #264]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003cd6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003cda:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0308 	and.w	r3, r3, #8
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d007      	beq.n	8003cf8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003ce8:	4b3d      	ldr	r3, [pc, #244]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003cf0:	4a3b      	ldr	r2, [pc, #236]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003cf2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003cf6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cf8:	4b39      	ldr	r3, [pc, #228]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	4936      	ldr	r1, [pc, #216]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	608b      	str	r3, [r1, #8]
 8003d0a:	e008      	b.n	8003d1e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	2b80      	cmp	r3, #128	; 0x80
 8003d10:	d105      	bne.n	8003d1e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003d12:	4b33      	ldr	r3, [pc, #204]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	4a32      	ldr	r2, [pc, #200]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003d18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d1c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d1e:	4b2f      	ldr	r3, [pc, #188]	; (8003ddc <HAL_RCC_ClockConfig+0x260>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 030f 	and.w	r3, r3, #15
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d21d      	bcs.n	8003d68 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d2c:	4b2b      	ldr	r3, [pc, #172]	; (8003ddc <HAL_RCC_ClockConfig+0x260>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f023 020f 	bic.w	r2, r3, #15
 8003d34:	4929      	ldr	r1, [pc, #164]	; (8003ddc <HAL_RCC_ClockConfig+0x260>)
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003d3c:	f7fd f866 	bl	8000e0c <HAL_GetTick>
 8003d40:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d42:	e00a      	b.n	8003d5a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d44:	f7fd f862 	bl	8000e0c <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e03b      	b.n	8003dd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d5a:	4b20      	ldr	r3, [pc, #128]	; (8003ddc <HAL_RCC_ClockConfig+0x260>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	683a      	ldr	r2, [r7, #0]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d1ed      	bne.n	8003d44 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0304 	and.w	r3, r3, #4
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d008      	beq.n	8003d86 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d74:	4b1a      	ldr	r3, [pc, #104]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	4917      	ldr	r1, [pc, #92]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003d82:	4313      	orrs	r3, r2
 8003d84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0308 	and.w	r3, r3, #8
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d009      	beq.n	8003da6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d92:	4b13      	ldr	r3, [pc, #76]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	691b      	ldr	r3, [r3, #16]
 8003d9e:	00db      	lsls	r3, r3, #3
 8003da0:	490f      	ldr	r1, [pc, #60]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003da6:	f000 f825 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8003daa:	4602      	mov	r2, r0
 8003dac:	4b0c      	ldr	r3, [pc, #48]	; (8003de0 <HAL_RCC_ClockConfig+0x264>)
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	091b      	lsrs	r3, r3, #4
 8003db2:	f003 030f 	and.w	r3, r3, #15
 8003db6:	490c      	ldr	r1, [pc, #48]	; (8003de8 <HAL_RCC_ClockConfig+0x26c>)
 8003db8:	5ccb      	ldrb	r3, [r1, r3]
 8003dba:	f003 031f 	and.w	r3, r3, #31
 8003dbe:	fa22 f303 	lsr.w	r3, r2, r3
 8003dc2:	4a0a      	ldr	r2, [pc, #40]	; (8003dec <HAL_RCC_ClockConfig+0x270>)
 8003dc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003dc6:	4b0a      	ldr	r3, [pc, #40]	; (8003df0 <HAL_RCC_ClockConfig+0x274>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7fc ffd2 	bl	8000d74 <HAL_InitTick>
 8003dd0:	4603      	mov	r3, r0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3718      	adds	r7, #24
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	40022000 	.word	0x40022000
 8003de0:	40021000 	.word	0x40021000
 8003de4:	04c4b400 	.word	0x04c4b400
 8003de8:	08005bb4 	.word	0x08005bb4
 8003dec:	20000000 	.word	0x20000000
 8003df0:	20000004 	.word	0x20000004

08003df4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b087      	sub	sp, #28
 8003df8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003dfa:	4b2c      	ldr	r3, [pc, #176]	; (8003eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f003 030c 	and.w	r3, r3, #12
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	d102      	bne.n	8003e0c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e06:	4b2a      	ldr	r3, [pc, #168]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e08:	613b      	str	r3, [r7, #16]
 8003e0a:	e047      	b.n	8003e9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003e0c:	4b27      	ldr	r3, [pc, #156]	; (8003eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f003 030c 	and.w	r3, r3, #12
 8003e14:	2b08      	cmp	r3, #8
 8003e16:	d102      	bne.n	8003e1e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e18:	4b26      	ldr	r3, [pc, #152]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003e1a:	613b      	str	r3, [r7, #16]
 8003e1c:	e03e      	b.n	8003e9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003e1e:	4b23      	ldr	r3, [pc, #140]	; (8003eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f003 030c 	and.w	r3, r3, #12
 8003e26:	2b0c      	cmp	r3, #12
 8003e28:	d136      	bne.n	8003e98 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e2a:	4b20      	ldr	r3, [pc, #128]	; (8003eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	f003 0303 	and.w	r3, r3, #3
 8003e32:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e34:	4b1d      	ldr	r3, [pc, #116]	; (8003eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	091b      	lsrs	r3, r3, #4
 8003e3a:	f003 030f 	and.w	r3, r3, #15
 8003e3e:	3301      	adds	r3, #1
 8003e40:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2b03      	cmp	r3, #3
 8003e46:	d10c      	bne.n	8003e62 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e48:	4a1a      	ldr	r2, [pc, #104]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e50:	4a16      	ldr	r2, [pc, #88]	; (8003eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e52:	68d2      	ldr	r2, [r2, #12]
 8003e54:	0a12      	lsrs	r2, r2, #8
 8003e56:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003e5a:	fb02 f303 	mul.w	r3, r2, r3
 8003e5e:	617b      	str	r3, [r7, #20]
      break;
 8003e60:	e00c      	b.n	8003e7c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e62:	4a13      	ldr	r2, [pc, #76]	; (8003eb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e6a:	4a10      	ldr	r2, [pc, #64]	; (8003eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e6c:	68d2      	ldr	r2, [r2, #12]
 8003e6e:	0a12      	lsrs	r2, r2, #8
 8003e70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003e74:	fb02 f303 	mul.w	r3, r2, r3
 8003e78:	617b      	str	r3, [r7, #20]
      break;
 8003e7a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e7c:	4b0b      	ldr	r3, [pc, #44]	; (8003eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	0e5b      	lsrs	r3, r3, #25
 8003e82:	f003 0303 	and.w	r3, r3, #3
 8003e86:	3301      	adds	r3, #1
 8003e88:	005b      	lsls	r3, r3, #1
 8003e8a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003e8c:	697a      	ldr	r2, [r7, #20]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e94:	613b      	str	r3, [r7, #16]
 8003e96:	e001      	b.n	8003e9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003e9c:	693b      	ldr	r3, [r7, #16]
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	371c      	adds	r7, #28
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	40021000 	.word	0x40021000
 8003eb0:	00f42400 	.word	0x00f42400
 8003eb4:	016e3600 	.word	0x016e3600

08003eb8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ebc:	4b03      	ldr	r3, [pc, #12]	; (8003ecc <HAL_RCC_GetHCLKFreq+0x14>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop
 8003ecc:	20000000 	.word	0x20000000

08003ed0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003ed4:	f7ff fff0 	bl	8003eb8 <HAL_RCC_GetHCLKFreq>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	4b06      	ldr	r3, [pc, #24]	; (8003ef4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	0a1b      	lsrs	r3, r3, #8
 8003ee0:	f003 0307 	and.w	r3, r3, #7
 8003ee4:	4904      	ldr	r1, [pc, #16]	; (8003ef8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ee6:	5ccb      	ldrb	r3, [r1, r3]
 8003ee8:	f003 031f 	and.w	r3, r3, #31
 8003eec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	40021000 	.word	0x40021000
 8003ef8:	08005bc4 	.word	0x08005bc4

08003efc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f00:	f7ff ffda 	bl	8003eb8 <HAL_RCC_GetHCLKFreq>
 8003f04:	4602      	mov	r2, r0
 8003f06:	4b06      	ldr	r3, [pc, #24]	; (8003f20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	0adb      	lsrs	r3, r3, #11
 8003f0c:	f003 0307 	and.w	r3, r3, #7
 8003f10:	4904      	ldr	r1, [pc, #16]	; (8003f24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003f12:	5ccb      	ldrb	r3, [r1, r3]
 8003f14:	f003 031f 	and.w	r3, r3, #31
 8003f18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	40021000 	.word	0x40021000
 8003f24:	08005bc4 	.word	0x08005bc4

08003f28 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b087      	sub	sp, #28
 8003f2c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003f2e:	4b1e      	ldr	r3, [pc, #120]	; (8003fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	f003 0303 	and.w	r3, r3, #3
 8003f36:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f38:	4b1b      	ldr	r3, [pc, #108]	; (8003fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	091b      	lsrs	r3, r3, #4
 8003f3e:	f003 030f 	and.w	r3, r3, #15
 8003f42:	3301      	adds	r3, #1
 8003f44:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	2b03      	cmp	r3, #3
 8003f4a:	d10c      	bne.n	8003f66 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f4c:	4a17      	ldr	r2, [pc, #92]	; (8003fac <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f54:	4a14      	ldr	r2, [pc, #80]	; (8003fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f56:	68d2      	ldr	r2, [r2, #12]
 8003f58:	0a12      	lsrs	r2, r2, #8
 8003f5a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f5e:	fb02 f303 	mul.w	r3, r2, r3
 8003f62:	617b      	str	r3, [r7, #20]
    break;
 8003f64:	e00c      	b.n	8003f80 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f66:	4a12      	ldr	r2, [pc, #72]	; (8003fb0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f6e:	4a0e      	ldr	r2, [pc, #56]	; (8003fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f70:	68d2      	ldr	r2, [r2, #12]
 8003f72:	0a12      	lsrs	r2, r2, #8
 8003f74:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f78:	fb02 f303 	mul.w	r3, r2, r3
 8003f7c:	617b      	str	r3, [r7, #20]
    break;
 8003f7e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f80:	4b09      	ldr	r3, [pc, #36]	; (8003fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	0e5b      	lsrs	r3, r3, #25
 8003f86:	f003 0303 	and.w	r3, r3, #3
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003f90:	697a      	ldr	r2, [r7, #20]
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f98:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003f9a:	687b      	ldr	r3, [r7, #4]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	371c      	adds	r7, #28
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr
 8003fa8:	40021000 	.word	0x40021000
 8003fac:	016e3600 	.word	0x016e3600
 8003fb0:	00f42400 	.word	0x00f42400

08003fb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b086      	sub	sp, #24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 8098 	beq.w	8004102 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fd6:	4b43      	ldr	r3, [pc, #268]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d10d      	bne.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fe2:	4b40      	ldr	r3, [pc, #256]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fe6:	4a3f      	ldr	r2, [pc, #252]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fec:	6593      	str	r3, [r2, #88]	; 0x58
 8003fee:	4b3d      	ldr	r3, [pc, #244]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ff6:	60bb      	str	r3, [r7, #8]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ffe:	4b3a      	ldr	r3, [pc, #232]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a39      	ldr	r2, [pc, #228]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004004:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004008:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800400a:	f7fc feff 	bl	8000e0c <HAL_GetTick>
 800400e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004010:	e009      	b.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004012:	f7fc fefb 	bl	8000e0c <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	2b02      	cmp	r3, #2
 800401e:	d902      	bls.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	74fb      	strb	r3, [r7, #19]
        break;
 8004024:	e005      	b.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004026:	4b30      	ldr	r3, [pc, #192]	; (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800402e:	2b00      	cmp	r3, #0
 8004030:	d0ef      	beq.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004032:	7cfb      	ldrb	r3, [r7, #19]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d159      	bne.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004038:	4b2a      	ldr	r3, [pc, #168]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800403a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800403e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004042:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d01e      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800404e:	697a      	ldr	r2, [r7, #20]
 8004050:	429a      	cmp	r2, r3
 8004052:	d019      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004054:	4b23      	ldr	r3, [pc, #140]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800405a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800405e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004060:	4b20      	ldr	r3, [pc, #128]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004066:	4a1f      	ldr	r2, [pc, #124]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004068:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800406c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004070:	4b1c      	ldr	r3, [pc, #112]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004076:	4a1b      	ldr	r2, [pc, #108]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004078:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800407c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004080:	4a18      	ldr	r2, [pc, #96]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b00      	cmp	r3, #0
 8004090:	d016      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004092:	f7fc febb 	bl	8000e0c <HAL_GetTick>
 8004096:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004098:	e00b      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800409a:	f7fc feb7 	bl	8000e0c <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d902      	bls.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	74fb      	strb	r3, [r7, #19]
            break;
 80040b0:	e006      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040b2:	4b0c      	ldr	r3, [pc, #48]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b8:	f003 0302 	and.w	r3, r3, #2
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d0ec      	beq.n	800409a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80040c0:	7cfb      	ldrb	r3, [r7, #19]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d10b      	bne.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040c6:	4b07      	ldr	r3, [pc, #28]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040d4:	4903      	ldr	r1, [pc, #12]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80040dc:	e008      	b.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80040de:	7cfb      	ldrb	r3, [r7, #19]
 80040e0:	74bb      	strb	r3, [r7, #18]
 80040e2:	e005      	b.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80040e4:	40021000 	.word	0x40021000
 80040e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ec:	7cfb      	ldrb	r3, [r7, #19]
 80040ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040f0:	7c7b      	ldrb	r3, [r7, #17]
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d105      	bne.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040f6:	4ba7      	ldr	r3, [pc, #668]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040fa:	4aa6      	ldr	r2, [pc, #664]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004100:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00a      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800410e:	4ba1      	ldr	r3, [pc, #644]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004110:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004114:	f023 0203 	bic.w	r2, r3, #3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	499d      	ldr	r1, [pc, #628]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800411e:	4313      	orrs	r3, r2
 8004120:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00a      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004130:	4b98      	ldr	r3, [pc, #608]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004132:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004136:	f023 020c 	bic.w	r2, r3, #12
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	4995      	ldr	r1, [pc, #596]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004140:	4313      	orrs	r3, r2
 8004142:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0304 	and.w	r3, r3, #4
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00a      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004152:	4b90      	ldr	r3, [pc, #576]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004158:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	498c      	ldr	r1, [pc, #560]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004162:	4313      	orrs	r3, r2
 8004164:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0308 	and.w	r3, r3, #8
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00a      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004174:	4b87      	ldr	r3, [pc, #540]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800417a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	4984      	ldr	r1, [pc, #528]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004184:	4313      	orrs	r3, r2
 8004186:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0310 	and.w	r3, r3, #16
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00a      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004196:	4b7f      	ldr	r3, [pc, #508]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004198:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800419c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	497b      	ldr	r1, [pc, #492]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0320 	and.w	r3, r3, #32
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00a      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041b8:	4b76      	ldr	r3, [pc, #472]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	4973      	ldr	r1, [pc, #460]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00a      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041da:	4b6e      	ldr	r3, [pc, #440]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041e0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	69db      	ldr	r3, [r3, #28]
 80041e8:	496a      	ldr	r1, [pc, #424]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00a      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80041fc:	4b65      	ldr	r3, [pc, #404]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004202:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a1b      	ldr	r3, [r3, #32]
 800420a:	4962      	ldr	r1, [pc, #392]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800420c:	4313      	orrs	r3, r2
 800420e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00a      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800421e:	4b5d      	ldr	r3, [pc, #372]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004224:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422c:	4959      	ldr	r1, [pc, #356]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800422e:	4313      	orrs	r3, r2
 8004230:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00a      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004240:	4b54      	ldr	r3, [pc, #336]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004242:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004246:	f023 0203 	bic.w	r2, r3, #3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800424e:	4951      	ldr	r1, [pc, #324]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004250:	4313      	orrs	r3, r2
 8004252:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00a      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004262:	4b4c      	ldr	r3, [pc, #304]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004268:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004270:	4948      	ldr	r1, [pc, #288]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004272:	4313      	orrs	r3, r2
 8004274:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004280:	2b00      	cmp	r3, #0
 8004282:	d015      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004284:	4b43      	ldr	r3, [pc, #268]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800428a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004292:	4940      	ldr	r1, [pc, #256]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004294:	4313      	orrs	r3, r2
 8004296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800429e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042a2:	d105      	bne.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042a4:	4b3b      	ldr	r3, [pc, #236]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	4a3a      	ldr	r2, [pc, #232]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042ae:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d015      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80042bc:	4b35      	ldr	r3, [pc, #212]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042c2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042ca:	4932      	ldr	r1, [pc, #200]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042da:	d105      	bne.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042dc:	4b2d      	ldr	r3, [pc, #180]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	4a2c      	ldr	r2, [pc, #176]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042e6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d015      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80042f4:	4b27      	ldr	r3, [pc, #156]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042fa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004302:	4924      	ldr	r1, [pc, #144]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004304:	4313      	orrs	r3, r2
 8004306:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800430e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004312:	d105      	bne.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004314:	4b1f      	ldr	r3, [pc, #124]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	4a1e      	ldr	r2, [pc, #120]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800431a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800431e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004328:	2b00      	cmp	r3, #0
 800432a:	d015      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800432c:	4b19      	ldr	r3, [pc, #100]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800432e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004332:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800433a:	4916      	ldr	r1, [pc, #88]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800433c:	4313      	orrs	r3, r2
 800433e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004346:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800434a:	d105      	bne.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800434c:	4b11      	ldr	r3, [pc, #68]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	4a10      	ldr	r2, [pc, #64]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004352:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004356:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004360:	2b00      	cmp	r3, #0
 8004362:	d019      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004364:	4b0b      	ldr	r3, [pc, #44]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800436a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004372:	4908      	ldr	r1, [pc, #32]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004374:	4313      	orrs	r3, r2
 8004376:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004382:	d109      	bne.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004384:	4b03      	ldr	r3, [pc, #12]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	4a02      	ldr	r2, [pc, #8]	; (8004394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800438a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800438e:	60d3      	str	r3, [r2, #12]
 8004390:	e002      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004392:	bf00      	nop
 8004394:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d015      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80043a4:	4b29      	ldr	r3, [pc, #164]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b2:	4926      	ldr	r1, [pc, #152]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80043c2:	d105      	bne.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80043c4:	4b21      	ldr	r3, [pc, #132]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	4a20      	ldr	r2, [pc, #128]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043ce:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d015      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80043dc:	4b1b      	ldr	r3, [pc, #108]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043e2:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043ea:	4918      	ldr	r1, [pc, #96]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043fa:	d105      	bne.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80043fc:	4b13      	ldr	r3, [pc, #76]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	4a12      	ldr	r2, [pc, #72]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004402:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004406:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004410:	2b00      	cmp	r3, #0
 8004412:	d015      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004414:	4b0d      	ldr	r3, [pc, #52]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004416:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800441a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004422:	490a      	ldr	r1, [pc, #40]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004424:	4313      	orrs	r3, r2
 8004426:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800442e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004432:	d105      	bne.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004434:	4b05      	ldr	r3, [pc, #20]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	4a04      	ldr	r2, [pc, #16]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800443a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800443e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004440:	7cbb      	ldrb	r3, [r7, #18]
}
 8004442:	4618      	mov	r0, r3
 8004444:	3718      	adds	r7, #24
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	40021000 	.word	0x40021000

08004450 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e042      	b.n	80044e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004468:	2b00      	cmp	r3, #0
 800446a:	d106      	bne.n	800447a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f7fc fb69 	bl	8000b4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2224      	movs	r2, #36	; 0x24
 800447e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f022 0201 	bic.w	r2, r2, #1
 8004490:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004496:	2b00      	cmp	r3, #0
 8004498:	d002      	beq.n	80044a0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f000 fbb2 	bl	8004c04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f000 f8b3 	bl	800460c <UART_SetConfig>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d101      	bne.n	80044b0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e01b      	b.n	80044e8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	685a      	ldr	r2, [r3, #4]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80044be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689a      	ldr	r2, [r3, #8]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f042 0201 	orr.w	r2, r2, #1
 80044de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 fc31 	bl	8004d48 <UART_CheckIdleState>
 80044e6:	4603      	mov	r3, r0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3708      	adds	r7, #8
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b08a      	sub	sp, #40	; 0x28
 80044f4:	af02      	add	r7, sp, #8
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	603b      	str	r3, [r7, #0]
 80044fc:	4613      	mov	r3, r2
 80044fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004506:	2b20      	cmp	r3, #32
 8004508:	d17b      	bne.n	8004602 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d002      	beq.n	8004516 <HAL_UART_Transmit+0x26>
 8004510:	88fb      	ldrh	r3, [r7, #6]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d101      	bne.n	800451a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e074      	b.n	8004604 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2221      	movs	r2, #33	; 0x21
 8004526:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800452a:	f7fc fc6f 	bl	8000e0c <HAL_GetTick>
 800452e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	88fa      	ldrh	r2, [r7, #6]
 8004534:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	88fa      	ldrh	r2, [r7, #6]
 800453c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004548:	d108      	bne.n	800455c <HAL_UART_Transmit+0x6c>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d104      	bne.n	800455c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004552:	2300      	movs	r3, #0
 8004554:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	61bb      	str	r3, [r7, #24]
 800455a:	e003      	b.n	8004564 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004560:	2300      	movs	r3, #0
 8004562:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004564:	e030      	b.n	80045c8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	9300      	str	r3, [sp, #0]
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	2200      	movs	r2, #0
 800456e:	2180      	movs	r1, #128	; 0x80
 8004570:	68f8      	ldr	r0, [r7, #12]
 8004572:	f000 fc93 	bl	8004e9c <UART_WaitOnFlagUntilTimeout>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d005      	beq.n	8004588 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2220      	movs	r2, #32
 8004580:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e03d      	b.n	8004604 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10b      	bne.n	80045a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	881b      	ldrh	r3, [r3, #0]
 8004592:	461a      	mov	r2, r3
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800459c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	3302      	adds	r3, #2
 80045a2:	61bb      	str	r3, [r7, #24]
 80045a4:	e007      	b.n	80045b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	781a      	ldrb	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	3301      	adds	r3, #1
 80045b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80045bc:	b29b      	uxth	r3, r3
 80045be:	3b01      	subs	r3, #1
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d1c8      	bne.n	8004566 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	9300      	str	r3, [sp, #0]
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	2200      	movs	r2, #0
 80045dc:	2140      	movs	r1, #64	; 0x40
 80045de:	68f8      	ldr	r0, [r7, #12]
 80045e0:	f000 fc5c 	bl	8004e9c <UART_WaitOnFlagUntilTimeout>
 80045e4:	4603      	mov	r3, r0
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d005      	beq.n	80045f6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2220      	movs	r2, #32
 80045ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e006      	b.n	8004604 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2220      	movs	r2, #32
 80045fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80045fe:	2300      	movs	r3, #0
 8004600:	e000      	b.n	8004604 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004602:	2302      	movs	r3, #2
  }
}
 8004604:	4618      	mov	r0, r3
 8004606:	3720      	adds	r7, #32
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800460c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004610:	b08c      	sub	sp, #48	; 0x30
 8004612:	af00      	add	r7, sp, #0
 8004614:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004616:	2300      	movs	r3, #0
 8004618:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	689a      	ldr	r2, [r3, #8]
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	431a      	orrs	r2, r3
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	431a      	orrs	r2, r3
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	69db      	ldr	r3, [r3, #28]
 8004630:	4313      	orrs	r3, r2
 8004632:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	4baa      	ldr	r3, [pc, #680]	; (80048e4 <UART_SetConfig+0x2d8>)
 800463c:	4013      	ands	r3, r2
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	6812      	ldr	r2, [r2, #0]
 8004642:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004644:	430b      	orrs	r3, r1
 8004646:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	68da      	ldr	r2, [r3, #12]
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	430a      	orrs	r2, r1
 800465c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a9f      	ldr	r2, [pc, #636]	; (80048e8 <UART_SetConfig+0x2dc>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d004      	beq.n	8004678 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	6a1b      	ldr	r3, [r3, #32]
 8004672:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004674:	4313      	orrs	r3, r2
 8004676:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004682:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004686:	697a      	ldr	r2, [r7, #20]
 8004688:	6812      	ldr	r2, [r2, #0]
 800468a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800468c:	430b      	orrs	r3, r1
 800468e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004696:	f023 010f 	bic.w	r1, r3, #15
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a90      	ldr	r2, [pc, #576]	; (80048ec <UART_SetConfig+0x2e0>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d125      	bne.n	80046fc <UART_SetConfig+0xf0>
 80046b0:	4b8f      	ldr	r3, [pc, #572]	; (80048f0 <UART_SetConfig+0x2e4>)
 80046b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046b6:	f003 0303 	and.w	r3, r3, #3
 80046ba:	2b03      	cmp	r3, #3
 80046bc:	d81a      	bhi.n	80046f4 <UART_SetConfig+0xe8>
 80046be:	a201      	add	r2, pc, #4	; (adr r2, 80046c4 <UART_SetConfig+0xb8>)
 80046c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c4:	080046d5 	.word	0x080046d5
 80046c8:	080046e5 	.word	0x080046e5
 80046cc:	080046dd 	.word	0x080046dd
 80046d0:	080046ed 	.word	0x080046ed
 80046d4:	2301      	movs	r3, #1
 80046d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046da:	e116      	b.n	800490a <UART_SetConfig+0x2fe>
 80046dc:	2302      	movs	r3, #2
 80046de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046e2:	e112      	b.n	800490a <UART_SetConfig+0x2fe>
 80046e4:	2304      	movs	r3, #4
 80046e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046ea:	e10e      	b.n	800490a <UART_SetConfig+0x2fe>
 80046ec:	2308      	movs	r3, #8
 80046ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046f2:	e10a      	b.n	800490a <UART_SetConfig+0x2fe>
 80046f4:	2310      	movs	r3, #16
 80046f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046fa:	e106      	b.n	800490a <UART_SetConfig+0x2fe>
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a7c      	ldr	r2, [pc, #496]	; (80048f4 <UART_SetConfig+0x2e8>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d138      	bne.n	8004778 <UART_SetConfig+0x16c>
 8004706:	4b7a      	ldr	r3, [pc, #488]	; (80048f0 <UART_SetConfig+0x2e4>)
 8004708:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800470c:	f003 030c 	and.w	r3, r3, #12
 8004710:	2b0c      	cmp	r3, #12
 8004712:	d82d      	bhi.n	8004770 <UART_SetConfig+0x164>
 8004714:	a201      	add	r2, pc, #4	; (adr r2, 800471c <UART_SetConfig+0x110>)
 8004716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800471a:	bf00      	nop
 800471c:	08004751 	.word	0x08004751
 8004720:	08004771 	.word	0x08004771
 8004724:	08004771 	.word	0x08004771
 8004728:	08004771 	.word	0x08004771
 800472c:	08004761 	.word	0x08004761
 8004730:	08004771 	.word	0x08004771
 8004734:	08004771 	.word	0x08004771
 8004738:	08004771 	.word	0x08004771
 800473c:	08004759 	.word	0x08004759
 8004740:	08004771 	.word	0x08004771
 8004744:	08004771 	.word	0x08004771
 8004748:	08004771 	.word	0x08004771
 800474c:	08004769 	.word	0x08004769
 8004750:	2300      	movs	r3, #0
 8004752:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004756:	e0d8      	b.n	800490a <UART_SetConfig+0x2fe>
 8004758:	2302      	movs	r3, #2
 800475a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800475e:	e0d4      	b.n	800490a <UART_SetConfig+0x2fe>
 8004760:	2304      	movs	r3, #4
 8004762:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004766:	e0d0      	b.n	800490a <UART_SetConfig+0x2fe>
 8004768:	2308      	movs	r3, #8
 800476a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800476e:	e0cc      	b.n	800490a <UART_SetConfig+0x2fe>
 8004770:	2310      	movs	r3, #16
 8004772:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004776:	e0c8      	b.n	800490a <UART_SetConfig+0x2fe>
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a5e      	ldr	r2, [pc, #376]	; (80048f8 <UART_SetConfig+0x2ec>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d125      	bne.n	80047ce <UART_SetConfig+0x1c2>
 8004782:	4b5b      	ldr	r3, [pc, #364]	; (80048f0 <UART_SetConfig+0x2e4>)
 8004784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004788:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800478c:	2b30      	cmp	r3, #48	; 0x30
 800478e:	d016      	beq.n	80047be <UART_SetConfig+0x1b2>
 8004790:	2b30      	cmp	r3, #48	; 0x30
 8004792:	d818      	bhi.n	80047c6 <UART_SetConfig+0x1ba>
 8004794:	2b20      	cmp	r3, #32
 8004796:	d00a      	beq.n	80047ae <UART_SetConfig+0x1a2>
 8004798:	2b20      	cmp	r3, #32
 800479a:	d814      	bhi.n	80047c6 <UART_SetConfig+0x1ba>
 800479c:	2b00      	cmp	r3, #0
 800479e:	d002      	beq.n	80047a6 <UART_SetConfig+0x19a>
 80047a0:	2b10      	cmp	r3, #16
 80047a2:	d008      	beq.n	80047b6 <UART_SetConfig+0x1aa>
 80047a4:	e00f      	b.n	80047c6 <UART_SetConfig+0x1ba>
 80047a6:	2300      	movs	r3, #0
 80047a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047ac:	e0ad      	b.n	800490a <UART_SetConfig+0x2fe>
 80047ae:	2302      	movs	r3, #2
 80047b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047b4:	e0a9      	b.n	800490a <UART_SetConfig+0x2fe>
 80047b6:	2304      	movs	r3, #4
 80047b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047bc:	e0a5      	b.n	800490a <UART_SetConfig+0x2fe>
 80047be:	2308      	movs	r3, #8
 80047c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047c4:	e0a1      	b.n	800490a <UART_SetConfig+0x2fe>
 80047c6:	2310      	movs	r3, #16
 80047c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047cc:	e09d      	b.n	800490a <UART_SetConfig+0x2fe>
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a4a      	ldr	r2, [pc, #296]	; (80048fc <UART_SetConfig+0x2f0>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d125      	bne.n	8004824 <UART_SetConfig+0x218>
 80047d8:	4b45      	ldr	r3, [pc, #276]	; (80048f0 <UART_SetConfig+0x2e4>)
 80047da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047de:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80047e2:	2bc0      	cmp	r3, #192	; 0xc0
 80047e4:	d016      	beq.n	8004814 <UART_SetConfig+0x208>
 80047e6:	2bc0      	cmp	r3, #192	; 0xc0
 80047e8:	d818      	bhi.n	800481c <UART_SetConfig+0x210>
 80047ea:	2b80      	cmp	r3, #128	; 0x80
 80047ec:	d00a      	beq.n	8004804 <UART_SetConfig+0x1f8>
 80047ee:	2b80      	cmp	r3, #128	; 0x80
 80047f0:	d814      	bhi.n	800481c <UART_SetConfig+0x210>
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d002      	beq.n	80047fc <UART_SetConfig+0x1f0>
 80047f6:	2b40      	cmp	r3, #64	; 0x40
 80047f8:	d008      	beq.n	800480c <UART_SetConfig+0x200>
 80047fa:	e00f      	b.n	800481c <UART_SetConfig+0x210>
 80047fc:	2300      	movs	r3, #0
 80047fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004802:	e082      	b.n	800490a <UART_SetConfig+0x2fe>
 8004804:	2302      	movs	r3, #2
 8004806:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800480a:	e07e      	b.n	800490a <UART_SetConfig+0x2fe>
 800480c:	2304      	movs	r3, #4
 800480e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004812:	e07a      	b.n	800490a <UART_SetConfig+0x2fe>
 8004814:	2308      	movs	r3, #8
 8004816:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800481a:	e076      	b.n	800490a <UART_SetConfig+0x2fe>
 800481c:	2310      	movs	r3, #16
 800481e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004822:	e072      	b.n	800490a <UART_SetConfig+0x2fe>
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a35      	ldr	r2, [pc, #212]	; (8004900 <UART_SetConfig+0x2f4>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d12a      	bne.n	8004884 <UART_SetConfig+0x278>
 800482e:	4b30      	ldr	r3, [pc, #192]	; (80048f0 <UART_SetConfig+0x2e4>)
 8004830:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004834:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004838:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800483c:	d01a      	beq.n	8004874 <UART_SetConfig+0x268>
 800483e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004842:	d81b      	bhi.n	800487c <UART_SetConfig+0x270>
 8004844:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004848:	d00c      	beq.n	8004864 <UART_SetConfig+0x258>
 800484a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800484e:	d815      	bhi.n	800487c <UART_SetConfig+0x270>
 8004850:	2b00      	cmp	r3, #0
 8004852:	d003      	beq.n	800485c <UART_SetConfig+0x250>
 8004854:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004858:	d008      	beq.n	800486c <UART_SetConfig+0x260>
 800485a:	e00f      	b.n	800487c <UART_SetConfig+0x270>
 800485c:	2300      	movs	r3, #0
 800485e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004862:	e052      	b.n	800490a <UART_SetConfig+0x2fe>
 8004864:	2302      	movs	r3, #2
 8004866:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800486a:	e04e      	b.n	800490a <UART_SetConfig+0x2fe>
 800486c:	2304      	movs	r3, #4
 800486e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004872:	e04a      	b.n	800490a <UART_SetConfig+0x2fe>
 8004874:	2308      	movs	r3, #8
 8004876:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800487a:	e046      	b.n	800490a <UART_SetConfig+0x2fe>
 800487c:	2310      	movs	r3, #16
 800487e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004882:	e042      	b.n	800490a <UART_SetConfig+0x2fe>
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a17      	ldr	r2, [pc, #92]	; (80048e8 <UART_SetConfig+0x2dc>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d13a      	bne.n	8004904 <UART_SetConfig+0x2f8>
 800488e:	4b18      	ldr	r3, [pc, #96]	; (80048f0 <UART_SetConfig+0x2e4>)
 8004890:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004894:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004898:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800489c:	d01a      	beq.n	80048d4 <UART_SetConfig+0x2c8>
 800489e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80048a2:	d81b      	bhi.n	80048dc <UART_SetConfig+0x2d0>
 80048a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048a8:	d00c      	beq.n	80048c4 <UART_SetConfig+0x2b8>
 80048aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048ae:	d815      	bhi.n	80048dc <UART_SetConfig+0x2d0>
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d003      	beq.n	80048bc <UART_SetConfig+0x2b0>
 80048b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048b8:	d008      	beq.n	80048cc <UART_SetConfig+0x2c0>
 80048ba:	e00f      	b.n	80048dc <UART_SetConfig+0x2d0>
 80048bc:	2300      	movs	r3, #0
 80048be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048c2:	e022      	b.n	800490a <UART_SetConfig+0x2fe>
 80048c4:	2302      	movs	r3, #2
 80048c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048ca:	e01e      	b.n	800490a <UART_SetConfig+0x2fe>
 80048cc:	2304      	movs	r3, #4
 80048ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048d2:	e01a      	b.n	800490a <UART_SetConfig+0x2fe>
 80048d4:	2308      	movs	r3, #8
 80048d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048da:	e016      	b.n	800490a <UART_SetConfig+0x2fe>
 80048dc:	2310      	movs	r3, #16
 80048de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048e2:	e012      	b.n	800490a <UART_SetConfig+0x2fe>
 80048e4:	cfff69f3 	.word	0xcfff69f3
 80048e8:	40008000 	.word	0x40008000
 80048ec:	40013800 	.word	0x40013800
 80048f0:	40021000 	.word	0x40021000
 80048f4:	40004400 	.word	0x40004400
 80048f8:	40004800 	.word	0x40004800
 80048fc:	40004c00 	.word	0x40004c00
 8004900:	40005000 	.word	0x40005000
 8004904:	2310      	movs	r3, #16
 8004906:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4aae      	ldr	r2, [pc, #696]	; (8004bc8 <UART_SetConfig+0x5bc>)
 8004910:	4293      	cmp	r3, r2
 8004912:	f040 8097 	bne.w	8004a44 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004916:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800491a:	2b08      	cmp	r3, #8
 800491c:	d823      	bhi.n	8004966 <UART_SetConfig+0x35a>
 800491e:	a201      	add	r2, pc, #4	; (adr r2, 8004924 <UART_SetConfig+0x318>)
 8004920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004924:	08004949 	.word	0x08004949
 8004928:	08004967 	.word	0x08004967
 800492c:	08004951 	.word	0x08004951
 8004930:	08004967 	.word	0x08004967
 8004934:	08004957 	.word	0x08004957
 8004938:	08004967 	.word	0x08004967
 800493c:	08004967 	.word	0x08004967
 8004940:	08004967 	.word	0x08004967
 8004944:	0800495f 	.word	0x0800495f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004948:	f7ff fac2 	bl	8003ed0 <HAL_RCC_GetPCLK1Freq>
 800494c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800494e:	e010      	b.n	8004972 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004950:	4b9e      	ldr	r3, [pc, #632]	; (8004bcc <UART_SetConfig+0x5c0>)
 8004952:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004954:	e00d      	b.n	8004972 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004956:	f7ff fa4d 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 800495a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800495c:	e009      	b.n	8004972 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800495e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004962:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004964:	e005      	b.n	8004972 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004966:	2300      	movs	r3, #0
 8004968:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004970:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004974:	2b00      	cmp	r3, #0
 8004976:	f000 8130 	beq.w	8004bda <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497e:	4a94      	ldr	r2, [pc, #592]	; (8004bd0 <UART_SetConfig+0x5c4>)
 8004980:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004984:	461a      	mov	r2, r3
 8004986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004988:	fbb3 f3f2 	udiv	r3, r3, r2
 800498c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	685a      	ldr	r2, [r3, #4]
 8004992:	4613      	mov	r3, r2
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	4413      	add	r3, r2
 8004998:	69ba      	ldr	r2, [r7, #24]
 800499a:	429a      	cmp	r2, r3
 800499c:	d305      	bcc.n	80049aa <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80049a4:	69ba      	ldr	r2, [r7, #24]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d903      	bls.n	80049b2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80049b0:	e113      	b.n	8004bda <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b4:	2200      	movs	r2, #0
 80049b6:	60bb      	str	r3, [r7, #8]
 80049b8:	60fa      	str	r2, [r7, #12]
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049be:	4a84      	ldr	r2, [pc, #528]	; (8004bd0 <UART_SetConfig+0x5c4>)
 80049c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	2200      	movs	r2, #0
 80049c8:	603b      	str	r3, [r7, #0]
 80049ca:	607a      	str	r2, [r7, #4]
 80049cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80049d4:	f7fb fc74 	bl	80002c0 <__aeabi_uldivmod>
 80049d8:	4602      	mov	r2, r0
 80049da:	460b      	mov	r3, r1
 80049dc:	4610      	mov	r0, r2
 80049de:	4619      	mov	r1, r3
 80049e0:	f04f 0200 	mov.w	r2, #0
 80049e4:	f04f 0300 	mov.w	r3, #0
 80049e8:	020b      	lsls	r3, r1, #8
 80049ea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80049ee:	0202      	lsls	r2, r0, #8
 80049f0:	6979      	ldr	r1, [r7, #20]
 80049f2:	6849      	ldr	r1, [r1, #4]
 80049f4:	0849      	lsrs	r1, r1, #1
 80049f6:	2000      	movs	r0, #0
 80049f8:	460c      	mov	r4, r1
 80049fa:	4605      	mov	r5, r0
 80049fc:	eb12 0804 	adds.w	r8, r2, r4
 8004a00:	eb43 0905 	adc.w	r9, r3, r5
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	469a      	mov	sl, r3
 8004a0c:	4693      	mov	fp, r2
 8004a0e:	4652      	mov	r2, sl
 8004a10:	465b      	mov	r3, fp
 8004a12:	4640      	mov	r0, r8
 8004a14:	4649      	mov	r1, r9
 8004a16:	f7fb fc53 	bl	80002c0 <__aeabi_uldivmod>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	4613      	mov	r3, r2
 8004a20:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a22:	6a3b      	ldr	r3, [r7, #32]
 8004a24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a28:	d308      	bcc.n	8004a3c <UART_SetConfig+0x430>
 8004a2a:	6a3b      	ldr	r3, [r7, #32]
 8004a2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a30:	d204      	bcs.n	8004a3c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	6a3a      	ldr	r2, [r7, #32]
 8004a38:	60da      	str	r2, [r3, #12]
 8004a3a:	e0ce      	b.n	8004bda <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004a42:	e0ca      	b.n	8004bda <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	69db      	ldr	r3, [r3, #28]
 8004a48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a4c:	d166      	bne.n	8004b1c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004a4e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004a52:	2b08      	cmp	r3, #8
 8004a54:	d827      	bhi.n	8004aa6 <UART_SetConfig+0x49a>
 8004a56:	a201      	add	r2, pc, #4	; (adr r2, 8004a5c <UART_SetConfig+0x450>)
 8004a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a5c:	08004a81 	.word	0x08004a81
 8004a60:	08004a89 	.word	0x08004a89
 8004a64:	08004a91 	.word	0x08004a91
 8004a68:	08004aa7 	.word	0x08004aa7
 8004a6c:	08004a97 	.word	0x08004a97
 8004a70:	08004aa7 	.word	0x08004aa7
 8004a74:	08004aa7 	.word	0x08004aa7
 8004a78:	08004aa7 	.word	0x08004aa7
 8004a7c:	08004a9f 	.word	0x08004a9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a80:	f7ff fa26 	bl	8003ed0 <HAL_RCC_GetPCLK1Freq>
 8004a84:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a86:	e014      	b.n	8004ab2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a88:	f7ff fa38 	bl	8003efc <HAL_RCC_GetPCLK2Freq>
 8004a8c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a8e:	e010      	b.n	8004ab2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a90:	4b4e      	ldr	r3, [pc, #312]	; (8004bcc <UART_SetConfig+0x5c0>)
 8004a92:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004a94:	e00d      	b.n	8004ab2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a96:	f7ff f9ad 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8004a9a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a9c:	e009      	b.n	8004ab2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004aa2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004aa4:	e005      	b.n	8004ab2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004ab0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	f000 8090 	beq.w	8004bda <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abe:	4a44      	ldr	r2, [pc, #272]	; (8004bd0 <UART_SetConfig+0x5c4>)
 8004ac0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac8:	fbb3 f3f2 	udiv	r3, r3, r2
 8004acc:	005a      	lsls	r2, r3, #1
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	085b      	lsrs	r3, r3, #1
 8004ad4:	441a      	add	r2, r3
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ade:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ae0:	6a3b      	ldr	r3, [r7, #32]
 8004ae2:	2b0f      	cmp	r3, #15
 8004ae4:	d916      	bls.n	8004b14 <UART_SetConfig+0x508>
 8004ae6:	6a3b      	ldr	r3, [r7, #32]
 8004ae8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004aec:	d212      	bcs.n	8004b14 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004aee:	6a3b      	ldr	r3, [r7, #32]
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	f023 030f 	bic.w	r3, r3, #15
 8004af6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004af8:	6a3b      	ldr	r3, [r7, #32]
 8004afa:	085b      	lsrs	r3, r3, #1
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	f003 0307 	and.w	r3, r3, #7
 8004b02:	b29a      	uxth	r2, r3
 8004b04:	8bfb      	ldrh	r3, [r7, #30]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	8bfa      	ldrh	r2, [r7, #30]
 8004b10:	60da      	str	r2, [r3, #12]
 8004b12:	e062      	b.n	8004bda <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004b1a:	e05e      	b.n	8004bda <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b1c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004b20:	2b08      	cmp	r3, #8
 8004b22:	d828      	bhi.n	8004b76 <UART_SetConfig+0x56a>
 8004b24:	a201      	add	r2, pc, #4	; (adr r2, 8004b2c <UART_SetConfig+0x520>)
 8004b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b2a:	bf00      	nop
 8004b2c:	08004b51 	.word	0x08004b51
 8004b30:	08004b59 	.word	0x08004b59
 8004b34:	08004b61 	.word	0x08004b61
 8004b38:	08004b77 	.word	0x08004b77
 8004b3c:	08004b67 	.word	0x08004b67
 8004b40:	08004b77 	.word	0x08004b77
 8004b44:	08004b77 	.word	0x08004b77
 8004b48:	08004b77 	.word	0x08004b77
 8004b4c:	08004b6f 	.word	0x08004b6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b50:	f7ff f9be 	bl	8003ed0 <HAL_RCC_GetPCLK1Freq>
 8004b54:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b56:	e014      	b.n	8004b82 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b58:	f7ff f9d0 	bl	8003efc <HAL_RCC_GetPCLK2Freq>
 8004b5c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b5e:	e010      	b.n	8004b82 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b60:	4b1a      	ldr	r3, [pc, #104]	; (8004bcc <UART_SetConfig+0x5c0>)
 8004b62:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b64:	e00d      	b.n	8004b82 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b66:	f7ff f945 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8004b6a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b6c:	e009      	b.n	8004b82 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b72:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b74:	e005      	b.n	8004b82 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004b76:	2300      	movs	r3, #0
 8004b78:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004b80:	bf00      	nop
    }

    if (pclk != 0U)
 8004b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d028      	beq.n	8004bda <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8c:	4a10      	ldr	r2, [pc, #64]	; (8004bd0 <UART_SetConfig+0x5c4>)
 8004b8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b92:	461a      	mov	r2, r3
 8004b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b96:	fbb3 f2f2 	udiv	r2, r3, r2
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	085b      	lsrs	r3, r3, #1
 8004ba0:	441a      	add	r2, r3
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004baa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bac:	6a3b      	ldr	r3, [r7, #32]
 8004bae:	2b0f      	cmp	r3, #15
 8004bb0:	d910      	bls.n	8004bd4 <UART_SetConfig+0x5c8>
 8004bb2:	6a3b      	ldr	r3, [r7, #32]
 8004bb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bb8:	d20c      	bcs.n	8004bd4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004bba:	6a3b      	ldr	r3, [r7, #32]
 8004bbc:	b29a      	uxth	r2, r3
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	60da      	str	r2, [r3, #12]
 8004bc4:	e009      	b.n	8004bda <UART_SetConfig+0x5ce>
 8004bc6:	bf00      	nop
 8004bc8:	40008000 	.word	0x40008000
 8004bcc:	00f42400 	.word	0x00f42400
 8004bd0:	08005bcc 	.word	0x08005bcc
      }
      else
      {
        ret = HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	2200      	movs	r2, #0
 8004bee:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004bf6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3730      	adds	r7, #48	; 0x30
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004c04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b083      	sub	sp, #12
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c10:	f003 0308 	and.w	r3, r3, #8
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00a      	beq.n	8004c2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00a      	beq.n	8004c50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d00a      	beq.n	8004c72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c76:	f003 0304 	and.w	r3, r3, #4
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00a      	beq.n	8004c94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	430a      	orrs	r2, r1
 8004c92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c98:	f003 0310 	and.w	r3, r3, #16
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d00a      	beq.n	8004cb6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	430a      	orrs	r2, r1
 8004cb4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cba:	f003 0320 	and.w	r3, r3, #32
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00a      	beq.n	8004cd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	430a      	orrs	r2, r1
 8004cd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d01a      	beq.n	8004d1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cfe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d02:	d10a      	bne.n	8004d1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	430a      	orrs	r2, r1
 8004d18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d00a      	beq.n	8004d3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	605a      	str	r2, [r3, #4]
  }
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b098      	sub	sp, #96	; 0x60
 8004d4c:	af02      	add	r7, sp, #8
 8004d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d58:	f7fc f858 	bl	8000e0c <HAL_GetTick>
 8004d5c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0308 	and.w	r3, r3, #8
 8004d68:	2b08      	cmp	r3, #8
 8004d6a:	d12f      	bne.n	8004dcc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d6c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d70:	9300      	str	r3, [sp, #0]
 8004d72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d74:	2200      	movs	r2, #0
 8004d76:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 f88e 	bl	8004e9c <UART_WaitOnFlagUntilTimeout>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d022      	beq.n	8004dcc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d8e:	e853 3f00 	ldrex	r3, [r3]
 8004d92:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004d94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d9a:	653b      	str	r3, [r7, #80]	; 0x50
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	461a      	mov	r2, r3
 8004da2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004da4:	647b      	str	r3, [r7, #68]	; 0x44
 8004da6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004da8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004daa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004dac:	e841 2300 	strex	r3, r2, [r1]
 8004db0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004db2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d1e6      	bne.n	8004d86 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2220      	movs	r2, #32
 8004dbc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e063      	b.n	8004e94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0304 	and.w	r3, r3, #4
 8004dd6:	2b04      	cmp	r3, #4
 8004dd8:	d149      	bne.n	8004e6e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dda:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004dde:	9300      	str	r3, [sp, #0]
 8004de0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004de2:	2200      	movs	r2, #0
 8004de4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f000 f857 	bl	8004e9c <UART_WaitOnFlagUntilTimeout>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d03c      	beq.n	8004e6e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfc:	e853 3f00 	ldrex	r3, [r3]
 8004e00:	623b      	str	r3, [r7, #32]
   return(result);
 8004e02:	6a3b      	ldr	r3, [r7, #32]
 8004e04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e08:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	461a      	mov	r2, r3
 8004e10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e12:	633b      	str	r3, [r7, #48]	; 0x30
 8004e14:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e16:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e1a:	e841 2300 	strex	r3, r2, [r1]
 8004e1e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d1e6      	bne.n	8004df4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	3308      	adds	r3, #8
 8004e2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	e853 3f00 	ldrex	r3, [r3]
 8004e34:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f023 0301 	bic.w	r3, r3, #1
 8004e3c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	3308      	adds	r3, #8
 8004e44:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e46:	61fa      	str	r2, [r7, #28]
 8004e48:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e4a:	69b9      	ldr	r1, [r7, #24]
 8004e4c:	69fa      	ldr	r2, [r7, #28]
 8004e4e:	e841 2300 	strex	r3, r2, [r1]
 8004e52:	617b      	str	r3, [r7, #20]
   return(result);
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d1e5      	bne.n	8004e26 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e012      	b.n	8004e94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2220      	movs	r2, #32
 8004e72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2220      	movs	r2, #32
 8004e7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2200      	movs	r2, #0
 8004e88:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004e92:	2300      	movs	r3, #0
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3758      	adds	r7, #88	; 0x58
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b084      	sub	sp, #16
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	603b      	str	r3, [r7, #0]
 8004ea8:	4613      	mov	r3, r2
 8004eaa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004eac:	e04f      	b.n	8004f4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eae:	69bb      	ldr	r3, [r7, #24]
 8004eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eb4:	d04b      	beq.n	8004f4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eb6:	f7fb ffa9 	bl	8000e0c <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d302      	bcc.n	8004ecc <UART_WaitOnFlagUntilTimeout+0x30>
 8004ec6:	69bb      	ldr	r3, [r7, #24]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d101      	bne.n	8004ed0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e04e      	b.n	8004f6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0304 	and.w	r3, r3, #4
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d037      	beq.n	8004f4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	2b80      	cmp	r3, #128	; 0x80
 8004ee2:	d034      	beq.n	8004f4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	2b40      	cmp	r3, #64	; 0x40
 8004ee8:	d031      	beq.n	8004f4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	69db      	ldr	r3, [r3, #28]
 8004ef0:	f003 0308 	and.w	r3, r3, #8
 8004ef4:	2b08      	cmp	r3, #8
 8004ef6:	d110      	bne.n	8004f1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2208      	movs	r2, #8
 8004efe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f00:	68f8      	ldr	r0, [r7, #12]
 8004f02:	f000 f838 	bl	8004f76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2208      	movs	r2, #8
 8004f0a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e029      	b.n	8004f6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	69db      	ldr	r3, [r3, #28]
 8004f20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f28:	d111      	bne.n	8004f4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f34:	68f8      	ldr	r0, [r7, #12]
 8004f36:	f000 f81e 	bl	8004f76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2220      	movs	r2, #32
 8004f3e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e00f      	b.n	8004f6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	69da      	ldr	r2, [r3, #28]
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	4013      	ands	r3, r2
 8004f58:	68ba      	ldr	r2, [r7, #8]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	bf0c      	ite	eq
 8004f5e:	2301      	moveq	r3, #1
 8004f60:	2300      	movne	r3, #0
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	461a      	mov	r2, r3
 8004f66:	79fb      	ldrb	r3, [r7, #7]
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d0a0      	beq.n	8004eae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3710      	adds	r7, #16
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}

08004f76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f76:	b480      	push	{r7}
 8004f78:	b095      	sub	sp, #84	; 0x54
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f86:	e853 3f00 	ldrex	r3, [r3]
 8004f8a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f8e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004f92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	461a      	mov	r2, r3
 8004f9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f9c:	643b      	str	r3, [r7, #64]	; 0x40
 8004f9e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004fa2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004fa4:	e841 2300 	strex	r3, r2, [r1]
 8004fa8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1e6      	bne.n	8004f7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	3308      	adds	r3, #8
 8004fb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fb8:	6a3b      	ldr	r3, [r7, #32]
 8004fba:	e853 3f00 	ldrex	r3, [r3]
 8004fbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fc6:	f023 0301 	bic.w	r3, r3, #1
 8004fca:	64bb      	str	r3, [r7, #72]	; 0x48
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	3308      	adds	r3, #8
 8004fd2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004fd4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004fd6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004fda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fdc:	e841 2300 	strex	r3, r2, [r1]
 8004fe0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d1e3      	bne.n	8004fb0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d118      	bne.n	8005022 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	e853 3f00 	ldrex	r3, [r3]
 8004ffc:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	f023 0310 	bic.w	r3, r3, #16
 8005004:	647b      	str	r3, [r7, #68]	; 0x44
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	461a      	mov	r2, r3
 800500c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800500e:	61bb      	str	r3, [r7, #24]
 8005010:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005012:	6979      	ldr	r1, [r7, #20]
 8005014:	69ba      	ldr	r2, [r7, #24]
 8005016:	e841 2300 	strex	r3, r2, [r1]
 800501a:	613b      	str	r3, [r7, #16]
   return(result);
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1e6      	bne.n	8004ff0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2220      	movs	r2, #32
 8005026:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005036:	bf00      	nop
 8005038:	3754      	adds	r7, #84	; 0x54
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr

08005042 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005042:	b480      	push	{r7}
 8005044:	b085      	sub	sp, #20
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005050:	2b01      	cmp	r3, #1
 8005052:	d101      	bne.n	8005058 <HAL_UARTEx_DisableFifoMode+0x16>
 8005054:	2302      	movs	r3, #2
 8005056:	e027      	b.n	80050a8 <HAL_UARTEx_DisableFifoMode+0x66>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2201      	movs	r2, #1
 800505c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2224      	movs	r2, #36	; 0x24
 8005064:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f022 0201 	bic.w	r2, r2, #1
 800507e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005086:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2220      	movs	r2, #32
 800509a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80050a6:	2300      	movs	r3, #0
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3714      	adds	r7, #20
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d101      	bne.n	80050cc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80050c8:	2302      	movs	r3, #2
 80050ca:	e02d      	b.n	8005128 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2224      	movs	r2, #36	; 0x24
 80050d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f022 0201 	bic.w	r2, r2, #1
 80050f2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	683a      	ldr	r2, [r7, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f000 f84f 	bl	80051ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68fa      	ldr	r2, [r7, #12]
 8005114:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2220      	movs	r2, #32
 800511a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	3710      	adds	r7, #16
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005140:	2b01      	cmp	r3, #1
 8005142:	d101      	bne.n	8005148 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005144:	2302      	movs	r3, #2
 8005146:	e02d      	b.n	80051a4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2224      	movs	r2, #36	; 0x24
 8005154:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f022 0201 	bic.w	r2, r2, #1
 800516e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	683a      	ldr	r2, [r7, #0]
 8005180:	430a      	orrs	r2, r1
 8005182:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 f811 	bl	80051ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2220      	movs	r2, #32
 8005196:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3710      	adds	r7, #16
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b085      	sub	sp, #20
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d108      	bne.n	80051ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80051cc:	e031      	b.n	8005232 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80051ce:	2308      	movs	r3, #8
 80051d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80051d2:	2308      	movs	r3, #8
 80051d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	0e5b      	lsrs	r3, r3, #25
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	f003 0307 	and.w	r3, r3, #7
 80051e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	0f5b      	lsrs	r3, r3, #29
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	f003 0307 	and.w	r3, r3, #7
 80051f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80051f6:	7bbb      	ldrb	r3, [r7, #14]
 80051f8:	7b3a      	ldrb	r2, [r7, #12]
 80051fa:	4911      	ldr	r1, [pc, #68]	; (8005240 <UARTEx_SetNbDataToProcess+0x94>)
 80051fc:	5c8a      	ldrb	r2, [r1, r2]
 80051fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005202:	7b3a      	ldrb	r2, [r7, #12]
 8005204:	490f      	ldr	r1, [pc, #60]	; (8005244 <UARTEx_SetNbDataToProcess+0x98>)
 8005206:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005208:	fb93 f3f2 	sdiv	r3, r3, r2
 800520c:	b29a      	uxth	r2, r3
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005214:	7bfb      	ldrb	r3, [r7, #15]
 8005216:	7b7a      	ldrb	r2, [r7, #13]
 8005218:	4909      	ldr	r1, [pc, #36]	; (8005240 <UARTEx_SetNbDataToProcess+0x94>)
 800521a:	5c8a      	ldrb	r2, [r1, r2]
 800521c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005220:	7b7a      	ldrb	r2, [r7, #13]
 8005222:	4908      	ldr	r1, [pc, #32]	; (8005244 <UARTEx_SetNbDataToProcess+0x98>)
 8005224:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005226:	fb93 f3f2 	sdiv	r3, r3, r2
 800522a:	b29a      	uxth	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005232:	bf00      	nop
 8005234:	3714      	adds	r7, #20
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	08005be4 	.word	0x08005be4
 8005244:	08005bec 	.word	0x08005bec

08005248 <siprintf>:
 8005248:	b40e      	push	{r1, r2, r3}
 800524a:	b500      	push	{lr}
 800524c:	b09c      	sub	sp, #112	; 0x70
 800524e:	ab1d      	add	r3, sp, #116	; 0x74
 8005250:	9002      	str	r0, [sp, #8]
 8005252:	9006      	str	r0, [sp, #24]
 8005254:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005258:	4809      	ldr	r0, [pc, #36]	; (8005280 <siprintf+0x38>)
 800525a:	9107      	str	r1, [sp, #28]
 800525c:	9104      	str	r1, [sp, #16]
 800525e:	4909      	ldr	r1, [pc, #36]	; (8005284 <siprintf+0x3c>)
 8005260:	f853 2b04 	ldr.w	r2, [r3], #4
 8005264:	9105      	str	r1, [sp, #20]
 8005266:	6800      	ldr	r0, [r0, #0]
 8005268:	9301      	str	r3, [sp, #4]
 800526a:	a902      	add	r1, sp, #8
 800526c:	f000 f992 	bl	8005594 <_svfiprintf_r>
 8005270:	9b02      	ldr	r3, [sp, #8]
 8005272:	2200      	movs	r2, #0
 8005274:	701a      	strb	r2, [r3, #0]
 8005276:	b01c      	add	sp, #112	; 0x70
 8005278:	f85d eb04 	ldr.w	lr, [sp], #4
 800527c:	b003      	add	sp, #12
 800527e:	4770      	bx	lr
 8005280:	20000058 	.word	0x20000058
 8005284:	ffff0208 	.word	0xffff0208

08005288 <memset>:
 8005288:	4402      	add	r2, r0
 800528a:	4603      	mov	r3, r0
 800528c:	4293      	cmp	r3, r2
 800528e:	d100      	bne.n	8005292 <memset+0xa>
 8005290:	4770      	bx	lr
 8005292:	f803 1b01 	strb.w	r1, [r3], #1
 8005296:	e7f9      	b.n	800528c <memset+0x4>

08005298 <__errno>:
 8005298:	4b01      	ldr	r3, [pc, #4]	; (80052a0 <__errno+0x8>)
 800529a:	6818      	ldr	r0, [r3, #0]
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop
 80052a0:	20000058 	.word	0x20000058

080052a4 <__libc_init_array>:
 80052a4:	b570      	push	{r4, r5, r6, lr}
 80052a6:	4d0d      	ldr	r5, [pc, #52]	; (80052dc <__libc_init_array+0x38>)
 80052a8:	4c0d      	ldr	r4, [pc, #52]	; (80052e0 <__libc_init_array+0x3c>)
 80052aa:	1b64      	subs	r4, r4, r5
 80052ac:	10a4      	asrs	r4, r4, #2
 80052ae:	2600      	movs	r6, #0
 80052b0:	42a6      	cmp	r6, r4
 80052b2:	d109      	bne.n	80052c8 <__libc_init_array+0x24>
 80052b4:	4d0b      	ldr	r5, [pc, #44]	; (80052e4 <__libc_init_array+0x40>)
 80052b6:	4c0c      	ldr	r4, [pc, #48]	; (80052e8 <__libc_init_array+0x44>)
 80052b8:	f000 fc6a 	bl	8005b90 <_init>
 80052bc:	1b64      	subs	r4, r4, r5
 80052be:	10a4      	asrs	r4, r4, #2
 80052c0:	2600      	movs	r6, #0
 80052c2:	42a6      	cmp	r6, r4
 80052c4:	d105      	bne.n	80052d2 <__libc_init_array+0x2e>
 80052c6:	bd70      	pop	{r4, r5, r6, pc}
 80052c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80052cc:	4798      	blx	r3
 80052ce:	3601      	adds	r6, #1
 80052d0:	e7ee      	b.n	80052b0 <__libc_init_array+0xc>
 80052d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80052d6:	4798      	blx	r3
 80052d8:	3601      	adds	r6, #1
 80052da:	e7f2      	b.n	80052c2 <__libc_init_array+0x1e>
 80052dc:	08005c30 	.word	0x08005c30
 80052e0:	08005c30 	.word	0x08005c30
 80052e4:	08005c30 	.word	0x08005c30
 80052e8:	08005c34 	.word	0x08005c34

080052ec <__retarget_lock_acquire_recursive>:
 80052ec:	4770      	bx	lr

080052ee <__retarget_lock_release_recursive>:
 80052ee:	4770      	bx	lr

080052f0 <_free_r>:
 80052f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80052f2:	2900      	cmp	r1, #0
 80052f4:	d044      	beq.n	8005380 <_free_r+0x90>
 80052f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052fa:	9001      	str	r0, [sp, #4]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f1a1 0404 	sub.w	r4, r1, #4
 8005302:	bfb8      	it	lt
 8005304:	18e4      	addlt	r4, r4, r3
 8005306:	f000 f8df 	bl	80054c8 <__malloc_lock>
 800530a:	4a1e      	ldr	r2, [pc, #120]	; (8005384 <_free_r+0x94>)
 800530c:	9801      	ldr	r0, [sp, #4]
 800530e:	6813      	ldr	r3, [r2, #0]
 8005310:	b933      	cbnz	r3, 8005320 <_free_r+0x30>
 8005312:	6063      	str	r3, [r4, #4]
 8005314:	6014      	str	r4, [r2, #0]
 8005316:	b003      	add	sp, #12
 8005318:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800531c:	f000 b8da 	b.w	80054d4 <__malloc_unlock>
 8005320:	42a3      	cmp	r3, r4
 8005322:	d908      	bls.n	8005336 <_free_r+0x46>
 8005324:	6825      	ldr	r5, [r4, #0]
 8005326:	1961      	adds	r1, r4, r5
 8005328:	428b      	cmp	r3, r1
 800532a:	bf01      	itttt	eq
 800532c:	6819      	ldreq	r1, [r3, #0]
 800532e:	685b      	ldreq	r3, [r3, #4]
 8005330:	1949      	addeq	r1, r1, r5
 8005332:	6021      	streq	r1, [r4, #0]
 8005334:	e7ed      	b.n	8005312 <_free_r+0x22>
 8005336:	461a      	mov	r2, r3
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	b10b      	cbz	r3, 8005340 <_free_r+0x50>
 800533c:	42a3      	cmp	r3, r4
 800533e:	d9fa      	bls.n	8005336 <_free_r+0x46>
 8005340:	6811      	ldr	r1, [r2, #0]
 8005342:	1855      	adds	r5, r2, r1
 8005344:	42a5      	cmp	r5, r4
 8005346:	d10b      	bne.n	8005360 <_free_r+0x70>
 8005348:	6824      	ldr	r4, [r4, #0]
 800534a:	4421      	add	r1, r4
 800534c:	1854      	adds	r4, r2, r1
 800534e:	42a3      	cmp	r3, r4
 8005350:	6011      	str	r1, [r2, #0]
 8005352:	d1e0      	bne.n	8005316 <_free_r+0x26>
 8005354:	681c      	ldr	r4, [r3, #0]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	6053      	str	r3, [r2, #4]
 800535a:	440c      	add	r4, r1
 800535c:	6014      	str	r4, [r2, #0]
 800535e:	e7da      	b.n	8005316 <_free_r+0x26>
 8005360:	d902      	bls.n	8005368 <_free_r+0x78>
 8005362:	230c      	movs	r3, #12
 8005364:	6003      	str	r3, [r0, #0]
 8005366:	e7d6      	b.n	8005316 <_free_r+0x26>
 8005368:	6825      	ldr	r5, [r4, #0]
 800536a:	1961      	adds	r1, r4, r5
 800536c:	428b      	cmp	r3, r1
 800536e:	bf04      	itt	eq
 8005370:	6819      	ldreq	r1, [r3, #0]
 8005372:	685b      	ldreq	r3, [r3, #4]
 8005374:	6063      	str	r3, [r4, #4]
 8005376:	bf04      	itt	eq
 8005378:	1949      	addeq	r1, r1, r5
 800537a:	6021      	streq	r1, [r4, #0]
 800537c:	6054      	str	r4, [r2, #4]
 800537e:	e7ca      	b.n	8005316 <_free_r+0x26>
 8005380:	b003      	add	sp, #12
 8005382:	bd30      	pop	{r4, r5, pc}
 8005384:	20000358 	.word	0x20000358

08005388 <sbrk_aligned>:
 8005388:	b570      	push	{r4, r5, r6, lr}
 800538a:	4e0e      	ldr	r6, [pc, #56]	; (80053c4 <sbrk_aligned+0x3c>)
 800538c:	460c      	mov	r4, r1
 800538e:	6831      	ldr	r1, [r6, #0]
 8005390:	4605      	mov	r5, r0
 8005392:	b911      	cbnz	r1, 800539a <sbrk_aligned+0x12>
 8005394:	f000 fba6 	bl	8005ae4 <_sbrk_r>
 8005398:	6030      	str	r0, [r6, #0]
 800539a:	4621      	mov	r1, r4
 800539c:	4628      	mov	r0, r5
 800539e:	f000 fba1 	bl	8005ae4 <_sbrk_r>
 80053a2:	1c43      	adds	r3, r0, #1
 80053a4:	d00a      	beq.n	80053bc <sbrk_aligned+0x34>
 80053a6:	1cc4      	adds	r4, r0, #3
 80053a8:	f024 0403 	bic.w	r4, r4, #3
 80053ac:	42a0      	cmp	r0, r4
 80053ae:	d007      	beq.n	80053c0 <sbrk_aligned+0x38>
 80053b0:	1a21      	subs	r1, r4, r0
 80053b2:	4628      	mov	r0, r5
 80053b4:	f000 fb96 	bl	8005ae4 <_sbrk_r>
 80053b8:	3001      	adds	r0, #1
 80053ba:	d101      	bne.n	80053c0 <sbrk_aligned+0x38>
 80053bc:	f04f 34ff 	mov.w	r4, #4294967295
 80053c0:	4620      	mov	r0, r4
 80053c2:	bd70      	pop	{r4, r5, r6, pc}
 80053c4:	2000035c 	.word	0x2000035c

080053c8 <_malloc_r>:
 80053c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053cc:	1ccd      	adds	r5, r1, #3
 80053ce:	f025 0503 	bic.w	r5, r5, #3
 80053d2:	3508      	adds	r5, #8
 80053d4:	2d0c      	cmp	r5, #12
 80053d6:	bf38      	it	cc
 80053d8:	250c      	movcc	r5, #12
 80053da:	2d00      	cmp	r5, #0
 80053dc:	4607      	mov	r7, r0
 80053de:	db01      	blt.n	80053e4 <_malloc_r+0x1c>
 80053e0:	42a9      	cmp	r1, r5
 80053e2:	d905      	bls.n	80053f0 <_malloc_r+0x28>
 80053e4:	230c      	movs	r3, #12
 80053e6:	603b      	str	r3, [r7, #0]
 80053e8:	2600      	movs	r6, #0
 80053ea:	4630      	mov	r0, r6
 80053ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053f0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80054c4 <_malloc_r+0xfc>
 80053f4:	f000 f868 	bl	80054c8 <__malloc_lock>
 80053f8:	f8d8 3000 	ldr.w	r3, [r8]
 80053fc:	461c      	mov	r4, r3
 80053fe:	bb5c      	cbnz	r4, 8005458 <_malloc_r+0x90>
 8005400:	4629      	mov	r1, r5
 8005402:	4638      	mov	r0, r7
 8005404:	f7ff ffc0 	bl	8005388 <sbrk_aligned>
 8005408:	1c43      	adds	r3, r0, #1
 800540a:	4604      	mov	r4, r0
 800540c:	d155      	bne.n	80054ba <_malloc_r+0xf2>
 800540e:	f8d8 4000 	ldr.w	r4, [r8]
 8005412:	4626      	mov	r6, r4
 8005414:	2e00      	cmp	r6, #0
 8005416:	d145      	bne.n	80054a4 <_malloc_r+0xdc>
 8005418:	2c00      	cmp	r4, #0
 800541a:	d048      	beq.n	80054ae <_malloc_r+0xe6>
 800541c:	6823      	ldr	r3, [r4, #0]
 800541e:	4631      	mov	r1, r6
 8005420:	4638      	mov	r0, r7
 8005422:	eb04 0903 	add.w	r9, r4, r3
 8005426:	f000 fb5d 	bl	8005ae4 <_sbrk_r>
 800542a:	4581      	cmp	r9, r0
 800542c:	d13f      	bne.n	80054ae <_malloc_r+0xe6>
 800542e:	6821      	ldr	r1, [r4, #0]
 8005430:	1a6d      	subs	r5, r5, r1
 8005432:	4629      	mov	r1, r5
 8005434:	4638      	mov	r0, r7
 8005436:	f7ff ffa7 	bl	8005388 <sbrk_aligned>
 800543a:	3001      	adds	r0, #1
 800543c:	d037      	beq.n	80054ae <_malloc_r+0xe6>
 800543e:	6823      	ldr	r3, [r4, #0]
 8005440:	442b      	add	r3, r5
 8005442:	6023      	str	r3, [r4, #0]
 8005444:	f8d8 3000 	ldr.w	r3, [r8]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d038      	beq.n	80054be <_malloc_r+0xf6>
 800544c:	685a      	ldr	r2, [r3, #4]
 800544e:	42a2      	cmp	r2, r4
 8005450:	d12b      	bne.n	80054aa <_malloc_r+0xe2>
 8005452:	2200      	movs	r2, #0
 8005454:	605a      	str	r2, [r3, #4]
 8005456:	e00f      	b.n	8005478 <_malloc_r+0xb0>
 8005458:	6822      	ldr	r2, [r4, #0]
 800545a:	1b52      	subs	r2, r2, r5
 800545c:	d41f      	bmi.n	800549e <_malloc_r+0xd6>
 800545e:	2a0b      	cmp	r2, #11
 8005460:	d917      	bls.n	8005492 <_malloc_r+0xca>
 8005462:	1961      	adds	r1, r4, r5
 8005464:	42a3      	cmp	r3, r4
 8005466:	6025      	str	r5, [r4, #0]
 8005468:	bf18      	it	ne
 800546a:	6059      	strne	r1, [r3, #4]
 800546c:	6863      	ldr	r3, [r4, #4]
 800546e:	bf08      	it	eq
 8005470:	f8c8 1000 	streq.w	r1, [r8]
 8005474:	5162      	str	r2, [r4, r5]
 8005476:	604b      	str	r3, [r1, #4]
 8005478:	4638      	mov	r0, r7
 800547a:	f104 060b 	add.w	r6, r4, #11
 800547e:	f000 f829 	bl	80054d4 <__malloc_unlock>
 8005482:	f026 0607 	bic.w	r6, r6, #7
 8005486:	1d23      	adds	r3, r4, #4
 8005488:	1af2      	subs	r2, r6, r3
 800548a:	d0ae      	beq.n	80053ea <_malloc_r+0x22>
 800548c:	1b9b      	subs	r3, r3, r6
 800548e:	50a3      	str	r3, [r4, r2]
 8005490:	e7ab      	b.n	80053ea <_malloc_r+0x22>
 8005492:	42a3      	cmp	r3, r4
 8005494:	6862      	ldr	r2, [r4, #4]
 8005496:	d1dd      	bne.n	8005454 <_malloc_r+0x8c>
 8005498:	f8c8 2000 	str.w	r2, [r8]
 800549c:	e7ec      	b.n	8005478 <_malloc_r+0xb0>
 800549e:	4623      	mov	r3, r4
 80054a0:	6864      	ldr	r4, [r4, #4]
 80054a2:	e7ac      	b.n	80053fe <_malloc_r+0x36>
 80054a4:	4634      	mov	r4, r6
 80054a6:	6876      	ldr	r6, [r6, #4]
 80054a8:	e7b4      	b.n	8005414 <_malloc_r+0x4c>
 80054aa:	4613      	mov	r3, r2
 80054ac:	e7cc      	b.n	8005448 <_malloc_r+0x80>
 80054ae:	230c      	movs	r3, #12
 80054b0:	603b      	str	r3, [r7, #0]
 80054b2:	4638      	mov	r0, r7
 80054b4:	f000 f80e 	bl	80054d4 <__malloc_unlock>
 80054b8:	e797      	b.n	80053ea <_malloc_r+0x22>
 80054ba:	6025      	str	r5, [r4, #0]
 80054bc:	e7dc      	b.n	8005478 <_malloc_r+0xb0>
 80054be:	605b      	str	r3, [r3, #4]
 80054c0:	deff      	udf	#255	; 0xff
 80054c2:	bf00      	nop
 80054c4:	20000358 	.word	0x20000358

080054c8 <__malloc_lock>:
 80054c8:	4801      	ldr	r0, [pc, #4]	; (80054d0 <__malloc_lock+0x8>)
 80054ca:	f7ff bf0f 	b.w	80052ec <__retarget_lock_acquire_recursive>
 80054ce:	bf00      	nop
 80054d0:	20000354 	.word	0x20000354

080054d4 <__malloc_unlock>:
 80054d4:	4801      	ldr	r0, [pc, #4]	; (80054dc <__malloc_unlock+0x8>)
 80054d6:	f7ff bf0a 	b.w	80052ee <__retarget_lock_release_recursive>
 80054da:	bf00      	nop
 80054dc:	20000354 	.word	0x20000354

080054e0 <__ssputs_r>:
 80054e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054e4:	688e      	ldr	r6, [r1, #8]
 80054e6:	461f      	mov	r7, r3
 80054e8:	42be      	cmp	r6, r7
 80054ea:	680b      	ldr	r3, [r1, #0]
 80054ec:	4682      	mov	sl, r0
 80054ee:	460c      	mov	r4, r1
 80054f0:	4690      	mov	r8, r2
 80054f2:	d82c      	bhi.n	800554e <__ssputs_r+0x6e>
 80054f4:	898a      	ldrh	r2, [r1, #12]
 80054f6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80054fa:	d026      	beq.n	800554a <__ssputs_r+0x6a>
 80054fc:	6965      	ldr	r5, [r4, #20]
 80054fe:	6909      	ldr	r1, [r1, #16]
 8005500:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005504:	eba3 0901 	sub.w	r9, r3, r1
 8005508:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800550c:	1c7b      	adds	r3, r7, #1
 800550e:	444b      	add	r3, r9
 8005510:	106d      	asrs	r5, r5, #1
 8005512:	429d      	cmp	r5, r3
 8005514:	bf38      	it	cc
 8005516:	461d      	movcc	r5, r3
 8005518:	0553      	lsls	r3, r2, #21
 800551a:	d527      	bpl.n	800556c <__ssputs_r+0x8c>
 800551c:	4629      	mov	r1, r5
 800551e:	f7ff ff53 	bl	80053c8 <_malloc_r>
 8005522:	4606      	mov	r6, r0
 8005524:	b360      	cbz	r0, 8005580 <__ssputs_r+0xa0>
 8005526:	6921      	ldr	r1, [r4, #16]
 8005528:	464a      	mov	r2, r9
 800552a:	f000 faeb 	bl	8005b04 <memcpy>
 800552e:	89a3      	ldrh	r3, [r4, #12]
 8005530:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005534:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005538:	81a3      	strh	r3, [r4, #12]
 800553a:	6126      	str	r6, [r4, #16]
 800553c:	6165      	str	r5, [r4, #20]
 800553e:	444e      	add	r6, r9
 8005540:	eba5 0509 	sub.w	r5, r5, r9
 8005544:	6026      	str	r6, [r4, #0]
 8005546:	60a5      	str	r5, [r4, #8]
 8005548:	463e      	mov	r6, r7
 800554a:	42be      	cmp	r6, r7
 800554c:	d900      	bls.n	8005550 <__ssputs_r+0x70>
 800554e:	463e      	mov	r6, r7
 8005550:	6820      	ldr	r0, [r4, #0]
 8005552:	4632      	mov	r2, r6
 8005554:	4641      	mov	r1, r8
 8005556:	f000 faab 	bl	8005ab0 <memmove>
 800555a:	68a3      	ldr	r3, [r4, #8]
 800555c:	1b9b      	subs	r3, r3, r6
 800555e:	60a3      	str	r3, [r4, #8]
 8005560:	6823      	ldr	r3, [r4, #0]
 8005562:	4433      	add	r3, r6
 8005564:	6023      	str	r3, [r4, #0]
 8005566:	2000      	movs	r0, #0
 8005568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800556c:	462a      	mov	r2, r5
 800556e:	f000 fad7 	bl	8005b20 <_realloc_r>
 8005572:	4606      	mov	r6, r0
 8005574:	2800      	cmp	r0, #0
 8005576:	d1e0      	bne.n	800553a <__ssputs_r+0x5a>
 8005578:	6921      	ldr	r1, [r4, #16]
 800557a:	4650      	mov	r0, sl
 800557c:	f7ff feb8 	bl	80052f0 <_free_r>
 8005580:	230c      	movs	r3, #12
 8005582:	f8ca 3000 	str.w	r3, [sl]
 8005586:	89a3      	ldrh	r3, [r4, #12]
 8005588:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800558c:	81a3      	strh	r3, [r4, #12]
 800558e:	f04f 30ff 	mov.w	r0, #4294967295
 8005592:	e7e9      	b.n	8005568 <__ssputs_r+0x88>

08005594 <_svfiprintf_r>:
 8005594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005598:	4698      	mov	r8, r3
 800559a:	898b      	ldrh	r3, [r1, #12]
 800559c:	061b      	lsls	r3, r3, #24
 800559e:	b09d      	sub	sp, #116	; 0x74
 80055a0:	4607      	mov	r7, r0
 80055a2:	460d      	mov	r5, r1
 80055a4:	4614      	mov	r4, r2
 80055a6:	d50e      	bpl.n	80055c6 <_svfiprintf_r+0x32>
 80055a8:	690b      	ldr	r3, [r1, #16]
 80055aa:	b963      	cbnz	r3, 80055c6 <_svfiprintf_r+0x32>
 80055ac:	2140      	movs	r1, #64	; 0x40
 80055ae:	f7ff ff0b 	bl	80053c8 <_malloc_r>
 80055b2:	6028      	str	r0, [r5, #0]
 80055b4:	6128      	str	r0, [r5, #16]
 80055b6:	b920      	cbnz	r0, 80055c2 <_svfiprintf_r+0x2e>
 80055b8:	230c      	movs	r3, #12
 80055ba:	603b      	str	r3, [r7, #0]
 80055bc:	f04f 30ff 	mov.w	r0, #4294967295
 80055c0:	e0d0      	b.n	8005764 <_svfiprintf_r+0x1d0>
 80055c2:	2340      	movs	r3, #64	; 0x40
 80055c4:	616b      	str	r3, [r5, #20]
 80055c6:	2300      	movs	r3, #0
 80055c8:	9309      	str	r3, [sp, #36]	; 0x24
 80055ca:	2320      	movs	r3, #32
 80055cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80055d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80055d4:	2330      	movs	r3, #48	; 0x30
 80055d6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800577c <_svfiprintf_r+0x1e8>
 80055da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80055de:	f04f 0901 	mov.w	r9, #1
 80055e2:	4623      	mov	r3, r4
 80055e4:	469a      	mov	sl, r3
 80055e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80055ea:	b10a      	cbz	r2, 80055f0 <_svfiprintf_r+0x5c>
 80055ec:	2a25      	cmp	r2, #37	; 0x25
 80055ee:	d1f9      	bne.n	80055e4 <_svfiprintf_r+0x50>
 80055f0:	ebba 0b04 	subs.w	fp, sl, r4
 80055f4:	d00b      	beq.n	800560e <_svfiprintf_r+0x7a>
 80055f6:	465b      	mov	r3, fp
 80055f8:	4622      	mov	r2, r4
 80055fa:	4629      	mov	r1, r5
 80055fc:	4638      	mov	r0, r7
 80055fe:	f7ff ff6f 	bl	80054e0 <__ssputs_r>
 8005602:	3001      	adds	r0, #1
 8005604:	f000 80a9 	beq.w	800575a <_svfiprintf_r+0x1c6>
 8005608:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800560a:	445a      	add	r2, fp
 800560c:	9209      	str	r2, [sp, #36]	; 0x24
 800560e:	f89a 3000 	ldrb.w	r3, [sl]
 8005612:	2b00      	cmp	r3, #0
 8005614:	f000 80a1 	beq.w	800575a <_svfiprintf_r+0x1c6>
 8005618:	2300      	movs	r3, #0
 800561a:	f04f 32ff 	mov.w	r2, #4294967295
 800561e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005622:	f10a 0a01 	add.w	sl, sl, #1
 8005626:	9304      	str	r3, [sp, #16]
 8005628:	9307      	str	r3, [sp, #28]
 800562a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800562e:	931a      	str	r3, [sp, #104]	; 0x68
 8005630:	4654      	mov	r4, sl
 8005632:	2205      	movs	r2, #5
 8005634:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005638:	4850      	ldr	r0, [pc, #320]	; (800577c <_svfiprintf_r+0x1e8>)
 800563a:	f7fa fdf1 	bl	8000220 <memchr>
 800563e:	9a04      	ldr	r2, [sp, #16]
 8005640:	b9d8      	cbnz	r0, 800567a <_svfiprintf_r+0xe6>
 8005642:	06d0      	lsls	r0, r2, #27
 8005644:	bf44      	itt	mi
 8005646:	2320      	movmi	r3, #32
 8005648:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800564c:	0711      	lsls	r1, r2, #28
 800564e:	bf44      	itt	mi
 8005650:	232b      	movmi	r3, #43	; 0x2b
 8005652:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005656:	f89a 3000 	ldrb.w	r3, [sl]
 800565a:	2b2a      	cmp	r3, #42	; 0x2a
 800565c:	d015      	beq.n	800568a <_svfiprintf_r+0xf6>
 800565e:	9a07      	ldr	r2, [sp, #28]
 8005660:	4654      	mov	r4, sl
 8005662:	2000      	movs	r0, #0
 8005664:	f04f 0c0a 	mov.w	ip, #10
 8005668:	4621      	mov	r1, r4
 800566a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800566e:	3b30      	subs	r3, #48	; 0x30
 8005670:	2b09      	cmp	r3, #9
 8005672:	d94d      	bls.n	8005710 <_svfiprintf_r+0x17c>
 8005674:	b1b0      	cbz	r0, 80056a4 <_svfiprintf_r+0x110>
 8005676:	9207      	str	r2, [sp, #28]
 8005678:	e014      	b.n	80056a4 <_svfiprintf_r+0x110>
 800567a:	eba0 0308 	sub.w	r3, r0, r8
 800567e:	fa09 f303 	lsl.w	r3, r9, r3
 8005682:	4313      	orrs	r3, r2
 8005684:	9304      	str	r3, [sp, #16]
 8005686:	46a2      	mov	sl, r4
 8005688:	e7d2      	b.n	8005630 <_svfiprintf_r+0x9c>
 800568a:	9b03      	ldr	r3, [sp, #12]
 800568c:	1d19      	adds	r1, r3, #4
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	9103      	str	r1, [sp, #12]
 8005692:	2b00      	cmp	r3, #0
 8005694:	bfbb      	ittet	lt
 8005696:	425b      	neglt	r3, r3
 8005698:	f042 0202 	orrlt.w	r2, r2, #2
 800569c:	9307      	strge	r3, [sp, #28]
 800569e:	9307      	strlt	r3, [sp, #28]
 80056a0:	bfb8      	it	lt
 80056a2:	9204      	strlt	r2, [sp, #16]
 80056a4:	7823      	ldrb	r3, [r4, #0]
 80056a6:	2b2e      	cmp	r3, #46	; 0x2e
 80056a8:	d10c      	bne.n	80056c4 <_svfiprintf_r+0x130>
 80056aa:	7863      	ldrb	r3, [r4, #1]
 80056ac:	2b2a      	cmp	r3, #42	; 0x2a
 80056ae:	d134      	bne.n	800571a <_svfiprintf_r+0x186>
 80056b0:	9b03      	ldr	r3, [sp, #12]
 80056b2:	1d1a      	adds	r2, r3, #4
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	9203      	str	r2, [sp, #12]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	bfb8      	it	lt
 80056bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80056c0:	3402      	adds	r4, #2
 80056c2:	9305      	str	r3, [sp, #20]
 80056c4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800578c <_svfiprintf_r+0x1f8>
 80056c8:	7821      	ldrb	r1, [r4, #0]
 80056ca:	2203      	movs	r2, #3
 80056cc:	4650      	mov	r0, sl
 80056ce:	f7fa fda7 	bl	8000220 <memchr>
 80056d2:	b138      	cbz	r0, 80056e4 <_svfiprintf_r+0x150>
 80056d4:	9b04      	ldr	r3, [sp, #16]
 80056d6:	eba0 000a 	sub.w	r0, r0, sl
 80056da:	2240      	movs	r2, #64	; 0x40
 80056dc:	4082      	lsls	r2, r0
 80056de:	4313      	orrs	r3, r2
 80056e0:	3401      	adds	r4, #1
 80056e2:	9304      	str	r3, [sp, #16]
 80056e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056e8:	4825      	ldr	r0, [pc, #148]	; (8005780 <_svfiprintf_r+0x1ec>)
 80056ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80056ee:	2206      	movs	r2, #6
 80056f0:	f7fa fd96 	bl	8000220 <memchr>
 80056f4:	2800      	cmp	r0, #0
 80056f6:	d038      	beq.n	800576a <_svfiprintf_r+0x1d6>
 80056f8:	4b22      	ldr	r3, [pc, #136]	; (8005784 <_svfiprintf_r+0x1f0>)
 80056fa:	bb1b      	cbnz	r3, 8005744 <_svfiprintf_r+0x1b0>
 80056fc:	9b03      	ldr	r3, [sp, #12]
 80056fe:	3307      	adds	r3, #7
 8005700:	f023 0307 	bic.w	r3, r3, #7
 8005704:	3308      	adds	r3, #8
 8005706:	9303      	str	r3, [sp, #12]
 8005708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800570a:	4433      	add	r3, r6
 800570c:	9309      	str	r3, [sp, #36]	; 0x24
 800570e:	e768      	b.n	80055e2 <_svfiprintf_r+0x4e>
 8005710:	fb0c 3202 	mla	r2, ip, r2, r3
 8005714:	460c      	mov	r4, r1
 8005716:	2001      	movs	r0, #1
 8005718:	e7a6      	b.n	8005668 <_svfiprintf_r+0xd4>
 800571a:	2300      	movs	r3, #0
 800571c:	3401      	adds	r4, #1
 800571e:	9305      	str	r3, [sp, #20]
 8005720:	4619      	mov	r1, r3
 8005722:	f04f 0c0a 	mov.w	ip, #10
 8005726:	4620      	mov	r0, r4
 8005728:	f810 2b01 	ldrb.w	r2, [r0], #1
 800572c:	3a30      	subs	r2, #48	; 0x30
 800572e:	2a09      	cmp	r2, #9
 8005730:	d903      	bls.n	800573a <_svfiprintf_r+0x1a6>
 8005732:	2b00      	cmp	r3, #0
 8005734:	d0c6      	beq.n	80056c4 <_svfiprintf_r+0x130>
 8005736:	9105      	str	r1, [sp, #20]
 8005738:	e7c4      	b.n	80056c4 <_svfiprintf_r+0x130>
 800573a:	fb0c 2101 	mla	r1, ip, r1, r2
 800573e:	4604      	mov	r4, r0
 8005740:	2301      	movs	r3, #1
 8005742:	e7f0      	b.n	8005726 <_svfiprintf_r+0x192>
 8005744:	ab03      	add	r3, sp, #12
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	462a      	mov	r2, r5
 800574a:	4b0f      	ldr	r3, [pc, #60]	; (8005788 <_svfiprintf_r+0x1f4>)
 800574c:	a904      	add	r1, sp, #16
 800574e:	4638      	mov	r0, r7
 8005750:	f3af 8000 	nop.w
 8005754:	1c42      	adds	r2, r0, #1
 8005756:	4606      	mov	r6, r0
 8005758:	d1d6      	bne.n	8005708 <_svfiprintf_r+0x174>
 800575a:	89ab      	ldrh	r3, [r5, #12]
 800575c:	065b      	lsls	r3, r3, #25
 800575e:	f53f af2d 	bmi.w	80055bc <_svfiprintf_r+0x28>
 8005762:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005764:	b01d      	add	sp, #116	; 0x74
 8005766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800576a:	ab03      	add	r3, sp, #12
 800576c:	9300      	str	r3, [sp, #0]
 800576e:	462a      	mov	r2, r5
 8005770:	4b05      	ldr	r3, [pc, #20]	; (8005788 <_svfiprintf_r+0x1f4>)
 8005772:	a904      	add	r1, sp, #16
 8005774:	4638      	mov	r0, r7
 8005776:	f000 f879 	bl	800586c <_printf_i>
 800577a:	e7eb      	b.n	8005754 <_svfiprintf_r+0x1c0>
 800577c:	08005bf4 	.word	0x08005bf4
 8005780:	08005bfe 	.word	0x08005bfe
 8005784:	00000000 	.word	0x00000000
 8005788:	080054e1 	.word	0x080054e1
 800578c:	08005bfa 	.word	0x08005bfa

08005790 <_printf_common>:
 8005790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005794:	4616      	mov	r6, r2
 8005796:	4699      	mov	r9, r3
 8005798:	688a      	ldr	r2, [r1, #8]
 800579a:	690b      	ldr	r3, [r1, #16]
 800579c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80057a0:	4293      	cmp	r3, r2
 80057a2:	bfb8      	it	lt
 80057a4:	4613      	movlt	r3, r2
 80057a6:	6033      	str	r3, [r6, #0]
 80057a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80057ac:	4607      	mov	r7, r0
 80057ae:	460c      	mov	r4, r1
 80057b0:	b10a      	cbz	r2, 80057b6 <_printf_common+0x26>
 80057b2:	3301      	adds	r3, #1
 80057b4:	6033      	str	r3, [r6, #0]
 80057b6:	6823      	ldr	r3, [r4, #0]
 80057b8:	0699      	lsls	r1, r3, #26
 80057ba:	bf42      	ittt	mi
 80057bc:	6833      	ldrmi	r3, [r6, #0]
 80057be:	3302      	addmi	r3, #2
 80057c0:	6033      	strmi	r3, [r6, #0]
 80057c2:	6825      	ldr	r5, [r4, #0]
 80057c4:	f015 0506 	ands.w	r5, r5, #6
 80057c8:	d106      	bne.n	80057d8 <_printf_common+0x48>
 80057ca:	f104 0a19 	add.w	sl, r4, #25
 80057ce:	68e3      	ldr	r3, [r4, #12]
 80057d0:	6832      	ldr	r2, [r6, #0]
 80057d2:	1a9b      	subs	r3, r3, r2
 80057d4:	42ab      	cmp	r3, r5
 80057d6:	dc26      	bgt.n	8005826 <_printf_common+0x96>
 80057d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80057dc:	1e13      	subs	r3, r2, #0
 80057de:	6822      	ldr	r2, [r4, #0]
 80057e0:	bf18      	it	ne
 80057e2:	2301      	movne	r3, #1
 80057e4:	0692      	lsls	r2, r2, #26
 80057e6:	d42b      	bmi.n	8005840 <_printf_common+0xb0>
 80057e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057ec:	4649      	mov	r1, r9
 80057ee:	4638      	mov	r0, r7
 80057f0:	47c0      	blx	r8
 80057f2:	3001      	adds	r0, #1
 80057f4:	d01e      	beq.n	8005834 <_printf_common+0xa4>
 80057f6:	6823      	ldr	r3, [r4, #0]
 80057f8:	6922      	ldr	r2, [r4, #16]
 80057fa:	f003 0306 	and.w	r3, r3, #6
 80057fe:	2b04      	cmp	r3, #4
 8005800:	bf02      	ittt	eq
 8005802:	68e5      	ldreq	r5, [r4, #12]
 8005804:	6833      	ldreq	r3, [r6, #0]
 8005806:	1aed      	subeq	r5, r5, r3
 8005808:	68a3      	ldr	r3, [r4, #8]
 800580a:	bf0c      	ite	eq
 800580c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005810:	2500      	movne	r5, #0
 8005812:	4293      	cmp	r3, r2
 8005814:	bfc4      	itt	gt
 8005816:	1a9b      	subgt	r3, r3, r2
 8005818:	18ed      	addgt	r5, r5, r3
 800581a:	2600      	movs	r6, #0
 800581c:	341a      	adds	r4, #26
 800581e:	42b5      	cmp	r5, r6
 8005820:	d11a      	bne.n	8005858 <_printf_common+0xc8>
 8005822:	2000      	movs	r0, #0
 8005824:	e008      	b.n	8005838 <_printf_common+0xa8>
 8005826:	2301      	movs	r3, #1
 8005828:	4652      	mov	r2, sl
 800582a:	4649      	mov	r1, r9
 800582c:	4638      	mov	r0, r7
 800582e:	47c0      	blx	r8
 8005830:	3001      	adds	r0, #1
 8005832:	d103      	bne.n	800583c <_printf_common+0xac>
 8005834:	f04f 30ff 	mov.w	r0, #4294967295
 8005838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800583c:	3501      	adds	r5, #1
 800583e:	e7c6      	b.n	80057ce <_printf_common+0x3e>
 8005840:	18e1      	adds	r1, r4, r3
 8005842:	1c5a      	adds	r2, r3, #1
 8005844:	2030      	movs	r0, #48	; 0x30
 8005846:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800584a:	4422      	add	r2, r4
 800584c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005850:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005854:	3302      	adds	r3, #2
 8005856:	e7c7      	b.n	80057e8 <_printf_common+0x58>
 8005858:	2301      	movs	r3, #1
 800585a:	4622      	mov	r2, r4
 800585c:	4649      	mov	r1, r9
 800585e:	4638      	mov	r0, r7
 8005860:	47c0      	blx	r8
 8005862:	3001      	adds	r0, #1
 8005864:	d0e6      	beq.n	8005834 <_printf_common+0xa4>
 8005866:	3601      	adds	r6, #1
 8005868:	e7d9      	b.n	800581e <_printf_common+0x8e>
	...

0800586c <_printf_i>:
 800586c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005870:	7e0f      	ldrb	r7, [r1, #24]
 8005872:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005874:	2f78      	cmp	r7, #120	; 0x78
 8005876:	4691      	mov	r9, r2
 8005878:	4680      	mov	r8, r0
 800587a:	460c      	mov	r4, r1
 800587c:	469a      	mov	sl, r3
 800587e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005882:	d807      	bhi.n	8005894 <_printf_i+0x28>
 8005884:	2f62      	cmp	r7, #98	; 0x62
 8005886:	d80a      	bhi.n	800589e <_printf_i+0x32>
 8005888:	2f00      	cmp	r7, #0
 800588a:	f000 80d4 	beq.w	8005a36 <_printf_i+0x1ca>
 800588e:	2f58      	cmp	r7, #88	; 0x58
 8005890:	f000 80c0 	beq.w	8005a14 <_printf_i+0x1a8>
 8005894:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005898:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800589c:	e03a      	b.n	8005914 <_printf_i+0xa8>
 800589e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80058a2:	2b15      	cmp	r3, #21
 80058a4:	d8f6      	bhi.n	8005894 <_printf_i+0x28>
 80058a6:	a101      	add	r1, pc, #4	; (adr r1, 80058ac <_printf_i+0x40>)
 80058a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058ac:	08005905 	.word	0x08005905
 80058b0:	08005919 	.word	0x08005919
 80058b4:	08005895 	.word	0x08005895
 80058b8:	08005895 	.word	0x08005895
 80058bc:	08005895 	.word	0x08005895
 80058c0:	08005895 	.word	0x08005895
 80058c4:	08005919 	.word	0x08005919
 80058c8:	08005895 	.word	0x08005895
 80058cc:	08005895 	.word	0x08005895
 80058d0:	08005895 	.word	0x08005895
 80058d4:	08005895 	.word	0x08005895
 80058d8:	08005a1d 	.word	0x08005a1d
 80058dc:	08005945 	.word	0x08005945
 80058e0:	080059d7 	.word	0x080059d7
 80058e4:	08005895 	.word	0x08005895
 80058e8:	08005895 	.word	0x08005895
 80058ec:	08005a3f 	.word	0x08005a3f
 80058f0:	08005895 	.word	0x08005895
 80058f4:	08005945 	.word	0x08005945
 80058f8:	08005895 	.word	0x08005895
 80058fc:	08005895 	.word	0x08005895
 8005900:	080059df 	.word	0x080059df
 8005904:	682b      	ldr	r3, [r5, #0]
 8005906:	1d1a      	adds	r2, r3, #4
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	602a      	str	r2, [r5, #0]
 800590c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005910:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005914:	2301      	movs	r3, #1
 8005916:	e09f      	b.n	8005a58 <_printf_i+0x1ec>
 8005918:	6820      	ldr	r0, [r4, #0]
 800591a:	682b      	ldr	r3, [r5, #0]
 800591c:	0607      	lsls	r7, r0, #24
 800591e:	f103 0104 	add.w	r1, r3, #4
 8005922:	6029      	str	r1, [r5, #0]
 8005924:	d501      	bpl.n	800592a <_printf_i+0xbe>
 8005926:	681e      	ldr	r6, [r3, #0]
 8005928:	e003      	b.n	8005932 <_printf_i+0xc6>
 800592a:	0646      	lsls	r6, r0, #25
 800592c:	d5fb      	bpl.n	8005926 <_printf_i+0xba>
 800592e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005932:	2e00      	cmp	r6, #0
 8005934:	da03      	bge.n	800593e <_printf_i+0xd2>
 8005936:	232d      	movs	r3, #45	; 0x2d
 8005938:	4276      	negs	r6, r6
 800593a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800593e:	485a      	ldr	r0, [pc, #360]	; (8005aa8 <_printf_i+0x23c>)
 8005940:	230a      	movs	r3, #10
 8005942:	e012      	b.n	800596a <_printf_i+0xfe>
 8005944:	682b      	ldr	r3, [r5, #0]
 8005946:	6820      	ldr	r0, [r4, #0]
 8005948:	1d19      	adds	r1, r3, #4
 800594a:	6029      	str	r1, [r5, #0]
 800594c:	0605      	lsls	r5, r0, #24
 800594e:	d501      	bpl.n	8005954 <_printf_i+0xe8>
 8005950:	681e      	ldr	r6, [r3, #0]
 8005952:	e002      	b.n	800595a <_printf_i+0xee>
 8005954:	0641      	lsls	r1, r0, #25
 8005956:	d5fb      	bpl.n	8005950 <_printf_i+0xe4>
 8005958:	881e      	ldrh	r6, [r3, #0]
 800595a:	4853      	ldr	r0, [pc, #332]	; (8005aa8 <_printf_i+0x23c>)
 800595c:	2f6f      	cmp	r7, #111	; 0x6f
 800595e:	bf0c      	ite	eq
 8005960:	2308      	moveq	r3, #8
 8005962:	230a      	movne	r3, #10
 8005964:	2100      	movs	r1, #0
 8005966:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800596a:	6865      	ldr	r5, [r4, #4]
 800596c:	60a5      	str	r5, [r4, #8]
 800596e:	2d00      	cmp	r5, #0
 8005970:	bfa2      	ittt	ge
 8005972:	6821      	ldrge	r1, [r4, #0]
 8005974:	f021 0104 	bicge.w	r1, r1, #4
 8005978:	6021      	strge	r1, [r4, #0]
 800597a:	b90e      	cbnz	r6, 8005980 <_printf_i+0x114>
 800597c:	2d00      	cmp	r5, #0
 800597e:	d04b      	beq.n	8005a18 <_printf_i+0x1ac>
 8005980:	4615      	mov	r5, r2
 8005982:	fbb6 f1f3 	udiv	r1, r6, r3
 8005986:	fb03 6711 	mls	r7, r3, r1, r6
 800598a:	5dc7      	ldrb	r7, [r0, r7]
 800598c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005990:	4637      	mov	r7, r6
 8005992:	42bb      	cmp	r3, r7
 8005994:	460e      	mov	r6, r1
 8005996:	d9f4      	bls.n	8005982 <_printf_i+0x116>
 8005998:	2b08      	cmp	r3, #8
 800599a:	d10b      	bne.n	80059b4 <_printf_i+0x148>
 800599c:	6823      	ldr	r3, [r4, #0]
 800599e:	07de      	lsls	r6, r3, #31
 80059a0:	d508      	bpl.n	80059b4 <_printf_i+0x148>
 80059a2:	6923      	ldr	r3, [r4, #16]
 80059a4:	6861      	ldr	r1, [r4, #4]
 80059a6:	4299      	cmp	r1, r3
 80059a8:	bfde      	ittt	le
 80059aa:	2330      	movle	r3, #48	; 0x30
 80059ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 80059b0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80059b4:	1b52      	subs	r2, r2, r5
 80059b6:	6122      	str	r2, [r4, #16]
 80059b8:	f8cd a000 	str.w	sl, [sp]
 80059bc:	464b      	mov	r3, r9
 80059be:	aa03      	add	r2, sp, #12
 80059c0:	4621      	mov	r1, r4
 80059c2:	4640      	mov	r0, r8
 80059c4:	f7ff fee4 	bl	8005790 <_printf_common>
 80059c8:	3001      	adds	r0, #1
 80059ca:	d14a      	bne.n	8005a62 <_printf_i+0x1f6>
 80059cc:	f04f 30ff 	mov.w	r0, #4294967295
 80059d0:	b004      	add	sp, #16
 80059d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059d6:	6823      	ldr	r3, [r4, #0]
 80059d8:	f043 0320 	orr.w	r3, r3, #32
 80059dc:	6023      	str	r3, [r4, #0]
 80059de:	4833      	ldr	r0, [pc, #204]	; (8005aac <_printf_i+0x240>)
 80059e0:	2778      	movs	r7, #120	; 0x78
 80059e2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80059e6:	6823      	ldr	r3, [r4, #0]
 80059e8:	6829      	ldr	r1, [r5, #0]
 80059ea:	061f      	lsls	r7, r3, #24
 80059ec:	f851 6b04 	ldr.w	r6, [r1], #4
 80059f0:	d402      	bmi.n	80059f8 <_printf_i+0x18c>
 80059f2:	065f      	lsls	r7, r3, #25
 80059f4:	bf48      	it	mi
 80059f6:	b2b6      	uxthmi	r6, r6
 80059f8:	07df      	lsls	r7, r3, #31
 80059fa:	bf48      	it	mi
 80059fc:	f043 0320 	orrmi.w	r3, r3, #32
 8005a00:	6029      	str	r1, [r5, #0]
 8005a02:	bf48      	it	mi
 8005a04:	6023      	strmi	r3, [r4, #0]
 8005a06:	b91e      	cbnz	r6, 8005a10 <_printf_i+0x1a4>
 8005a08:	6823      	ldr	r3, [r4, #0]
 8005a0a:	f023 0320 	bic.w	r3, r3, #32
 8005a0e:	6023      	str	r3, [r4, #0]
 8005a10:	2310      	movs	r3, #16
 8005a12:	e7a7      	b.n	8005964 <_printf_i+0xf8>
 8005a14:	4824      	ldr	r0, [pc, #144]	; (8005aa8 <_printf_i+0x23c>)
 8005a16:	e7e4      	b.n	80059e2 <_printf_i+0x176>
 8005a18:	4615      	mov	r5, r2
 8005a1a:	e7bd      	b.n	8005998 <_printf_i+0x12c>
 8005a1c:	682b      	ldr	r3, [r5, #0]
 8005a1e:	6826      	ldr	r6, [r4, #0]
 8005a20:	6961      	ldr	r1, [r4, #20]
 8005a22:	1d18      	adds	r0, r3, #4
 8005a24:	6028      	str	r0, [r5, #0]
 8005a26:	0635      	lsls	r5, r6, #24
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	d501      	bpl.n	8005a30 <_printf_i+0x1c4>
 8005a2c:	6019      	str	r1, [r3, #0]
 8005a2e:	e002      	b.n	8005a36 <_printf_i+0x1ca>
 8005a30:	0670      	lsls	r0, r6, #25
 8005a32:	d5fb      	bpl.n	8005a2c <_printf_i+0x1c0>
 8005a34:	8019      	strh	r1, [r3, #0]
 8005a36:	2300      	movs	r3, #0
 8005a38:	6123      	str	r3, [r4, #16]
 8005a3a:	4615      	mov	r5, r2
 8005a3c:	e7bc      	b.n	80059b8 <_printf_i+0x14c>
 8005a3e:	682b      	ldr	r3, [r5, #0]
 8005a40:	1d1a      	adds	r2, r3, #4
 8005a42:	602a      	str	r2, [r5, #0]
 8005a44:	681d      	ldr	r5, [r3, #0]
 8005a46:	6862      	ldr	r2, [r4, #4]
 8005a48:	2100      	movs	r1, #0
 8005a4a:	4628      	mov	r0, r5
 8005a4c:	f7fa fbe8 	bl	8000220 <memchr>
 8005a50:	b108      	cbz	r0, 8005a56 <_printf_i+0x1ea>
 8005a52:	1b40      	subs	r0, r0, r5
 8005a54:	6060      	str	r0, [r4, #4]
 8005a56:	6863      	ldr	r3, [r4, #4]
 8005a58:	6123      	str	r3, [r4, #16]
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a60:	e7aa      	b.n	80059b8 <_printf_i+0x14c>
 8005a62:	6923      	ldr	r3, [r4, #16]
 8005a64:	462a      	mov	r2, r5
 8005a66:	4649      	mov	r1, r9
 8005a68:	4640      	mov	r0, r8
 8005a6a:	47d0      	blx	sl
 8005a6c:	3001      	adds	r0, #1
 8005a6e:	d0ad      	beq.n	80059cc <_printf_i+0x160>
 8005a70:	6823      	ldr	r3, [r4, #0]
 8005a72:	079b      	lsls	r3, r3, #30
 8005a74:	d413      	bmi.n	8005a9e <_printf_i+0x232>
 8005a76:	68e0      	ldr	r0, [r4, #12]
 8005a78:	9b03      	ldr	r3, [sp, #12]
 8005a7a:	4298      	cmp	r0, r3
 8005a7c:	bfb8      	it	lt
 8005a7e:	4618      	movlt	r0, r3
 8005a80:	e7a6      	b.n	80059d0 <_printf_i+0x164>
 8005a82:	2301      	movs	r3, #1
 8005a84:	4632      	mov	r2, r6
 8005a86:	4649      	mov	r1, r9
 8005a88:	4640      	mov	r0, r8
 8005a8a:	47d0      	blx	sl
 8005a8c:	3001      	adds	r0, #1
 8005a8e:	d09d      	beq.n	80059cc <_printf_i+0x160>
 8005a90:	3501      	adds	r5, #1
 8005a92:	68e3      	ldr	r3, [r4, #12]
 8005a94:	9903      	ldr	r1, [sp, #12]
 8005a96:	1a5b      	subs	r3, r3, r1
 8005a98:	42ab      	cmp	r3, r5
 8005a9a:	dcf2      	bgt.n	8005a82 <_printf_i+0x216>
 8005a9c:	e7eb      	b.n	8005a76 <_printf_i+0x20a>
 8005a9e:	2500      	movs	r5, #0
 8005aa0:	f104 0619 	add.w	r6, r4, #25
 8005aa4:	e7f5      	b.n	8005a92 <_printf_i+0x226>
 8005aa6:	bf00      	nop
 8005aa8:	08005c05 	.word	0x08005c05
 8005aac:	08005c16 	.word	0x08005c16

08005ab0 <memmove>:
 8005ab0:	4288      	cmp	r0, r1
 8005ab2:	b510      	push	{r4, lr}
 8005ab4:	eb01 0402 	add.w	r4, r1, r2
 8005ab8:	d902      	bls.n	8005ac0 <memmove+0x10>
 8005aba:	4284      	cmp	r4, r0
 8005abc:	4623      	mov	r3, r4
 8005abe:	d807      	bhi.n	8005ad0 <memmove+0x20>
 8005ac0:	1e43      	subs	r3, r0, #1
 8005ac2:	42a1      	cmp	r1, r4
 8005ac4:	d008      	beq.n	8005ad8 <memmove+0x28>
 8005ac6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005aca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005ace:	e7f8      	b.n	8005ac2 <memmove+0x12>
 8005ad0:	4402      	add	r2, r0
 8005ad2:	4601      	mov	r1, r0
 8005ad4:	428a      	cmp	r2, r1
 8005ad6:	d100      	bne.n	8005ada <memmove+0x2a>
 8005ad8:	bd10      	pop	{r4, pc}
 8005ada:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ade:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ae2:	e7f7      	b.n	8005ad4 <memmove+0x24>

08005ae4 <_sbrk_r>:
 8005ae4:	b538      	push	{r3, r4, r5, lr}
 8005ae6:	4d06      	ldr	r5, [pc, #24]	; (8005b00 <_sbrk_r+0x1c>)
 8005ae8:	2300      	movs	r3, #0
 8005aea:	4604      	mov	r4, r0
 8005aec:	4608      	mov	r0, r1
 8005aee:	602b      	str	r3, [r5, #0]
 8005af0:	f7fb f8b6 	bl	8000c60 <_sbrk>
 8005af4:	1c43      	adds	r3, r0, #1
 8005af6:	d102      	bne.n	8005afe <_sbrk_r+0x1a>
 8005af8:	682b      	ldr	r3, [r5, #0]
 8005afa:	b103      	cbz	r3, 8005afe <_sbrk_r+0x1a>
 8005afc:	6023      	str	r3, [r4, #0]
 8005afe:	bd38      	pop	{r3, r4, r5, pc}
 8005b00:	20000350 	.word	0x20000350

08005b04 <memcpy>:
 8005b04:	440a      	add	r2, r1
 8005b06:	4291      	cmp	r1, r2
 8005b08:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b0c:	d100      	bne.n	8005b10 <memcpy+0xc>
 8005b0e:	4770      	bx	lr
 8005b10:	b510      	push	{r4, lr}
 8005b12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b1a:	4291      	cmp	r1, r2
 8005b1c:	d1f9      	bne.n	8005b12 <memcpy+0xe>
 8005b1e:	bd10      	pop	{r4, pc}

08005b20 <_realloc_r>:
 8005b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b24:	4680      	mov	r8, r0
 8005b26:	4614      	mov	r4, r2
 8005b28:	460e      	mov	r6, r1
 8005b2a:	b921      	cbnz	r1, 8005b36 <_realloc_r+0x16>
 8005b2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b30:	4611      	mov	r1, r2
 8005b32:	f7ff bc49 	b.w	80053c8 <_malloc_r>
 8005b36:	b92a      	cbnz	r2, 8005b44 <_realloc_r+0x24>
 8005b38:	f7ff fbda 	bl	80052f0 <_free_r>
 8005b3c:	4625      	mov	r5, r4
 8005b3e:	4628      	mov	r0, r5
 8005b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b44:	f000 f81b 	bl	8005b7e <_malloc_usable_size_r>
 8005b48:	4284      	cmp	r4, r0
 8005b4a:	4607      	mov	r7, r0
 8005b4c:	d802      	bhi.n	8005b54 <_realloc_r+0x34>
 8005b4e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005b52:	d812      	bhi.n	8005b7a <_realloc_r+0x5a>
 8005b54:	4621      	mov	r1, r4
 8005b56:	4640      	mov	r0, r8
 8005b58:	f7ff fc36 	bl	80053c8 <_malloc_r>
 8005b5c:	4605      	mov	r5, r0
 8005b5e:	2800      	cmp	r0, #0
 8005b60:	d0ed      	beq.n	8005b3e <_realloc_r+0x1e>
 8005b62:	42bc      	cmp	r4, r7
 8005b64:	4622      	mov	r2, r4
 8005b66:	4631      	mov	r1, r6
 8005b68:	bf28      	it	cs
 8005b6a:	463a      	movcs	r2, r7
 8005b6c:	f7ff ffca 	bl	8005b04 <memcpy>
 8005b70:	4631      	mov	r1, r6
 8005b72:	4640      	mov	r0, r8
 8005b74:	f7ff fbbc 	bl	80052f0 <_free_r>
 8005b78:	e7e1      	b.n	8005b3e <_realloc_r+0x1e>
 8005b7a:	4635      	mov	r5, r6
 8005b7c:	e7df      	b.n	8005b3e <_realloc_r+0x1e>

08005b7e <_malloc_usable_size_r>:
 8005b7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b82:	1f18      	subs	r0, r3, #4
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	bfbc      	itt	lt
 8005b88:	580b      	ldrlt	r3, [r1, r0]
 8005b8a:	18c0      	addlt	r0, r0, r3
 8005b8c:	4770      	bx	lr
	...

08005b90 <_init>:
 8005b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b92:	bf00      	nop
 8005b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b96:	bc08      	pop	{r3}
 8005b98:	469e      	mov	lr, r3
 8005b9a:	4770      	bx	lr

08005b9c <_fini>:
 8005b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b9e:	bf00      	nop
 8005ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ba2:	bc08      	pop	{r3}
 8005ba4:	469e      	mov	lr, r3
 8005ba6:	4770      	bx	lr
