{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1540781399917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 32-bit " "Running Quartus II 32-bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1540781399918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 22:49:59 2018 " "Processing started: Sun Oct 28 22:49:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1540781399918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1540781399918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 --analyze_file=C:/Projects/Digital-System-Design-Labs/Lab2/Lab2.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 --analyze_file=C:/Projects/Digital-System-Design-Labs/Lab2/Lab2.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1540781399918 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1540781400418 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab2.v(40) " "Verilog HDL information at lab2.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "lab2.v" "" { Text "C:/Projects/Digital-System-Design-Labs/Lab2/lab2.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1540781400503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tens Tens lab2.v(38) " "Verilog HDL Declaration information at lab2.v(38): object \"tens\" differs only in case from object \"Tens\" in the same scope" {  } { { "lab2.v" "" { Text "C:/Projects/Digital-System-Design-Labs/Lab2/lab2.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1540781400503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ones Ones lab2.v(38) " "Verilog HDL Declaration information at lab2.v(38): object \"ones\" differs only in case from object \"Ones\" in the same scope" {  } { { "lab2.v" "" { Text "C:/Projects/Digital-System-Design-Labs/Lab2/lab2.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1540781400503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analyze Current File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1540781400510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 22:50:00 2018 " "Processing ended: Sun Oct 28 22:50:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1540781400510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1540781400510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1540781400510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1540781400510 ""}
