# Synopsys Constraint Checker(syntax only), version maprc, Build 4108R, built Aug 25 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Sep 26 21:25:28 2017


##### DESIGN INFO #######################################################

Top View:                "pfs_top"
Constraint File(s):      "D:\pfs\pfs_develop\driver_board_em2\constraints\synp_timing.sdc"
                         "D:\pfs\pfs_develop\driver_board_em2\synthesis\pfs_top_fsm.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start        Requested     Requested     Clock        Clock                  Clock
Level     Clock        Frequency     Period        Type         Group                  Load 
--------------------------------------------------------------------------------------------
0 -       clk_prv      16.0 MHz      62.500        declared     default_clkgroup_0     3834 
                                                                                            
0 -       clk_1m       1.0 MHz       1000.000      declared     default_clkgroup_2     117  
                                                                                            
0 -       rclk_nxt     16.0 MHz      62.500        declared     default_clkgroup_1     84   
============================================================================================
