ENOMEM	,	V_61
DA850_CLK_ASYNC3	,	V_12
mult	,	V_40
DA8XX_LPSC1_EMIF3C	,	V_57
cpupll_reg_base	,	V_58
dev	,	V_50
ddrpsc_reg_base	,	V_65
no_ddrpll_mem	,	V_64
da8xx_syscfg1_base	,	V_71
da850_round_armrate	,	F_17
cvdd	,	V_19
ddrpsc_num	,	V_56
DA8XX_CFGCHIP3_REG	,	V_14
ARRAY_SIZE	,	F_15
platform_device_register	,	F_16
clk	,	V_2
deepsleep_reg	,	V_54
da850_clks	,	V_10
da850_set_async3_src	,	F_1
index	,	V_16
diff	,	V_32
clk_set_parent	,	F_2
ddr2_ctlr_base	,	V_53
DA8XX_SYSCFG1_BASE	,	V_72
CFGCHIP3_ASYNC3_CLKSRC	,	V_15
da850_freq_table	,	V_28
ENODEV	,	V_20
pdata	,	V_49
flags	,	V_11
DA8XX_SYSCFG0_BASE	,	V_70
da850_register_pm	,	F_23
__raw_writel	,	F_6
clk_lookup	,	V_6
__raw_readl	,	F_4
table	,	V_35
postdiv	,	V_41
pll0_sysclk2	,	V_5
pll0_clk	,	V_38
c	,	V_7
davinci_cfg_reg	,	F_24
davinci_common_init	,	F_30
da850_regulator_init	,	F_9
i	,	V_26
da8xx_syscfg0_base	,	V_69
"async"	,	L_5
cpufreq_frequency_table	,	V_34
EINVAL	,	V_44
ddrpll_reg_base	,	V_62
" voltage scaling unsupported\n"	,	L_4
pllclk	,	V_37
davinci_soc_info_da850	,	V_68
v	,	V_8
__init	,	T_1
"Unable to obtain voltage regulator for CVDD;"	,	L_3
regulator_get	,	F_10
platform_device	,	V_46
CFGCHIP0_PLL_MASTER_LOCK	,	V_74
da850_cpufreq_device	,	V_27
"DA850: unable to re-parent clock %s"	,	L_1
da850_opp	,	V_17
CPUFREQ_TABLE_END	,	V_36
DA8XX_SYSCFG1_VIRT	,	F_26
frequency	,	V_29
pdev	,	V_47
da850_register_cpufreq	,	F_13
freq_table	,	V_22
no_ddrpsc_mem	,	V_67
prediv	,	V_39
cpufreq_info	,	V_21
DA850_PLL1_BASE	,	V_63
da850_set_armrate	,	F_18
ret	,	V_9
DA8XX_SYSCFG0_VIRT	,	F_5
newparent	,	V_3
da850_set_pll0rate	,	F_20
DA8XX_PLL0_BASE	,	V_59
da850_init	,	F_29
PTR_ERR	,	F_12
ioremap	,	F_27
WARN	,	F_3
opp	,	V_18
regulator_set_voltage	,	F_8
name	,	V_13
clk_add_alias	,	F_14
davinci_set_pllrate	,	F_21
"Unable to map syscfg0 module"	,	L_6
da850_max_speed	,	V_30
clk_set_rate	,	F_19
cvdd_min	,	V_23
pll_data	,	V_42
iounmap	,	F_28
"cvdd"	,	L_2
armrate	,	V_45
DA8XX_CFGCHIP0_REG	,	V_73
best	,	V_33
SZ_4K	,	V_60
pllnum	,	V_1
rate	,	V_31
DA8XX_PSC1_BASE	,	V_66
pll1_sysclk2	,	V_4
cvdd_max	,	V_24
DA8XX_DEEPSLEEP_REG	,	V_55
davinci_pm_config	,	V_48
async_clk	,	V_25
DA850_RTC_ALARM	,	V_52
CFGCHIP3_PLL1_MASTER_LOCK	,	V_75
WARN_ON	,	F_22
pll	,	V_43
da850_set_voltage	,	F_7
platform_data	,	V_51
IS_ERR	,	F_11
da8xx_get_mem_ctlr	,	F_25
"Unable to map syscfg1 module"	,	L_7
