
DAC_Sinus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c1c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a8  08008dd0  08008dd0  00018dd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009478  08009478  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08009478  08009478  00019478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009480  08009480  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009480  08009480  00019480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009484  08009484  00019484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009488  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  200001e8  0800966c  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  0800966c  00020320  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009f92  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d2e  00000000  00000000  0002a1a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000768  00000000  00000000  0002bed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000680  00000000  00000000  0002c640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024d2d  00000000  00000000  0002ccc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000929d  00000000  00000000  000519ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dee12  00000000  00000000  0005ac8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00139a9c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003398  00000000  00000000  00139af0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008db4 	.word	0x08008db4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	08008db4 	.word	0x08008db4

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a4 	b.w	8001008 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468c      	mov	ip, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f040 8083 	bne.w	8000e5a <__udivmoddi4+0x116>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d947      	bls.n	8000dea <__udivmoddi4+0xa6>
 8000d5a:	fab2 f282 	clz	r2, r2
 8000d5e:	b142      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	f1c2 0020 	rsb	r0, r2, #32
 8000d64:	fa24 f000 	lsr.w	r0, r4, r0
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	4097      	lsls	r7, r2
 8000d6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d70:	4094      	lsls	r4, r2
 8000d72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbbc f6f8 	udiv	r6, ip, r8
 8000d7c:	fa1f fe87 	uxth.w	lr, r7
 8000d80:	fb08 c116 	mls	r1, r8, r6, ip
 8000d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d88:	fb06 f10e 	mul.w	r1, r6, lr
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x60>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d96:	f080 8119 	bcs.w	8000fcc <__udivmoddi4+0x288>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 8116 	bls.w	8000fcc <__udivmoddi4+0x288>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dac:	fb08 3310 	mls	r3, r8, r0, r3
 8000db0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	f080 8105 	bcs.w	8000fd0 <__udivmoddi4+0x28c>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f240 8102 	bls.w	8000fd0 <__udivmoddi4+0x28c>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd4:	eba4 040e 	sub.w	r4, r4, lr
 8000dd8:	2600      	movs	r6, #0
 8000dda:	b11d      	cbz	r5, 8000de4 <__udivmoddi4+0xa0>
 8000ddc:	40d4      	lsrs	r4, r2
 8000dde:	2300      	movs	r3, #0
 8000de0:	e9c5 4300 	strd	r4, r3, [r5]
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xaa>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f282 	clz	r2, r2
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d150      	bne.n	8000e98 <__udivmoddi4+0x154>
 8000df6:	1bcb      	subs	r3, r1, r7
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	fa1f f887 	uxth.w	r8, r7
 8000e00:	2601      	movs	r6, #1
 8000e02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e06:	0c21      	lsrs	r1, r4, #16
 8000e08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e10:	fb08 f30c 	mul.w	r3, r8, ip
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xe4>
 8000e18:	1879      	adds	r1, r7, r1
 8000e1a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0xe2>
 8000e20:	428b      	cmp	r3, r1
 8000e22:	f200 80e9 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e26:	4684      	mov	ip, r0
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	b2a3      	uxth	r3, r4
 8000e2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e38:	fb08 f800 	mul.w	r8, r8, r0
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d907      	bls.n	8000e50 <__udivmoddi4+0x10c>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x10a>
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	f200 80d9 	bhi.w	8001000 <__udivmoddi4+0x2bc>
 8000e4e:	4618      	mov	r0, r3
 8000e50:	eba4 0408 	sub.w	r4, r4, r8
 8000e54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e58:	e7bf      	b.n	8000dda <__udivmoddi4+0x96>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x12e>
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	f000 80b1 	beq.w	8000fc6 <__udivmoddi4+0x282>
 8000e64:	2600      	movs	r6, #0
 8000e66:	e9c5 0100 	strd	r0, r1, [r5]
 8000e6a:	4630      	mov	r0, r6
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	fab3 f683 	clz	r6, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d14a      	bne.n	8000f10 <__udivmoddi4+0x1cc>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d302      	bcc.n	8000e84 <__udivmoddi4+0x140>
 8000e7e:	4282      	cmp	r2, r0
 8000e80:	f200 80b8 	bhi.w	8000ff4 <__udivmoddi4+0x2b0>
 8000e84:	1a84      	subs	r4, r0, r2
 8000e86:	eb61 0103 	sbc.w	r1, r1, r3
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	d0a8      	beq.n	8000de4 <__udivmoddi4+0xa0>
 8000e92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e96:	e7a5      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ea0:	4097      	lsls	r7, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eaa:	40d9      	lsrs	r1, r3
 8000eac:	4330      	orrs	r0, r6
 8000eae:	0c03      	lsrs	r3, r0, #16
 8000eb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000eb4:	fa1f f887 	uxth.w	r8, r7
 8000eb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ebc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ec0:	fb06 f108 	mul.w	r1, r6, r8
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eca:	d909      	bls.n	8000ee0 <__udivmoddi4+0x19c>
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ed2:	f080 808d 	bcs.w	8000ff0 <__udivmoddi4+0x2ac>
 8000ed6:	4299      	cmp	r1, r3
 8000ed8:	f240 808a 	bls.w	8000ff0 <__udivmoddi4+0x2ac>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	443b      	add	r3, r7
 8000ee0:	1a5b      	subs	r3, r3, r1
 8000ee2:	b281      	uxth	r1, r0
 8000ee4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef0:	fb00 f308 	mul.w	r3, r0, r8
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d907      	bls.n	8000f08 <__udivmoddi4+0x1c4>
 8000ef8:	1879      	adds	r1, r7, r1
 8000efa:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efe:	d273      	bcs.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f00:	428b      	cmp	r3, r1
 8000f02:	d971      	bls.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4439      	add	r1, r7
 8000f08:	1acb      	subs	r3, r1, r3
 8000f0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f0e:	e778      	b.n	8000e02 <__udivmoddi4+0xbe>
 8000f10:	f1c6 0c20 	rsb	ip, r6, #32
 8000f14:	fa03 f406 	lsl.w	r4, r3, r6
 8000f18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f22:	fa01 f306 	lsl.w	r3, r1, r6
 8000f26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f2e:	431f      	orrs	r7, r3
 8000f30:	0c3b      	lsrs	r3, r7, #16
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fa1f f884 	uxth.w	r8, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f42:	fb09 fa08 	mul.w	sl, r9, r8
 8000f46:	458a      	cmp	sl, r1
 8000f48:	fa02 f206 	lsl.w	r2, r2, r6
 8000f4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x220>
 8000f52:	1861      	adds	r1, r4, r1
 8000f54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f58:	d248      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	d946      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000f5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f62:	4421      	add	r1, r4
 8000f64:	eba1 010a 	sub.w	r1, r1, sl
 8000f68:	b2bf      	uxth	r7, r7
 8000f6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f76:	fb00 f808 	mul.w	r8, r0, r8
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d907      	bls.n	8000f8e <__udivmoddi4+0x24a>
 8000f7e:	19e7      	adds	r7, r4, r7
 8000f80:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f84:	d22e      	bcs.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f86:	45b8      	cmp	r8, r7
 8000f88:	d92c      	bls.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	4427      	add	r7, r4
 8000f8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f92:	eba7 0708 	sub.w	r7, r7, r8
 8000f96:	fba0 8902 	umull	r8, r9, r0, r2
 8000f9a:	454f      	cmp	r7, r9
 8000f9c:	46c6      	mov	lr, r8
 8000f9e:	4649      	mov	r1, r9
 8000fa0:	d31a      	bcc.n	8000fd8 <__udivmoddi4+0x294>
 8000fa2:	d017      	beq.n	8000fd4 <__udivmoddi4+0x290>
 8000fa4:	b15d      	cbz	r5, 8000fbe <__udivmoddi4+0x27a>
 8000fa6:	ebb3 020e 	subs.w	r2, r3, lr
 8000faa:	eb67 0701 	sbc.w	r7, r7, r1
 8000fae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fb2:	40f2      	lsrs	r2, r6
 8000fb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fb8:	40f7      	lsrs	r7, r6
 8000fba:	e9c5 2700 	strd	r2, r7, [r5]
 8000fbe:	2600      	movs	r6, #0
 8000fc0:	4631      	mov	r1, r6
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e70b      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e9      	b.n	8000da4 <__udivmoddi4+0x60>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6fd      	b.n	8000dd0 <__udivmoddi4+0x8c>
 8000fd4:	4543      	cmp	r3, r8
 8000fd6:	d2e5      	bcs.n	8000fa4 <__udivmoddi4+0x260>
 8000fd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7df      	b.n	8000fa4 <__udivmoddi4+0x260>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e7d2      	b.n	8000f8e <__udivmoddi4+0x24a>
 8000fe8:	4660      	mov	r0, ip
 8000fea:	e78d      	b.n	8000f08 <__udivmoddi4+0x1c4>
 8000fec:	4681      	mov	r9, r0
 8000fee:	e7b9      	b.n	8000f64 <__udivmoddi4+0x220>
 8000ff0:	4666      	mov	r6, ip
 8000ff2:	e775      	b.n	8000ee0 <__udivmoddi4+0x19c>
 8000ff4:	4630      	mov	r0, r6
 8000ff6:	e74a      	b.n	8000e8e <__udivmoddi4+0x14a>
 8000ff8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ffc:	4439      	add	r1, r7
 8000ffe:	e713      	b.n	8000e28 <__udivmoddi4+0xe4>
 8001000:	3802      	subs	r0, #2
 8001002:	443c      	add	r4, r7
 8001004:	e724      	b.n	8000e50 <__udivmoddi4+0x10c>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	0000      	movs	r0, r0
	...

08001010 <sine>:
DAC_HandleTypeDef hdac;

float delayer = 0;

void sine(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0

	for (x=-3.14159265358979323846;x<=3.14159265358979323846;x+=0.01)
 8001014:	4b52      	ldr	r3, [pc, #328]	; (8001160 <sine+0x150>)
 8001016:	4a53      	ldr	r2, [pc, #332]	; (8001164 <sine+0x154>)
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	e07f      	b.n	800111c <sine+0x10c>
	{
		HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 800101c:	2100      	movs	r1, #0
 800101e:	4852      	ldr	r0, [pc, #328]	; (8001168 <sine+0x158>)
 8001020:	f001 f885 	bl	800212e <HAL_DAC_Start>
		dacset.scaler = 4095/Vref;
 8001024:	4b51      	ldr	r3, [pc, #324]	; (800116c <sine+0x15c>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	461a      	mov	r2, r3
 800102a:	f640 73ff 	movw	r3, #4095	; 0xfff
 800102e:	fb93 f3f2 	sdiv	r3, r3, r2
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff fa86 	bl	8000544 <__aeabi_i2d>
 8001038:	4602      	mov	r2, r0
 800103a:	460b      	mov	r3, r1
 800103c:	494c      	ldr	r1, [pc, #304]	; (8001170 <sine+0x160>)
 800103e:	e9c1 2304 	strd	r2, r3, [r1, #16]
		y = sin(x);
 8001042:	4b47      	ldr	r3, [pc, #284]	; (8001160 <sine+0x150>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fa8e 	bl	8000568 <__aeabi_f2d>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	ec43 2b10 	vmov	d0, r2, r3
 8001054:	f006 fe78 	bl	8007d48 <sin>
 8001058:	ec53 2b10 	vmov	r2, r3, d0
 800105c:	4610      	mov	r0, r2
 800105e:	4619      	mov	r1, r3
 8001060:	f7ff fdd2 	bl	8000c08 <__aeabi_d2f>
 8001064:	4603      	mov	r3, r0
 8001066:	4a43      	ldr	r2, [pc, #268]	; (8001174 <sine+0x164>)
 8001068:	6013      	str	r3, [r2, #0]
		dacset.dac_setter = y;
 800106a:	4b42      	ldr	r3, [pc, #264]	; (8001174 <sine+0x164>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fa7a 	bl	8000568 <__aeabi_f2d>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	493d      	ldr	r1, [pc, #244]	; (8001170 <sine+0x160>)
 800107a:	e9c1 2302 	strd	r2, r3, [r1, #8]
		dacset.scaler = y / 1.32;
 800107e:	4b3d      	ldr	r3, [pc, #244]	; (8001174 <sine+0x164>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff fa70 	bl	8000568 <__aeabi_f2d>
 8001088:	a32d      	add	r3, pc, #180	; (adr r3, 8001140 <sine+0x130>)
 800108a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800108e:	f7ff fbed 	bl	800086c <__aeabi_ddiv>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4936      	ldr	r1, [pc, #216]	; (8001170 <sine+0x160>)
 8001098:	e9c1 2304 	strd	r2, r3, [r1, #16]
		dacset.dac_value = ((dacset.scaler * 4095)/2) + 1600;
 800109c:	4b34      	ldr	r3, [pc, #208]	; (8001170 <sine+0x160>)
 800109e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80010a2:	a329      	add	r3, pc, #164	; (adr r3, 8001148 <sine+0x138>)
 80010a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a8:	f7ff fab6 	bl	8000618 <__aeabi_dmul>
 80010ac:	4602      	mov	r2, r0
 80010ae:	460b      	mov	r3, r1
 80010b0:	4610      	mov	r0, r2
 80010b2:	4619      	mov	r1, r3
 80010b4:	f04f 0200 	mov.w	r2, #0
 80010b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010bc:	f7ff fbd6 	bl	800086c <__aeabi_ddiv>
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	4610      	mov	r0, r2
 80010c6:	4619      	mov	r1, r3
 80010c8:	f04f 0200 	mov.w	r2, #0
 80010cc:	4b2a      	ldr	r3, [pc, #168]	; (8001178 <sine+0x168>)
 80010ce:	f7ff f8ed 	bl	80002ac <__adddf3>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	4926      	ldr	r1, [pc, #152]	; (8001170 <sine+0x160>)
 80010d8:	e9c1 2300 	strd	r2, r3, [r1]
	    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dacset.dac_value);
 80010dc:	4b24      	ldr	r3, [pc, #144]	; (8001170 <sine+0x160>)
 80010de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e2:	4610      	mov	r0, r2
 80010e4:	4619      	mov	r1, r3
 80010e6:	f7ff fd6f 	bl	8000bc8 <__aeabi_d2uiz>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2200      	movs	r2, #0
 80010ee:	2100      	movs	r1, #0
 80010f0:	481d      	ldr	r0, [pc, #116]	; (8001168 <sine+0x158>)
 80010f2:	f001 f86e 	bl	80021d2 <HAL_DAC_SetValue>
	for (x=-3.14159265358979323846;x<=3.14159265358979323846;x+=0.01)
 80010f6:	4b1a      	ldr	r3, [pc, #104]	; (8001160 <sine+0x150>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fa34 	bl	8000568 <__aeabi_f2d>
 8001100:	a313      	add	r3, pc, #76	; (adr r3, 8001150 <sine+0x140>)
 8001102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001106:	f7ff f8d1 	bl	80002ac <__adddf3>
 800110a:	4602      	mov	r2, r0
 800110c:	460b      	mov	r3, r1
 800110e:	4610      	mov	r0, r2
 8001110:	4619      	mov	r1, r3
 8001112:	f7ff fd79 	bl	8000c08 <__aeabi_d2f>
 8001116:	4603      	mov	r3, r0
 8001118:	4a11      	ldr	r2, [pc, #68]	; (8001160 <sine+0x150>)
 800111a:	6013      	str	r3, [r2, #0]
 800111c:	4b10      	ldr	r3, [pc, #64]	; (8001160 <sine+0x150>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff fa21 	bl	8000568 <__aeabi_f2d>
 8001126:	a30c      	add	r3, pc, #48	; (adr r3, 8001158 <sine+0x148>)
 8001128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112c:	f7ff fcf0 	bl	8000b10 <__aeabi_dcmple>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	f47f af72 	bne.w	800101c <sine+0xc>



	}

}
 8001138:	bf00      	nop
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	51eb851f 	.word	0x51eb851f
 8001144:	3ff51eb8 	.word	0x3ff51eb8
 8001148:	00000000 	.word	0x00000000
 800114c:	40affe00 	.word	0x40affe00
 8001150:	47ae147b 	.word	0x47ae147b
 8001154:	3f847ae1 	.word	0x3f847ae1
 8001158:	54442d18 	.word	0x54442d18
 800115c:	400921fb 	.word	0x400921fb
 8001160:	20000210 	.word	0x20000210
 8001164:	c0490fdb 	.word	0xc0490fdb
 8001168:	20000220 	.word	0x20000220
 800116c:	20000000 	.word	0x20000000
 8001170:	20000238 	.word	0x20000238
 8001174:	20000260 	.word	0x20000260
 8001178:	40990000 	.word	0x40990000

0800117c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001180:	f000 fbbe 	bl	8001900 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001184:	f000 f80c 	bl	80011a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001188:	f000 f920 	bl	80013cc <MX_GPIO_Init>
  MX_DMA_Init();
 800118c:	f000 f8fe 	bl	800138c <MX_DMA_Init>
  MX_DAC_Init();
 8001190:	f000 f8d2 	bl	8001338 <MX_DAC_Init>
  MX_ADC1_Init();
 8001194:	f000 f86e 	bl	8001274 <MX_ADC1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  sine();
 8001198:	f7ff ff3a 	bl	8001010 <sine>
  {
 800119c:	e7fc      	b.n	8001198 <main+0x1c>
	...

080011a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b094      	sub	sp, #80	; 0x50
 80011a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011a6:	f107 0320 	add.w	r3, r7, #32
 80011aa:	2230      	movs	r2, #48	; 0x30
 80011ac:	2100      	movs	r1, #0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f002 f99e 	bl	80034f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011b4:	f107 030c 	add.w	r3, r7, #12
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
 80011be:	609a      	str	r2, [r3, #8]
 80011c0:	60da      	str	r2, [r3, #12]
 80011c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011c4:	2300      	movs	r3, #0
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	4b28      	ldr	r3, [pc, #160]	; (800126c <SystemClock_Config+0xcc>)
 80011ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011cc:	4a27      	ldr	r2, [pc, #156]	; (800126c <SystemClock_Config+0xcc>)
 80011ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011d2:	6413      	str	r3, [r2, #64]	; 0x40
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <SystemClock_Config+0xcc>)
 80011d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011e0:	2300      	movs	r3, #0
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	4b22      	ldr	r3, [pc, #136]	; (8001270 <SystemClock_Config+0xd0>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a21      	ldr	r2, [pc, #132]	; (8001270 <SystemClock_Config+0xd0>)
 80011ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011ee:	6013      	str	r3, [r2, #0]
 80011f0:	4b1f      	ldr	r3, [pc, #124]	; (8001270 <SystemClock_Config+0xd0>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011f8:	607b      	str	r3, [r7, #4]
 80011fa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011fc:	2301      	movs	r3, #1
 80011fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001200:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001204:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001206:	2302      	movs	r3, #2
 8001208:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800120a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800120e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001210:	2304      	movs	r3, #4
 8001212:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001214:	23a8      	movs	r3, #168	; 0xa8
 8001216:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001218:	2302      	movs	r3, #2
 800121a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800121c:	2307      	movs	r3, #7
 800121e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001220:	f107 0320 	add.w	r3, r7, #32
 8001224:	4618      	mov	r0, r3
 8001226:	f001 fcf9 	bl	8002c1c <HAL_RCC_OscConfig>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001230:	f000 f96a 	bl	8001508 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001234:	230f      	movs	r3, #15
 8001236:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001238:	2302      	movs	r3, #2
 800123a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800123c:	2300      	movs	r3, #0
 800123e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001240:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001244:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001246:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800124a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800124c:	f107 030c 	add.w	r3, r7, #12
 8001250:	2105      	movs	r1, #5
 8001252:	4618      	mov	r0, r3
 8001254:	f001 ff5a 	bl	800310c <HAL_RCC_ClockConfig>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800125e:	f000 f953 	bl	8001508 <Error_Handler>
  }
}
 8001262:	bf00      	nop
 8001264:	3750      	adds	r7, #80	; 0x50
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40023800 	.word	0x40023800
 8001270:	40007000 	.word	0x40007000

08001274 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800127a:	463b      	mov	r3, r7
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001286:	4b29      	ldr	r3, [pc, #164]	; (800132c <MX_ADC1_Init+0xb8>)
 8001288:	4a29      	ldr	r2, [pc, #164]	; (8001330 <MX_ADC1_Init+0xbc>)
 800128a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800128c:	4b27      	ldr	r3, [pc, #156]	; (800132c <MX_ADC1_Init+0xb8>)
 800128e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001292:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001294:	4b25      	ldr	r3, [pc, #148]	; (800132c <MX_ADC1_Init+0xb8>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800129a:	4b24      	ldr	r3, [pc, #144]	; (800132c <MX_ADC1_Init+0xb8>)
 800129c:	2201      	movs	r2, #1
 800129e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012a0:	4b22      	ldr	r3, [pc, #136]	; (800132c <MX_ADC1_Init+0xb8>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012a6:	4b21      	ldr	r3, [pc, #132]	; (800132c <MX_ADC1_Init+0xb8>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 80012ae:	4b1f      	ldr	r3, [pc, #124]	; (800132c <MX_ADC1_Init+0xb8>)
 80012b0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80012b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80012b6:	4b1d      	ldr	r3, [pc, #116]	; (800132c <MX_ADC1_Init+0xb8>)
 80012b8:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80012bc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012be:	4b1b      	ldr	r3, [pc, #108]	; (800132c <MX_ADC1_Init+0xb8>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80012c4:	4b19      	ldr	r3, [pc, #100]	; (800132c <MX_ADC1_Init+0xb8>)
 80012c6:	2202      	movs	r2, #2
 80012c8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012ca:	4b18      	ldr	r3, [pc, #96]	; (800132c <MX_ADC1_Init+0xb8>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012d2:	4b16      	ldr	r3, [pc, #88]	; (800132c <MX_ADC1_Init+0xb8>)
 80012d4:	2201      	movs	r2, #1
 80012d6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012d8:	4814      	ldr	r0, [pc, #80]	; (800132c <MX_ADC1_Init+0xb8>)
 80012da:	f000 fb83 	bl	80019e4 <HAL_ADC_Init>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80012e4:	f000 f910 	bl	8001508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80012e8:	4b12      	ldr	r3, [pc, #72]	; (8001334 <MX_ADC1_Init+0xc0>)
 80012ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012ec:	2301      	movs	r3, #1
 80012ee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80012f0:	2304      	movs	r3, #4
 80012f2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012f4:	463b      	mov	r3, r7
 80012f6:	4619      	mov	r1, r3
 80012f8:	480c      	ldr	r0, [pc, #48]	; (800132c <MX_ADC1_Init+0xb8>)
 80012fa:	f000 fbb7 	bl	8001a6c <HAL_ADC_ConfigChannel>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001304:	f000 f900 	bl	8001508 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001308:	2311      	movs	r3, #17
 800130a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800130c:	2302      	movs	r3, #2
 800130e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001310:	463b      	mov	r3, r7
 8001312:	4619      	mov	r1, r3
 8001314:	4805      	ldr	r0, [pc, #20]	; (800132c <MX_ADC1_Init+0xb8>)
 8001316:	f000 fba9 	bl	8001a6c <HAL_ADC_ConfigChannel>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001320:	f000 f8f2 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001324:	bf00      	nop
 8001326:	3710      	adds	r7, #16
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	20000264 	.word	0x20000264
 8001330:	40012000 	.word	0x40012000
 8001334:	10000012 	.word	0x10000012

08001338 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800133e:	463b      	mov	r3, r7
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001346:	4b0f      	ldr	r3, [pc, #60]	; (8001384 <MX_DAC_Init+0x4c>)
 8001348:	4a0f      	ldr	r2, [pc, #60]	; (8001388 <MX_DAC_Init+0x50>)
 800134a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800134c:	480d      	ldr	r0, [pc, #52]	; (8001384 <MX_DAC_Init+0x4c>)
 800134e:	f000 fecc 	bl	80020ea <HAL_DAC_Init>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001358:	f000 f8d6 	bl	8001508 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800135c:	2300      	movs	r3, #0
 800135e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001360:	2300      	movs	r3, #0
 8001362:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001364:	463b      	mov	r3, r7
 8001366:	2200      	movs	r2, #0
 8001368:	4619      	mov	r1, r3
 800136a:	4806      	ldr	r0, [pc, #24]	; (8001384 <MX_DAC_Init+0x4c>)
 800136c:	f000 ff56 	bl	800221c <HAL_DAC_ConfigChannel>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001376:	f000 f8c7 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000220 	.word	0x20000220
 8001388:	40007400 	.word	0x40007400

0800138c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	607b      	str	r3, [r7, #4]
 8001396:	4b0c      	ldr	r3, [pc, #48]	; (80013c8 <MX_DMA_Init+0x3c>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	4a0b      	ldr	r2, [pc, #44]	; (80013c8 <MX_DMA_Init+0x3c>)
 800139c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013a0:	6313      	str	r3, [r2, #48]	; 0x30
 80013a2:	4b09      	ldr	r3, [pc, #36]	; (80013c8 <MX_DMA_Init+0x3c>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013aa:	607b      	str	r3, [r7, #4]
 80013ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 80013ae:	2200      	movs	r2, #0
 80013b0:	2100      	movs	r1, #0
 80013b2:	203c      	movs	r0, #60	; 0x3c
 80013b4:	f000 fe63 	bl	800207e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80013b8:	203c      	movs	r0, #60	; 0x3c
 80013ba:	f000 fe7c 	bl	80020b6 <HAL_NVIC_EnableIRQ>

}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40023800 	.word	0x40023800

080013cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08a      	sub	sp, #40	; 0x28
 80013d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d2:	f107 0314 	add.w	r3, r7, #20
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	60da      	str	r2, [r3, #12]
 80013e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
 80013e6:	4b44      	ldr	r3, [pc, #272]	; (80014f8 <MX_GPIO_Init+0x12c>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	4a43      	ldr	r2, [pc, #268]	; (80014f8 <MX_GPIO_Init+0x12c>)
 80013ec:	f043 0304 	orr.w	r3, r3, #4
 80013f0:	6313      	str	r3, [r2, #48]	; 0x30
 80013f2:	4b41      	ldr	r3, [pc, #260]	; (80014f8 <MX_GPIO_Init+0x12c>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	f003 0304 	and.w	r3, r3, #4
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	4b3d      	ldr	r3, [pc, #244]	; (80014f8 <MX_GPIO_Init+0x12c>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	4a3c      	ldr	r2, [pc, #240]	; (80014f8 <MX_GPIO_Init+0x12c>)
 8001408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800140c:	6313      	str	r3, [r2, #48]	; 0x30
 800140e:	4b3a      	ldr	r3, [pc, #232]	; (80014f8 <MX_GPIO_Init+0x12c>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	60bb      	str	r3, [r7, #8]
 800141e:	4b36      	ldr	r3, [pc, #216]	; (80014f8 <MX_GPIO_Init+0x12c>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	4a35      	ldr	r2, [pc, #212]	; (80014f8 <MX_GPIO_Init+0x12c>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6313      	str	r3, [r2, #48]	; 0x30
 800142a:	4b33      	ldr	r3, [pc, #204]	; (80014f8 <MX_GPIO_Init+0x12c>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	607b      	str	r3, [r7, #4]
 800143a:	4b2f      	ldr	r3, [pc, #188]	; (80014f8 <MX_GPIO_Init+0x12c>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	4a2e      	ldr	r2, [pc, #184]	; (80014f8 <MX_GPIO_Init+0x12c>)
 8001440:	f043 0302 	orr.w	r3, r3, #2
 8001444:	6313      	str	r3, [r2, #48]	; 0x30
 8001446:	4b2c      	ldr	r3, [pc, #176]	; (80014f8 <MX_GPIO_Init+0x12c>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	603b      	str	r3, [r7, #0]
 8001456:	4b28      	ldr	r3, [pc, #160]	; (80014f8 <MX_GPIO_Init+0x12c>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	4a27      	ldr	r2, [pc, #156]	; (80014f8 <MX_GPIO_Init+0x12c>)
 800145c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001460:	6313      	str	r3, [r2, #48]	; 0x30
 8001462:	4b25      	ldr	r3, [pc, #148]	; (80014f8 <MX_GPIO_Init+0x12c>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800146a:	603b      	str	r3, [r7, #0]
 800146c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800146e:	2200      	movs	r2, #0
 8001470:	f244 0181 	movw	r1, #16513	; 0x4081
 8001474:	4821      	ldr	r0, [pc, #132]	; (80014fc <MX_GPIO_Init+0x130>)
 8001476:	f001 fbb7 	bl	8002be8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800147a:	2200      	movs	r2, #0
 800147c:	2140      	movs	r1, #64	; 0x40
 800147e:	4820      	ldr	r0, [pc, #128]	; (8001500 <MX_GPIO_Init+0x134>)
 8001480:	f001 fbb2 	bl	8002be8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001484:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800148a:	2300      	movs	r3, #0
 800148c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800148e:	2302      	movs	r3, #2
 8001490:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001492:	f107 0314 	add.w	r3, r7, #20
 8001496:	4619      	mov	r1, r3
 8001498:	481a      	ldr	r0, [pc, #104]	; (8001504 <MX_GPIO_Init+0x138>)
 800149a:	f001 f9f9 	bl	8002890 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800149e:	f244 0381 	movw	r3, #16513	; 0x4081
 80014a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a4:	2301      	movs	r3, #1
 80014a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a8:	2300      	movs	r3, #0
 80014aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ac:	2300      	movs	r3, #0
 80014ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	4619      	mov	r1, r3
 80014b6:	4811      	ldr	r0, [pc, #68]	; (80014fc <MX_GPIO_Init+0x130>)
 80014b8:	f001 f9ea 	bl	8002890 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80014bc:	2340      	movs	r3, #64	; 0x40
 80014be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c0:	2301      	movs	r3, #1
 80014c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c8:	2300      	movs	r3, #0
 80014ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	4619      	mov	r1, r3
 80014d2:	480b      	ldr	r0, [pc, #44]	; (8001500 <MX_GPIO_Init+0x134>)
 80014d4:	f001 f9dc 	bl	8002890 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80014d8:	2380      	movs	r3, #128	; 0x80
 80014da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014dc:	2300      	movs	r3, #0
 80014de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	4619      	mov	r1, r3
 80014ea:	4805      	ldr	r0, [pc, #20]	; (8001500 <MX_GPIO_Init+0x134>)
 80014ec:	f001 f9d0 	bl	8002890 <HAL_GPIO_Init>

}
 80014f0:	bf00      	nop
 80014f2:	3728      	adds	r7, #40	; 0x28
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40023800 	.word	0x40023800
 80014fc:	40020400 	.word	0x40020400
 8001500:	40021800 	.word	0x40021800
 8001504:	40020800 	.word	0x40020800

08001508 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800150c:	b672      	cpsid	i
}
 800150e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001510:	e7fe      	b.n	8001510 <Error_Handler+0x8>
	...

08001514 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	607b      	str	r3, [r7, #4]
 800151e:	4b10      	ldr	r3, [pc, #64]	; (8001560 <HAL_MspInit+0x4c>)
 8001520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001522:	4a0f      	ldr	r2, [pc, #60]	; (8001560 <HAL_MspInit+0x4c>)
 8001524:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001528:	6453      	str	r3, [r2, #68]	; 0x44
 800152a:	4b0d      	ldr	r3, [pc, #52]	; (8001560 <HAL_MspInit+0x4c>)
 800152c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001532:	607b      	str	r3, [r7, #4]
 8001534:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	603b      	str	r3, [r7, #0]
 800153a:	4b09      	ldr	r3, [pc, #36]	; (8001560 <HAL_MspInit+0x4c>)
 800153c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153e:	4a08      	ldr	r2, [pc, #32]	; (8001560 <HAL_MspInit+0x4c>)
 8001540:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001544:	6413      	str	r3, [r2, #64]	; 0x40
 8001546:	4b06      	ldr	r3, [pc, #24]	; (8001560 <HAL_MspInit+0x4c>)
 8001548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800154e:	603b      	str	r3, [r7, #0]
 8001550:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001552:	bf00      	nop
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	40023800 	.word	0x40023800

08001564 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a22      	ldr	r2, [pc, #136]	; (80015fc <HAL_ADC_MspInit+0x98>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d13e      	bne.n	80015f4 <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	4b21      	ldr	r3, [pc, #132]	; (8001600 <HAL_ADC_MspInit+0x9c>)
 800157c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800157e:	4a20      	ldr	r2, [pc, #128]	; (8001600 <HAL_ADC_MspInit+0x9c>)
 8001580:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001584:	6453      	str	r3, [r2, #68]	; 0x44
 8001586:	4b1e      	ldr	r3, [pc, #120]	; (8001600 <HAL_ADC_MspInit+0x9c>)
 8001588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800158a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8001592:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <HAL_ADC_MspInit+0xa0>)
 8001594:	4a1c      	ldr	r2, [pc, #112]	; (8001608 <HAL_ADC_MspInit+0xa4>)
 8001596:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001598:	4b1a      	ldr	r3, [pc, #104]	; (8001604 <HAL_ADC_MspInit+0xa0>)
 800159a:	2200      	movs	r2, #0
 800159c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800159e:	4b19      	ldr	r3, [pc, #100]	; (8001604 <HAL_ADC_MspInit+0xa0>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80015a4:	4b17      	ldr	r3, [pc, #92]	; (8001604 <HAL_ADC_MspInit+0xa0>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80015aa:	4b16      	ldr	r3, [pc, #88]	; (8001604 <HAL_ADC_MspInit+0xa0>)
 80015ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015b0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80015b2:	4b14      	ldr	r3, [pc, #80]	; (8001604 <HAL_ADC_MspInit+0xa0>)
 80015b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015b8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80015ba:	4b12      	ldr	r3, [pc, #72]	; (8001604 <HAL_ADC_MspInit+0xa0>)
 80015bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015c0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80015c2:	4b10      	ldr	r3, [pc, #64]	; (8001604 <HAL_ADC_MspInit+0xa0>)
 80015c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015c8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80015ca:	4b0e      	ldr	r3, [pc, #56]	; (8001604 <HAL_ADC_MspInit+0xa0>)
 80015cc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80015d0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015d2:	4b0c      	ldr	r3, [pc, #48]	; (8001604 <HAL_ADC_MspInit+0xa0>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80015d8:	480a      	ldr	r0, [pc, #40]	; (8001604 <HAL_ADC_MspInit+0xa0>)
 80015da:	f000 fe6f 	bl	80022bc <HAL_DMA_Init>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <HAL_ADC_MspInit+0x84>
    {
      Error_Handler();
 80015e4:	f7ff ff90 	bl	8001508 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	4a06      	ldr	r2, [pc, #24]	; (8001604 <HAL_ADC_MspInit+0xa0>)
 80015ec:	639a      	str	r2, [r3, #56]	; 0x38
 80015ee:	4a05      	ldr	r2, [pc, #20]	; (8001604 <HAL_ADC_MspInit+0xa0>)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80015f4:	bf00      	nop
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40012000 	.word	0x40012000
 8001600:	40023800 	.word	0x40023800
 8001604:	200002ac 	.word	0x200002ac
 8001608:	40026470 	.word	0x40026470

0800160c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08a      	sub	sp, #40	; 0x28
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
 8001622:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a17      	ldr	r2, [pc, #92]	; (8001688 <HAL_DAC_MspInit+0x7c>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d127      	bne.n	800167e <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	613b      	str	r3, [r7, #16]
 8001632:	4b16      	ldr	r3, [pc, #88]	; (800168c <HAL_DAC_MspInit+0x80>)
 8001634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001636:	4a15      	ldr	r2, [pc, #84]	; (800168c <HAL_DAC_MspInit+0x80>)
 8001638:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800163c:	6413      	str	r3, [r2, #64]	; 0x40
 800163e:	4b13      	ldr	r3, [pc, #76]	; (800168c <HAL_DAC_MspInit+0x80>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001642:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001646:	613b      	str	r3, [r7, #16]
 8001648:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	4b0f      	ldr	r3, [pc, #60]	; (800168c <HAL_DAC_MspInit+0x80>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	4a0e      	ldr	r2, [pc, #56]	; (800168c <HAL_DAC_MspInit+0x80>)
 8001654:	f043 0301 	orr.w	r3, r3, #1
 8001658:	6313      	str	r3, [r2, #48]	; 0x30
 800165a:	4b0c      	ldr	r3, [pc, #48]	; (800168c <HAL_DAC_MspInit+0x80>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001666:	2310      	movs	r3, #16
 8001668:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800166a:	2303      	movs	r3, #3
 800166c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001672:	f107 0314 	add.w	r3, r7, #20
 8001676:	4619      	mov	r1, r3
 8001678:	4805      	ldr	r0, [pc, #20]	; (8001690 <HAL_DAC_MspInit+0x84>)
 800167a:	f001 f909 	bl	8002890 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800167e:	bf00      	nop
 8001680:	3728      	adds	r7, #40	; 0x28
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40007400 	.word	0x40007400
 800168c:	40023800 	.word	0x40023800
 8001690:	40020000 	.word	0x40020000

08001694 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001698:	e7fe      	b.n	8001698 <NMI_Handler+0x4>

0800169a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800169a:	b480      	push	{r7}
 800169c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800169e:	e7fe      	b.n	800169e <HardFault_Handler+0x4>

080016a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016a4:	e7fe      	b.n	80016a4 <MemManage_Handler+0x4>

080016a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016a6:	b480      	push	{r7}
 80016a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016aa:	e7fe      	b.n	80016aa <BusFault_Handler+0x4>

080016ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016b0:	e7fe      	b.n	80016b0 <UsageFault_Handler+0x4>

080016b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016b2:	b480      	push	{r7}
 80016b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016b6:	bf00      	nop
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016c4:	bf00      	nop
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr

080016ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016ce:	b480      	push	{r7}
 80016d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016e0:	f000 f960 	bl	80019a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016e4:	bf00      	nop
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016ec:	4802      	ldr	r0, [pc, #8]	; (80016f8 <DMA2_Stream4_IRQHandler+0x10>)
 80016ee:	f000 fe93 	bl	8002418 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80016f2:	bf00      	nop
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	200002ac 	.word	0x200002ac

080016fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
	return 1;
 8001700:	2301      	movs	r3, #1
}
 8001702:	4618      	mov	r0, r3
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <_kill>:

int _kill(int pid, int sig)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001716:	f001 fec1 	bl	800349c <__errno>
 800171a:	4603      	mov	r3, r0
 800171c:	2216      	movs	r2, #22
 800171e:	601a      	str	r2, [r3, #0]
	return -1;
 8001720:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001724:	4618      	mov	r0, r3
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}

0800172c <_exit>:

void _exit (int status)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001734:	f04f 31ff 	mov.w	r1, #4294967295
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff ffe7 	bl	800170c <_kill>
	while (1) {}		/* Make sure we hang here */
 800173e:	e7fe      	b.n	800173e <_exit+0x12>

08001740 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	e00a      	b.n	8001768 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001752:	f3af 8000 	nop.w
 8001756:	4601      	mov	r1, r0
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	1c5a      	adds	r2, r3, #1
 800175c:	60ba      	str	r2, [r7, #8]
 800175e:	b2ca      	uxtb	r2, r1
 8001760:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	3301      	adds	r3, #1
 8001766:	617b      	str	r3, [r7, #20]
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	429a      	cmp	r2, r3
 800176e:	dbf0      	blt.n	8001752 <_read+0x12>
	}

return len;
 8001770:	687b      	ldr	r3, [r7, #4]
}
 8001772:	4618      	mov	r0, r3
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b086      	sub	sp, #24
 800177e:	af00      	add	r7, sp, #0
 8001780:	60f8      	str	r0, [r7, #12]
 8001782:	60b9      	str	r1, [r7, #8]
 8001784:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001786:	2300      	movs	r3, #0
 8001788:	617b      	str	r3, [r7, #20]
 800178a:	e009      	b.n	80017a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	1c5a      	adds	r2, r3, #1
 8001790:	60ba      	str	r2, [r7, #8]
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	3301      	adds	r3, #1
 800179e:	617b      	str	r3, [r7, #20]
 80017a0:	697a      	ldr	r2, [r7, #20]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	dbf1      	blt.n	800178c <_write+0x12>
	}
	return len;
 80017a8:	687b      	ldr	r3, [r7, #4]
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3718      	adds	r7, #24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <_close>:

int _close(int file)
{
 80017b2:	b480      	push	{r7}
 80017b4:	b083      	sub	sp, #12
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
	return -1;
 80017ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017be:	4618      	mov	r0, r3
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017ca:	b480      	push	{r7}
 80017cc:	b083      	sub	sp, #12
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
 80017d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017da:	605a      	str	r2, [r3, #4]
	return 0;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr

080017ea <_isatty>:

int _isatty(int file)
{
 80017ea:	b480      	push	{r7}
 80017ec:	b083      	sub	sp, #12
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
	return 1;
 80017f2:	2301      	movs	r3, #1
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001800:	b480      	push	{r7}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	607a      	str	r2, [r7, #4]
	return 0;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3714      	adds	r7, #20
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
	...

0800181c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001824:	4a14      	ldr	r2, [pc, #80]	; (8001878 <_sbrk+0x5c>)
 8001826:	4b15      	ldr	r3, [pc, #84]	; (800187c <_sbrk+0x60>)
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001830:	4b13      	ldr	r3, [pc, #76]	; (8001880 <_sbrk+0x64>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d102      	bne.n	800183e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001838:	4b11      	ldr	r3, [pc, #68]	; (8001880 <_sbrk+0x64>)
 800183a:	4a12      	ldr	r2, [pc, #72]	; (8001884 <_sbrk+0x68>)
 800183c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800183e:	4b10      	ldr	r3, [pc, #64]	; (8001880 <_sbrk+0x64>)
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4413      	add	r3, r2
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	429a      	cmp	r2, r3
 800184a:	d207      	bcs.n	800185c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800184c:	f001 fe26 	bl	800349c <__errno>
 8001850:	4603      	mov	r3, r0
 8001852:	220c      	movs	r2, #12
 8001854:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001856:	f04f 33ff 	mov.w	r3, #4294967295
 800185a:	e009      	b.n	8001870 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800185c:	4b08      	ldr	r3, [pc, #32]	; (8001880 <_sbrk+0x64>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001862:	4b07      	ldr	r3, [pc, #28]	; (8001880 <_sbrk+0x64>)
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4413      	add	r3, r2
 800186a:	4a05      	ldr	r2, [pc, #20]	; (8001880 <_sbrk+0x64>)
 800186c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800186e:	68fb      	ldr	r3, [r7, #12]
}
 8001870:	4618      	mov	r0, r3
 8001872:	3718      	adds	r7, #24
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	20030000 	.word	0x20030000
 800187c:	00000400 	.word	0x00000400
 8001880:	20000204 	.word	0x20000204
 8001884:	20000320 	.word	0x20000320

08001888 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800188c:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <SystemInit+0x20>)
 800188e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001892:	4a05      	ldr	r2, [pc, #20]	; (80018a8 <SystemInit+0x20>)
 8001894:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001898:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800189c:	bf00      	nop
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80018ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018e4 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018b0:	480d      	ldr	r0, [pc, #52]	; (80018e8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80018b2:	490e      	ldr	r1, [pc, #56]	; (80018ec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80018b4:	4a0e      	ldr	r2, [pc, #56]	; (80018f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018b8:	e002      	b.n	80018c0 <LoopCopyDataInit>

080018ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018be:	3304      	adds	r3, #4

080018c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018c4:	d3f9      	bcc.n	80018ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018c6:	4a0b      	ldr	r2, [pc, #44]	; (80018f4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80018c8:	4c0b      	ldr	r4, [pc, #44]	; (80018f8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80018ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018cc:	e001      	b.n	80018d2 <LoopFillZerobss>

080018ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018d0:	3204      	adds	r2, #4

080018d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018d4:	d3fb      	bcc.n	80018ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80018d6:	f7ff ffd7 	bl	8001888 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018da:	f001 fde5 	bl	80034a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018de:	f7ff fc4d 	bl	800117c <main>
  bx  lr    
 80018e2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80018e4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80018e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018ec:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80018f0:	08009488 	.word	0x08009488
  ldr r2, =_sbss
 80018f4:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80018f8:	20000320 	.word	0x20000320

080018fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018fc:	e7fe      	b.n	80018fc <ADC_IRQHandler>
	...

08001900 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001904:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <HAL_Init+0x40>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a0d      	ldr	r2, [pc, #52]	; (8001940 <HAL_Init+0x40>)
 800190a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800190e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001910:	4b0b      	ldr	r3, [pc, #44]	; (8001940 <HAL_Init+0x40>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a0a      	ldr	r2, [pc, #40]	; (8001940 <HAL_Init+0x40>)
 8001916:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800191a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800191c:	4b08      	ldr	r3, [pc, #32]	; (8001940 <HAL_Init+0x40>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a07      	ldr	r2, [pc, #28]	; (8001940 <HAL_Init+0x40>)
 8001922:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001926:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001928:	2003      	movs	r0, #3
 800192a:	f000 fb9d 	bl	8002068 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800192e:	2000      	movs	r0, #0
 8001930:	f000 f808 	bl	8001944 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001934:	f7ff fdee 	bl	8001514 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001938:	2300      	movs	r3, #0
}
 800193a:	4618      	mov	r0, r3
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40023c00 	.word	0x40023c00

08001944 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800194c:	4b12      	ldr	r3, [pc, #72]	; (8001998 <HAL_InitTick+0x54>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	4b12      	ldr	r3, [pc, #72]	; (800199c <HAL_InitTick+0x58>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	4619      	mov	r1, r3
 8001956:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800195a:	fbb3 f3f1 	udiv	r3, r3, r1
 800195e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001962:	4618      	mov	r0, r3
 8001964:	f000 fbb5 	bl	80020d2 <HAL_SYSTICK_Config>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e00e      	b.n	8001990 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2b0f      	cmp	r3, #15
 8001976:	d80a      	bhi.n	800198e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001978:	2200      	movs	r2, #0
 800197a:	6879      	ldr	r1, [r7, #4]
 800197c:	f04f 30ff 	mov.w	r0, #4294967295
 8001980:	f000 fb7d 	bl	800207e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001984:	4a06      	ldr	r2, [pc, #24]	; (80019a0 <HAL_InitTick+0x5c>)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800198a:	2300      	movs	r3, #0
 800198c:	e000      	b.n	8001990 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
}
 8001990:	4618      	mov	r0, r3
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000004 	.word	0x20000004
 800199c:	2000000c 	.word	0x2000000c
 80019a0:	20000008 	.word	0x20000008

080019a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019a8:	4b06      	ldr	r3, [pc, #24]	; (80019c4 <HAL_IncTick+0x20>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <HAL_IncTick+0x24>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4413      	add	r3, r2
 80019b4:	4a04      	ldr	r2, [pc, #16]	; (80019c8 <HAL_IncTick+0x24>)
 80019b6:	6013      	str	r3, [r2, #0]
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	2000000c 	.word	0x2000000c
 80019c8:	2000030c 	.word	0x2000030c

080019cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  return uwTick;
 80019d0:	4b03      	ldr	r3, [pc, #12]	; (80019e0 <HAL_GetTick+0x14>)
 80019d2:	681b      	ldr	r3, [r3, #0]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	2000030c 	.word	0x2000030c

080019e4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019ec:	2300      	movs	r3, #0
 80019ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d101      	bne.n	80019fa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e033      	b.n	8001a62 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d109      	bne.n	8001a16 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff fdae 	bl	8001564 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1a:	f003 0310 	and.w	r3, r3, #16
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d118      	bne.n	8001a54 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a26:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001a2a:	f023 0302 	bic.w	r3, r3, #2
 8001a2e:	f043 0202 	orr.w	r2, r3, #2
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f000 f94a 	bl	8001cd0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a46:	f023 0303 	bic.w	r3, r3, #3
 8001a4a:	f043 0201 	orr.w	r2, r3, #1
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	641a      	str	r2, [r3, #64]	; 0x40
 8001a52:	e001      	b.n	8001a58 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
	...

08001a6c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001a76:	2300      	movs	r3, #0
 8001a78:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d101      	bne.n	8001a88 <HAL_ADC_ConfigChannel+0x1c>
 8001a84:	2302      	movs	r3, #2
 8001a86:	e113      	b.n	8001cb0 <HAL_ADC_ConfigChannel+0x244>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2b09      	cmp	r3, #9
 8001a96:	d925      	bls.n	8001ae4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	68d9      	ldr	r1, [r3, #12]
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	4413      	add	r3, r2
 8001aac:	3b1e      	subs	r3, #30
 8001aae:	2207      	movs	r2, #7
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	43da      	mvns	r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	400a      	ands	r2, r1
 8001abc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	68d9      	ldr	r1, [r3, #12]
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	689a      	ldr	r2, [r3, #8]
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	4618      	mov	r0, r3
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	4403      	add	r3, r0
 8001ad6:	3b1e      	subs	r3, #30
 8001ad8:	409a      	lsls	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	60da      	str	r2, [r3, #12]
 8001ae2:	e022      	b.n	8001b2a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	6919      	ldr	r1, [r3, #16]
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	461a      	mov	r2, r3
 8001af2:	4613      	mov	r3, r2
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	4413      	add	r3, r2
 8001af8:	2207      	movs	r2, #7
 8001afa:	fa02 f303 	lsl.w	r3, r2, r3
 8001afe:	43da      	mvns	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	400a      	ands	r2, r1
 8001b06:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	6919      	ldr	r1, [r3, #16]
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	689a      	ldr	r2, [r3, #8]
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	4618      	mov	r0, r3
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	4403      	add	r3, r0
 8001b20:	409a      	lsls	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	430a      	orrs	r2, r1
 8001b28:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	2b06      	cmp	r3, #6
 8001b30:	d824      	bhi.n	8001b7c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685a      	ldr	r2, [r3, #4]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	4413      	add	r3, r2
 8001b42:	3b05      	subs	r3, #5
 8001b44:	221f      	movs	r2, #31
 8001b46:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4a:	43da      	mvns	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	400a      	ands	r2, r1
 8001b52:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	4618      	mov	r0, r3
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	4613      	mov	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	3b05      	subs	r3, #5
 8001b6e:	fa00 f203 	lsl.w	r2, r0, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	430a      	orrs	r2, r1
 8001b78:	635a      	str	r2, [r3, #52]	; 0x34
 8001b7a:	e04c      	b.n	8001c16 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	2b0c      	cmp	r3, #12
 8001b82:	d824      	bhi.n	8001bce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	685a      	ldr	r2, [r3, #4]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	4413      	add	r3, r2
 8001b94:	3b23      	subs	r3, #35	; 0x23
 8001b96:	221f      	movs	r2, #31
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	43da      	mvns	r2, r3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	400a      	ands	r2, r1
 8001ba4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	4413      	add	r3, r2
 8001bbe:	3b23      	subs	r3, #35	; 0x23
 8001bc0:	fa00 f203 	lsl.w	r2, r0, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	631a      	str	r2, [r3, #48]	; 0x30
 8001bcc:	e023      	b.n	8001c16 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685a      	ldr	r2, [r3, #4]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	4413      	add	r3, r2
 8001bde:	3b41      	subs	r3, #65	; 0x41
 8001be0:	221f      	movs	r2, #31
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	43da      	mvns	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	400a      	ands	r2, r1
 8001bee:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685a      	ldr	r2, [r3, #4]
 8001c02:	4613      	mov	r3, r2
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	4413      	add	r3, r2
 8001c08:	3b41      	subs	r3, #65	; 0x41
 8001c0a:	fa00 f203 	lsl.w	r2, r0, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	430a      	orrs	r2, r1
 8001c14:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c16:	4b29      	ldr	r3, [pc, #164]	; (8001cbc <HAL_ADC_ConfigChannel+0x250>)
 8001c18:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a28      	ldr	r2, [pc, #160]	; (8001cc0 <HAL_ADC_ConfigChannel+0x254>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d10f      	bne.n	8001c44 <HAL_ADC_ConfigChannel+0x1d8>
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2b12      	cmp	r3, #18
 8001c2a:	d10b      	bne.n	8001c44 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a1d      	ldr	r2, [pc, #116]	; (8001cc0 <HAL_ADC_ConfigChannel+0x254>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d12b      	bne.n	8001ca6 <HAL_ADC_ConfigChannel+0x23a>
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a1c      	ldr	r2, [pc, #112]	; (8001cc4 <HAL_ADC_ConfigChannel+0x258>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d003      	beq.n	8001c60 <HAL_ADC_ConfigChannel+0x1f4>
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2b11      	cmp	r3, #17
 8001c5e:	d122      	bne.n	8001ca6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a11      	ldr	r2, [pc, #68]	; (8001cc4 <HAL_ADC_ConfigChannel+0x258>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d111      	bne.n	8001ca6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c82:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <HAL_ADC_ConfigChannel+0x25c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a11      	ldr	r2, [pc, #68]	; (8001ccc <HAL_ADC_ConfigChannel+0x260>)
 8001c88:	fba2 2303 	umull	r2, r3, r2, r3
 8001c8c:	0c9a      	lsrs	r2, r3, #18
 8001c8e:	4613      	mov	r3, r2
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4413      	add	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001c98:	e002      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d1f9      	bne.n	8001c9a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001cae:	2300      	movs	r3, #0
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3714      	adds	r7, #20
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	40012300 	.word	0x40012300
 8001cc0:	40012000 	.word	0x40012000
 8001cc4:	10000012 	.word	0x10000012
 8001cc8:	20000004 	.word	0x20000004
 8001ccc:	431bde83 	.word	0x431bde83

08001cd0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001cd8:	4b79      	ldr	r3, [pc, #484]	; (8001ec0 <ADC_Init+0x1f0>)
 8001cda:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	685a      	ldr	r2, [r3, #4]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	431a      	orrs	r2, r3
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	685a      	ldr	r2, [r3, #4]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	6859      	ldr	r1, [r3, #4]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	691b      	ldr	r3, [r3, #16]
 8001d10:	021a      	lsls	r2, r3, #8
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	430a      	orrs	r2, r1
 8001d18:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	685a      	ldr	r2, [r3, #4]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001d28:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	6859      	ldr	r1, [r3, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	689a      	ldr	r2, [r3, #8]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	430a      	orrs	r2, r1
 8001d3a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	689a      	ldr	r2, [r3, #8]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d4a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	6899      	ldr	r1, [r3, #8]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68da      	ldr	r2, [r3, #12]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d62:	4a58      	ldr	r2, [pc, #352]	; (8001ec4 <ADC_Init+0x1f4>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d022      	beq.n	8001dae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	689a      	ldr	r2, [r3, #8]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d76:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	6899      	ldr	r1, [r3, #8]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	430a      	orrs	r2, r1
 8001d88:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	6899      	ldr	r1, [r3, #8]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	430a      	orrs	r2, r1
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	e00f      	b.n	8001dce <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001dbc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	689a      	ldr	r2, [r3, #8]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001dcc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	689a      	ldr	r2, [r3, #8]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f022 0202 	bic.w	r2, r2, #2
 8001ddc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	6899      	ldr	r1, [r3, #8]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	7e1b      	ldrb	r3, [r3, #24]
 8001de8:	005a      	lsls	r2, r3, #1
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	430a      	orrs	r2, r1
 8001df0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d01b      	beq.n	8001e34 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	685a      	ldr	r2, [r3, #4]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e0a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	685a      	ldr	r2, [r3, #4]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001e1a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	6859      	ldr	r1, [r3, #4]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e26:	3b01      	subs	r3, #1
 8001e28:	035a      	lsls	r2, r3, #13
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	e007      	b.n	8001e44 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	685a      	ldr	r2, [r3, #4]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e42:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001e52:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	69db      	ldr	r3, [r3, #28]
 8001e5e:	3b01      	subs	r3, #1
 8001e60:	051a      	lsls	r2, r3, #20
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	430a      	orrs	r2, r1
 8001e68:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	689a      	ldr	r2, [r3, #8]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001e78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6899      	ldr	r1, [r3, #8]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e86:	025a      	lsls	r2, r3, #9
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	689a      	ldr	r2, [r3, #8]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	6899      	ldr	r1, [r3, #8]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	695b      	ldr	r3, [r3, #20]
 8001eaa:	029a      	lsls	r2, r3, #10
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	609a      	str	r2, [r3, #8]
}
 8001eb4:	bf00      	nop
 8001eb6:	3714      	adds	r7, #20
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	40012300 	.word	0x40012300
 8001ec4:	0f000001 	.word	0x0f000001

08001ec8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f003 0307 	and.w	r3, r3, #7
 8001ed6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ed8:	4b0c      	ldr	r3, [pc, #48]	; (8001f0c <__NVIC_SetPriorityGrouping+0x44>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ede:	68ba      	ldr	r2, [r7, #8]
 8001ee0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ef0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ef8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001efa:	4a04      	ldr	r2, [pc, #16]	; (8001f0c <__NVIC_SetPriorityGrouping+0x44>)
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	60d3      	str	r3, [r2, #12]
}
 8001f00:	bf00      	nop
 8001f02:	3714      	adds	r7, #20
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	e000ed00 	.word	0xe000ed00

08001f10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f14:	4b04      	ldr	r3, [pc, #16]	; (8001f28 <__NVIC_GetPriorityGrouping+0x18>)
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	0a1b      	lsrs	r3, r3, #8
 8001f1a:	f003 0307 	and.w	r3, r3, #7
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr
 8001f28:	e000ed00 	.word	0xe000ed00

08001f2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	db0b      	blt.n	8001f56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f3e:	79fb      	ldrb	r3, [r7, #7]
 8001f40:	f003 021f 	and.w	r2, r3, #31
 8001f44:	4907      	ldr	r1, [pc, #28]	; (8001f64 <__NVIC_EnableIRQ+0x38>)
 8001f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4a:	095b      	lsrs	r3, r3, #5
 8001f4c:	2001      	movs	r0, #1
 8001f4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f56:	bf00      	nop
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	e000e100 	.word	0xe000e100

08001f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	6039      	str	r1, [r7, #0]
 8001f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	db0a      	blt.n	8001f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	b2da      	uxtb	r2, r3
 8001f80:	490c      	ldr	r1, [pc, #48]	; (8001fb4 <__NVIC_SetPriority+0x4c>)
 8001f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f86:	0112      	lsls	r2, r2, #4
 8001f88:	b2d2      	uxtb	r2, r2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f90:	e00a      	b.n	8001fa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	b2da      	uxtb	r2, r3
 8001f96:	4908      	ldr	r1, [pc, #32]	; (8001fb8 <__NVIC_SetPriority+0x50>)
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	f003 030f 	and.w	r3, r3, #15
 8001f9e:	3b04      	subs	r3, #4
 8001fa0:	0112      	lsls	r2, r2, #4
 8001fa2:	b2d2      	uxtb	r2, r2
 8001fa4:	440b      	add	r3, r1
 8001fa6:	761a      	strb	r2, [r3, #24]
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	e000e100 	.word	0xe000e100
 8001fb8:	e000ed00 	.word	0xe000ed00

08001fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b089      	sub	sp, #36	; 0x24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f003 0307 	and.w	r3, r3, #7
 8001fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	f1c3 0307 	rsb	r3, r3, #7
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	bf28      	it	cs
 8001fda:	2304      	movcs	r3, #4
 8001fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	3304      	adds	r3, #4
 8001fe2:	2b06      	cmp	r3, #6
 8001fe4:	d902      	bls.n	8001fec <NVIC_EncodePriority+0x30>
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	3b03      	subs	r3, #3
 8001fea:	e000      	b.n	8001fee <NVIC_EncodePriority+0x32>
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	43da      	mvns	r2, r3
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	401a      	ands	r2, r3
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002004:	f04f 31ff 	mov.w	r1, #4294967295
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	fa01 f303 	lsl.w	r3, r1, r3
 800200e:	43d9      	mvns	r1, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002014:	4313      	orrs	r3, r2
         );
}
 8002016:	4618      	mov	r0, r3
 8002018:	3724      	adds	r7, #36	; 0x24
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
	...

08002024 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	3b01      	subs	r3, #1
 8002030:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002034:	d301      	bcc.n	800203a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002036:	2301      	movs	r3, #1
 8002038:	e00f      	b.n	800205a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800203a:	4a0a      	ldr	r2, [pc, #40]	; (8002064 <SysTick_Config+0x40>)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3b01      	subs	r3, #1
 8002040:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002042:	210f      	movs	r1, #15
 8002044:	f04f 30ff 	mov.w	r0, #4294967295
 8002048:	f7ff ff8e 	bl	8001f68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800204c:	4b05      	ldr	r3, [pc, #20]	; (8002064 <SysTick_Config+0x40>)
 800204e:	2200      	movs	r2, #0
 8002050:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002052:	4b04      	ldr	r3, [pc, #16]	; (8002064 <SysTick_Config+0x40>)
 8002054:	2207      	movs	r2, #7
 8002056:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	e000e010 	.word	0xe000e010

08002068 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f7ff ff29 	bl	8001ec8 <__NVIC_SetPriorityGrouping>
}
 8002076:	bf00      	nop
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800207e:	b580      	push	{r7, lr}
 8002080:	b086      	sub	sp, #24
 8002082:	af00      	add	r7, sp, #0
 8002084:	4603      	mov	r3, r0
 8002086:	60b9      	str	r1, [r7, #8]
 8002088:	607a      	str	r2, [r7, #4]
 800208a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800208c:	2300      	movs	r3, #0
 800208e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002090:	f7ff ff3e 	bl	8001f10 <__NVIC_GetPriorityGrouping>
 8002094:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	68b9      	ldr	r1, [r7, #8]
 800209a:	6978      	ldr	r0, [r7, #20]
 800209c:	f7ff ff8e 	bl	8001fbc <NVIC_EncodePriority>
 80020a0:	4602      	mov	r2, r0
 80020a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020a6:	4611      	mov	r1, r2
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7ff ff5d 	bl	8001f68 <__NVIC_SetPriority>
}
 80020ae:	bf00      	nop
 80020b0:	3718      	adds	r7, #24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b082      	sub	sp, #8
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	4603      	mov	r3, r0
 80020be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff ff31 	bl	8001f2c <__NVIC_EnableIRQ>
}
 80020ca:	bf00      	nop
 80020cc:	3708      	adds	r7, #8
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b082      	sub	sp, #8
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff ffa2 	bl	8002024 <SysTick_Config>
 80020e0:	4603      	mov	r3, r0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b082      	sub	sp, #8
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d101      	bne.n	80020fc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e014      	b.n	8002126 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	791b      	ldrb	r3, [r3, #4]
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d105      	bne.n	8002112 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f7ff fa7d 	bl	800160c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2202      	movs	r2, #2
 8002116:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2201      	movs	r2, #1
 8002122:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800212e:	b480      	push	{r7}
 8002130:	b083      	sub	sp, #12
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
 8002136:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	795b      	ldrb	r3, [r3, #5]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d101      	bne.n	8002144 <HAL_DAC_Start+0x16>
 8002140:	2302      	movs	r3, #2
 8002142:	e040      	b.n	80021c6 <HAL_DAC_Start+0x98>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2201      	movs	r2, #1
 8002148:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2202      	movs	r2, #2
 800214e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	6819      	ldr	r1, [r3, #0]
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	f003 0310 	and.w	r3, r3, #16
 800215c:	2201      	movs	r2, #1
 800215e:	409a      	lsls	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	430a      	orrs	r2, r1
 8002166:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d10f      	bne.n	800218e <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8002178:	2b3c      	cmp	r3, #60	; 0x3c
 800217a:	d11d      	bne.n	80021b8 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	685a      	ldr	r2, [r3, #4]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f042 0201 	orr.w	r2, r2, #1
 800218a:	605a      	str	r2, [r3, #4]
 800218c:	e014      	b.n	80021b8 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	f003 0310 	and.w	r3, r3, #16
 800219e:	213c      	movs	r1, #60	; 0x3c
 80021a0:	fa01 f303 	lsl.w	r3, r1, r3
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d107      	bne.n	80021b8 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	685a      	ldr	r2, [r3, #4]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f042 0202 	orr.w	r2, r2, #2
 80021b6:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2201      	movs	r2, #1
 80021bc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr

080021d2 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80021d2:	b480      	push	{r7}
 80021d4:	b087      	sub	sp, #28
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	60f8      	str	r0, [r7, #12]
 80021da:	60b9      	str	r1, [r7, #8]
 80021dc:	607a      	str	r2, [r7, #4]
 80021de:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d105      	bne.n	80021fc <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80021f0:	697a      	ldr	r2, [r7, #20]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4413      	add	r3, r2
 80021f6:	3308      	adds	r3, #8
 80021f8:	617b      	str	r3, [r7, #20]
 80021fa:	e004      	b.n	8002206 <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80021fc:	697a      	ldr	r2, [r7, #20]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4413      	add	r3, r2
 8002202:	3314      	adds	r3, #20
 8002204:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	461a      	mov	r2, r3
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	371c      	adds	r7, #28
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800221c:	b480      	push	{r7}
 800221e:	b087      	sub	sp, #28
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	795b      	ldrb	r3, [r3, #5]
 800222c:	2b01      	cmp	r3, #1
 800222e:	d101      	bne.n	8002234 <HAL_DAC_ConfigChannel+0x18>
 8002230:	2302      	movs	r3, #2
 8002232:	e03c      	b.n	80022ae <HAL_DAC_ConfigChannel+0x92>
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2201      	movs	r2, #1
 8002238:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2202      	movs	r2, #2
 800223e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f003 0310 	and.w	r3, r3, #16
 800224e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43db      	mvns	r3, r3
 8002258:	697a      	ldr	r2, [r7, #20]
 800225a:	4013      	ands	r3, r2
 800225c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	4313      	orrs	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f003 0310 	and.w	r3, r3, #16
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	fa02 f303 	lsl.w	r3, r2, r3
 8002276:	697a      	ldr	r2, [r7, #20]
 8002278:	4313      	orrs	r3, r2
 800227a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	697a      	ldr	r2, [r7, #20]
 8002282:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6819      	ldr	r1, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f003 0310 	and.w	r3, r3, #16
 8002290:	22c0      	movs	r2, #192	; 0xc0
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43da      	mvns	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	400a      	ands	r2, r1
 800229e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2201      	movs	r2, #1
 80022a4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2200      	movs	r2, #0
 80022aa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	371c      	adds	r7, #28
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
	...

080022bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b086      	sub	sp, #24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022c4:	2300      	movs	r3, #0
 80022c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80022c8:	f7ff fb80 	bl	80019cc <HAL_GetTick>
 80022cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d101      	bne.n	80022d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e099      	b.n	800240c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2202      	movs	r2, #2
 80022e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f022 0201 	bic.w	r2, r2, #1
 80022f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022f8:	e00f      	b.n	800231a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022fa:	f7ff fb67 	bl	80019cc <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	2b05      	cmp	r3, #5
 8002306:	d908      	bls.n	800231a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2220      	movs	r2, #32
 800230c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2203      	movs	r2, #3
 8002312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e078      	b.n	800240c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0301 	and.w	r3, r3, #1
 8002324:	2b00      	cmp	r3, #0
 8002326:	d1e8      	bne.n	80022fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002330:	697a      	ldr	r2, [r7, #20]
 8002332:	4b38      	ldr	r3, [pc, #224]	; (8002414 <HAL_DMA_Init+0x158>)
 8002334:	4013      	ands	r3, r2
 8002336:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	685a      	ldr	r2, [r3, #4]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002346:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	691b      	ldr	r3, [r3, #16]
 800234c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002352:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	699b      	ldr	r3, [r3, #24]
 8002358:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800235e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002366:	697a      	ldr	r2, [r7, #20]
 8002368:	4313      	orrs	r3, r2
 800236a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002370:	2b04      	cmp	r3, #4
 8002372:	d107      	bne.n	8002384 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237c:	4313      	orrs	r3, r2
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	4313      	orrs	r3, r2
 8002382:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	697a      	ldr	r2, [r7, #20]
 800238a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	695b      	ldr	r3, [r3, #20]
 8002392:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	f023 0307 	bic.w	r3, r3, #7
 800239a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023aa:	2b04      	cmp	r3, #4
 80023ac:	d117      	bne.n	80023de <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b2:	697a      	ldr	r2, [r7, #20]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d00e      	beq.n	80023de <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 f9e9 	bl	8002798 <DMA_CheckFifoParam>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d008      	beq.n	80023de <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2240      	movs	r2, #64	; 0x40
 80023d0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2201      	movs	r2, #1
 80023d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80023da:	2301      	movs	r3, #1
 80023dc:	e016      	b.n	800240c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	697a      	ldr	r2, [r7, #20]
 80023e4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f000 f9a0 	bl	800272c <DMA_CalcBaseAndBitshift>
 80023ec:	4603      	mov	r3, r0
 80023ee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023f4:	223f      	movs	r2, #63	; 0x3f
 80023f6:	409a      	lsls	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2201      	movs	r2, #1
 8002406:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	f010803f 	.word	0xf010803f

08002418 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b086      	sub	sp, #24
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002420:	2300      	movs	r3, #0
 8002422:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002424:	4b92      	ldr	r3, [pc, #584]	; (8002670 <HAL_DMA_IRQHandler+0x258>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a92      	ldr	r2, [pc, #584]	; (8002674 <HAL_DMA_IRQHandler+0x25c>)
 800242a:	fba2 2303 	umull	r2, r3, r2, r3
 800242e:	0a9b      	lsrs	r3, r3, #10
 8002430:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002436:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002442:	2208      	movs	r2, #8
 8002444:	409a      	lsls	r2, r3
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	4013      	ands	r3, r2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d01a      	beq.n	8002484 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0304 	and.w	r3, r3, #4
 8002458:	2b00      	cmp	r3, #0
 800245a:	d013      	beq.n	8002484 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f022 0204 	bic.w	r2, r2, #4
 800246a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002470:	2208      	movs	r2, #8
 8002472:	409a      	lsls	r2, r3
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800247c:	f043 0201 	orr.w	r2, r3, #1
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002488:	2201      	movs	r2, #1
 800248a:	409a      	lsls	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4013      	ands	r3, r2
 8002490:	2b00      	cmp	r3, #0
 8002492:	d012      	beq.n	80024ba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d00b      	beq.n	80024ba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024a6:	2201      	movs	r2, #1
 80024a8:	409a      	lsls	r2, r3
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024b2:	f043 0202 	orr.w	r2, r3, #2
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024be:	2204      	movs	r2, #4
 80024c0:	409a      	lsls	r2, r3
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	4013      	ands	r3, r2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d012      	beq.n	80024f0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0302 	and.w	r3, r3, #2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d00b      	beq.n	80024f0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024dc:	2204      	movs	r2, #4
 80024de:	409a      	lsls	r2, r3
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024e8:	f043 0204 	orr.w	r2, r3, #4
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024f4:	2210      	movs	r2, #16
 80024f6:	409a      	lsls	r2, r3
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	4013      	ands	r3, r2
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d043      	beq.n	8002588 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0308 	and.w	r3, r3, #8
 800250a:	2b00      	cmp	r3, #0
 800250c:	d03c      	beq.n	8002588 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002512:	2210      	movs	r2, #16
 8002514:	409a      	lsls	r2, r3
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002524:	2b00      	cmp	r3, #0
 8002526:	d018      	beq.n	800255a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d108      	bne.n	8002548 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	2b00      	cmp	r3, #0
 800253c:	d024      	beq.n	8002588 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	4798      	blx	r3
 8002546:	e01f      	b.n	8002588 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800254c:	2b00      	cmp	r3, #0
 800254e:	d01b      	beq.n	8002588 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	4798      	blx	r3
 8002558:	e016      	b.n	8002588 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002564:	2b00      	cmp	r3, #0
 8002566:	d107      	bne.n	8002578 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0208 	bic.w	r2, r2, #8
 8002576:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257c:	2b00      	cmp	r3, #0
 800257e:	d003      	beq.n	8002588 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800258c:	2220      	movs	r2, #32
 800258e:	409a      	lsls	r2, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4013      	ands	r3, r2
 8002594:	2b00      	cmp	r3, #0
 8002596:	f000 808e 	beq.w	80026b6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0310 	and.w	r3, r3, #16
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	f000 8086 	beq.w	80026b6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ae:	2220      	movs	r2, #32
 80025b0:	409a      	lsls	r2, r3
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b05      	cmp	r3, #5
 80025c0:	d136      	bne.n	8002630 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f022 0216 	bic.w	r2, r2, #22
 80025d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	695a      	ldr	r2, [r3, #20]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d103      	bne.n	80025f2 <HAL_DMA_IRQHandler+0x1da>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d007      	beq.n	8002602 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f022 0208 	bic.w	r2, r2, #8
 8002600:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002606:	223f      	movs	r2, #63	; 0x3f
 8002608:	409a      	lsls	r2, r3
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2201      	movs	r2, #1
 800261a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002622:	2b00      	cmp	r3, #0
 8002624:	d07d      	beq.n	8002722 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	4798      	blx	r3
        }
        return;
 800262e:	e078      	b.n	8002722 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d01c      	beq.n	8002678 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d108      	bne.n	800265e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002650:	2b00      	cmp	r3, #0
 8002652:	d030      	beq.n	80026b6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	4798      	blx	r3
 800265c:	e02b      	b.n	80026b6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002662:	2b00      	cmp	r3, #0
 8002664:	d027      	beq.n	80026b6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	4798      	blx	r3
 800266e:	e022      	b.n	80026b6 <HAL_DMA_IRQHandler+0x29e>
 8002670:	20000004 	.word	0x20000004
 8002674:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002682:	2b00      	cmp	r3, #0
 8002684:	d10f      	bne.n	80026a6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f022 0210 	bic.w	r2, r2, #16
 8002694:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2201      	movs	r2, #1
 80026a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d003      	beq.n	80026b6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d032      	beq.n	8002724 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d022      	beq.n	8002710 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2205      	movs	r2, #5
 80026ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 0201 	bic.w	r2, r2, #1
 80026e0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	3301      	adds	r3, #1
 80026e6:	60bb      	str	r3, [r7, #8]
 80026e8:	697a      	ldr	r2, [r7, #20]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d307      	bcc.n	80026fe <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 0301 	and.w	r3, r3, #1
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d1f2      	bne.n	80026e2 <HAL_DMA_IRQHandler+0x2ca>
 80026fc:	e000      	b.n	8002700 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80026fe:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002714:	2b00      	cmp	r3, #0
 8002716:	d005      	beq.n	8002724 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	4798      	blx	r3
 8002720:	e000      	b.n	8002724 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002722:	bf00      	nop
    }
  }
}
 8002724:	3718      	adds	r7, #24
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop

0800272c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	b2db      	uxtb	r3, r3
 800273a:	3b10      	subs	r3, #16
 800273c:	4a14      	ldr	r2, [pc, #80]	; (8002790 <DMA_CalcBaseAndBitshift+0x64>)
 800273e:	fba2 2303 	umull	r2, r3, r2, r3
 8002742:	091b      	lsrs	r3, r3, #4
 8002744:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002746:	4a13      	ldr	r2, [pc, #76]	; (8002794 <DMA_CalcBaseAndBitshift+0x68>)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	4413      	add	r3, r2
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	461a      	mov	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2b03      	cmp	r3, #3
 8002758:	d909      	bls.n	800276e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002762:	f023 0303 	bic.w	r3, r3, #3
 8002766:	1d1a      	adds	r2, r3, #4
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	659a      	str	r2, [r3, #88]	; 0x58
 800276c:	e007      	b.n	800277e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002776:	f023 0303 	bic.w	r3, r3, #3
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002782:	4618      	mov	r0, r3
 8002784:	3714      	adds	r7, #20
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	aaaaaaab 	.word	0xaaaaaaab
 8002794:	08008de0 	.word	0x08008de0

08002798 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002798:	b480      	push	{r7}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027a0:	2300      	movs	r3, #0
 80027a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d11f      	bne.n	80027f2 <DMA_CheckFifoParam+0x5a>
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	2b03      	cmp	r3, #3
 80027b6:	d856      	bhi.n	8002866 <DMA_CheckFifoParam+0xce>
 80027b8:	a201      	add	r2, pc, #4	; (adr r2, 80027c0 <DMA_CheckFifoParam+0x28>)
 80027ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027be:	bf00      	nop
 80027c0:	080027d1 	.word	0x080027d1
 80027c4:	080027e3 	.word	0x080027e3
 80027c8:	080027d1 	.word	0x080027d1
 80027cc:	08002867 	.word	0x08002867
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d046      	beq.n	800286a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027e0:	e043      	b.n	800286a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80027ea:	d140      	bne.n	800286e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027f0:	e03d      	b.n	800286e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027fa:	d121      	bne.n	8002840 <DMA_CheckFifoParam+0xa8>
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	2b03      	cmp	r3, #3
 8002800:	d837      	bhi.n	8002872 <DMA_CheckFifoParam+0xda>
 8002802:	a201      	add	r2, pc, #4	; (adr r2, 8002808 <DMA_CheckFifoParam+0x70>)
 8002804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002808:	08002819 	.word	0x08002819
 800280c:	0800281f 	.word	0x0800281f
 8002810:	08002819 	.word	0x08002819
 8002814:	08002831 	.word	0x08002831
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	73fb      	strb	r3, [r7, #15]
      break;
 800281c:	e030      	b.n	8002880 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002822:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d025      	beq.n	8002876 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800282e:	e022      	b.n	8002876 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002834:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002838:	d11f      	bne.n	800287a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800283e:	e01c      	b.n	800287a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	2b02      	cmp	r3, #2
 8002844:	d903      	bls.n	800284e <DMA_CheckFifoParam+0xb6>
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	2b03      	cmp	r3, #3
 800284a:	d003      	beq.n	8002854 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800284c:	e018      	b.n	8002880 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	73fb      	strb	r3, [r7, #15]
      break;
 8002852:	e015      	b.n	8002880 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002858:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d00e      	beq.n	800287e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	73fb      	strb	r3, [r7, #15]
      break;
 8002864:	e00b      	b.n	800287e <DMA_CheckFifoParam+0xe6>
      break;
 8002866:	bf00      	nop
 8002868:	e00a      	b.n	8002880 <DMA_CheckFifoParam+0xe8>
      break;
 800286a:	bf00      	nop
 800286c:	e008      	b.n	8002880 <DMA_CheckFifoParam+0xe8>
      break;
 800286e:	bf00      	nop
 8002870:	e006      	b.n	8002880 <DMA_CheckFifoParam+0xe8>
      break;
 8002872:	bf00      	nop
 8002874:	e004      	b.n	8002880 <DMA_CheckFifoParam+0xe8>
      break;
 8002876:	bf00      	nop
 8002878:	e002      	b.n	8002880 <DMA_CheckFifoParam+0xe8>
      break;   
 800287a:	bf00      	nop
 800287c:	e000      	b.n	8002880 <DMA_CheckFifoParam+0xe8>
      break;
 800287e:	bf00      	nop
    }
  } 
  
  return status; 
 8002880:	7bfb      	ldrb	r3, [r7, #15]
}
 8002882:	4618      	mov	r0, r3
 8002884:	3714      	adds	r7, #20
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop

08002890 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002890:	b480      	push	{r7}
 8002892:	b089      	sub	sp, #36	; 0x24
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800289a:	2300      	movs	r3, #0
 800289c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800289e:	2300      	movs	r3, #0
 80028a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028a6:	2300      	movs	r3, #0
 80028a8:	61fb      	str	r3, [r7, #28]
 80028aa:	e177      	b.n	8002b9c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028ac:	2201      	movs	r2, #1
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	4013      	ands	r3, r2
 80028be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	f040 8166 	bne.w	8002b96 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f003 0303 	and.w	r3, r3, #3
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d005      	beq.n	80028e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d130      	bne.n	8002944 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	2203      	movs	r2, #3
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	43db      	mvns	r3, r3
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	4013      	ands	r3, r2
 80028f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	68da      	ldr	r2, [r3, #12]
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4313      	orrs	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002918:	2201      	movs	r2, #1
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	43db      	mvns	r3, r3
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	4013      	ands	r3, r2
 8002926:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	091b      	lsrs	r3, r3, #4
 800292e:	f003 0201 	and.w	r2, r3, #1
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	4313      	orrs	r3, r2
 800293c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f003 0303 	and.w	r3, r3, #3
 800294c:	2b03      	cmp	r3, #3
 800294e:	d017      	beq.n	8002980 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	2203      	movs	r2, #3
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	4013      	ands	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	4313      	orrs	r3, r2
 8002978:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	69ba      	ldr	r2, [r7, #24]
 800297e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f003 0303 	and.w	r3, r3, #3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d123      	bne.n	80029d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	08da      	lsrs	r2, r3, #3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	3208      	adds	r2, #8
 8002994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002998:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	f003 0307 	and.w	r3, r3, #7
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	220f      	movs	r2, #15
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	691a      	ldr	r2, [r3, #16]
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	f003 0307 	and.w	r3, r3, #7
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	08da      	lsrs	r2, r3, #3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	3208      	adds	r2, #8
 80029ce:	69b9      	ldr	r1, [r7, #24]
 80029d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	2203      	movs	r2, #3
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	43db      	mvns	r3, r3
 80029e6:	69ba      	ldr	r2, [r7, #24]
 80029e8:	4013      	ands	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f003 0203 	and.w	r2, r3, #3
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	f000 80c0 	beq.w	8002b96 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a16:	2300      	movs	r3, #0
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	4b66      	ldr	r3, [pc, #408]	; (8002bb4 <HAL_GPIO_Init+0x324>)
 8002a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a1e:	4a65      	ldr	r2, [pc, #404]	; (8002bb4 <HAL_GPIO_Init+0x324>)
 8002a20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a24:	6453      	str	r3, [r2, #68]	; 0x44
 8002a26:	4b63      	ldr	r3, [pc, #396]	; (8002bb4 <HAL_GPIO_Init+0x324>)
 8002a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a2e:	60fb      	str	r3, [r7, #12]
 8002a30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a32:	4a61      	ldr	r2, [pc, #388]	; (8002bb8 <HAL_GPIO_Init+0x328>)
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	089b      	lsrs	r3, r3, #2
 8002a38:	3302      	adds	r3, #2
 8002a3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	f003 0303 	and.w	r3, r3, #3
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	220f      	movs	r2, #15
 8002a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4e:	43db      	mvns	r3, r3
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	4013      	ands	r3, r2
 8002a54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a58      	ldr	r2, [pc, #352]	; (8002bbc <HAL_GPIO_Init+0x32c>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d037      	beq.n	8002ace <HAL_GPIO_Init+0x23e>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a57      	ldr	r2, [pc, #348]	; (8002bc0 <HAL_GPIO_Init+0x330>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d031      	beq.n	8002aca <HAL_GPIO_Init+0x23a>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a56      	ldr	r2, [pc, #344]	; (8002bc4 <HAL_GPIO_Init+0x334>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d02b      	beq.n	8002ac6 <HAL_GPIO_Init+0x236>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a55      	ldr	r2, [pc, #340]	; (8002bc8 <HAL_GPIO_Init+0x338>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d025      	beq.n	8002ac2 <HAL_GPIO_Init+0x232>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a54      	ldr	r2, [pc, #336]	; (8002bcc <HAL_GPIO_Init+0x33c>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d01f      	beq.n	8002abe <HAL_GPIO_Init+0x22e>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a53      	ldr	r2, [pc, #332]	; (8002bd0 <HAL_GPIO_Init+0x340>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d019      	beq.n	8002aba <HAL_GPIO_Init+0x22a>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a52      	ldr	r2, [pc, #328]	; (8002bd4 <HAL_GPIO_Init+0x344>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d013      	beq.n	8002ab6 <HAL_GPIO_Init+0x226>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a51      	ldr	r2, [pc, #324]	; (8002bd8 <HAL_GPIO_Init+0x348>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d00d      	beq.n	8002ab2 <HAL_GPIO_Init+0x222>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4a50      	ldr	r2, [pc, #320]	; (8002bdc <HAL_GPIO_Init+0x34c>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d007      	beq.n	8002aae <HAL_GPIO_Init+0x21e>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a4f      	ldr	r2, [pc, #316]	; (8002be0 <HAL_GPIO_Init+0x350>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d101      	bne.n	8002aaa <HAL_GPIO_Init+0x21a>
 8002aa6:	2309      	movs	r3, #9
 8002aa8:	e012      	b.n	8002ad0 <HAL_GPIO_Init+0x240>
 8002aaa:	230a      	movs	r3, #10
 8002aac:	e010      	b.n	8002ad0 <HAL_GPIO_Init+0x240>
 8002aae:	2308      	movs	r3, #8
 8002ab0:	e00e      	b.n	8002ad0 <HAL_GPIO_Init+0x240>
 8002ab2:	2307      	movs	r3, #7
 8002ab4:	e00c      	b.n	8002ad0 <HAL_GPIO_Init+0x240>
 8002ab6:	2306      	movs	r3, #6
 8002ab8:	e00a      	b.n	8002ad0 <HAL_GPIO_Init+0x240>
 8002aba:	2305      	movs	r3, #5
 8002abc:	e008      	b.n	8002ad0 <HAL_GPIO_Init+0x240>
 8002abe:	2304      	movs	r3, #4
 8002ac0:	e006      	b.n	8002ad0 <HAL_GPIO_Init+0x240>
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e004      	b.n	8002ad0 <HAL_GPIO_Init+0x240>
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	e002      	b.n	8002ad0 <HAL_GPIO_Init+0x240>
 8002aca:	2301      	movs	r3, #1
 8002acc:	e000      	b.n	8002ad0 <HAL_GPIO_Init+0x240>
 8002ace:	2300      	movs	r3, #0
 8002ad0:	69fa      	ldr	r2, [r7, #28]
 8002ad2:	f002 0203 	and.w	r2, r2, #3
 8002ad6:	0092      	lsls	r2, r2, #2
 8002ad8:	4093      	lsls	r3, r2
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ae0:	4935      	ldr	r1, [pc, #212]	; (8002bb8 <HAL_GPIO_Init+0x328>)
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	089b      	lsrs	r3, r3, #2
 8002ae6:	3302      	adds	r3, #2
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002aee:	4b3d      	ldr	r3, [pc, #244]	; (8002be4 <HAL_GPIO_Init+0x354>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	43db      	mvns	r3, r3
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	4013      	ands	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d003      	beq.n	8002b12 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b12:	4a34      	ldr	r2, [pc, #208]	; (8002be4 <HAL_GPIO_Init+0x354>)
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b18:	4b32      	ldr	r3, [pc, #200]	; (8002be4 <HAL_GPIO_Init+0x354>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	43db      	mvns	r3, r3
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	4013      	ands	r3, r2
 8002b26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d003      	beq.n	8002b3c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b3c:	4a29      	ldr	r2, [pc, #164]	; (8002be4 <HAL_GPIO_Init+0x354>)
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b42:	4b28      	ldr	r3, [pc, #160]	; (8002be4 <HAL_GPIO_Init+0x354>)
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002b5e:	69ba      	ldr	r2, [r7, #24]
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b66:	4a1f      	ldr	r2, [pc, #124]	; (8002be4 <HAL_GPIO_Init+0x354>)
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b6c:	4b1d      	ldr	r3, [pc, #116]	; (8002be4 <HAL_GPIO_Init+0x354>)
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	43db      	mvns	r3, r3
 8002b76:	69ba      	ldr	r2, [r7, #24]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d003      	beq.n	8002b90 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b90:	4a14      	ldr	r2, [pc, #80]	; (8002be4 <HAL_GPIO_Init+0x354>)
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	61fb      	str	r3, [r7, #28]
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	2b0f      	cmp	r3, #15
 8002ba0:	f67f ae84 	bls.w	80028ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ba4:	bf00      	nop
 8002ba6:	bf00      	nop
 8002ba8:	3724      	adds	r7, #36	; 0x24
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	40013800 	.word	0x40013800
 8002bbc:	40020000 	.word	0x40020000
 8002bc0:	40020400 	.word	0x40020400
 8002bc4:	40020800 	.word	0x40020800
 8002bc8:	40020c00 	.word	0x40020c00
 8002bcc:	40021000 	.word	0x40021000
 8002bd0:	40021400 	.word	0x40021400
 8002bd4:	40021800 	.word	0x40021800
 8002bd8:	40021c00 	.word	0x40021c00
 8002bdc:	40022000 	.word	0x40022000
 8002be0:	40022400 	.word	0x40022400
 8002be4:	40013c00 	.word	0x40013c00

08002be8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	807b      	strh	r3, [r7, #2]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bf8:	787b      	ldrb	r3, [r7, #1]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bfe:	887a      	ldrh	r2, [r7, #2]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c04:	e003      	b.n	8002c0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c06:	887b      	ldrh	r3, [r7, #2]
 8002c08:	041a      	lsls	r2, r3, #16
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	619a      	str	r2, [r3, #24]
}
 8002c0e:	bf00      	nop
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
	...

08002c1c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e264      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d075      	beq.n	8002d26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c3a:	4ba3      	ldr	r3, [pc, #652]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
 8002c42:	2b04      	cmp	r3, #4
 8002c44:	d00c      	beq.n	8002c60 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c46:	4ba0      	ldr	r3, [pc, #640]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c4e:	2b08      	cmp	r3, #8
 8002c50:	d112      	bne.n	8002c78 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c52:	4b9d      	ldr	r3, [pc, #628]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c5e:	d10b      	bne.n	8002c78 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c60:	4b99      	ldr	r3, [pc, #612]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d05b      	beq.n	8002d24 <HAL_RCC_OscConfig+0x108>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d157      	bne.n	8002d24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e23f      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c80:	d106      	bne.n	8002c90 <HAL_RCC_OscConfig+0x74>
 8002c82:	4b91      	ldr	r3, [pc, #580]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a90      	ldr	r2, [pc, #576]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c8c:	6013      	str	r3, [r2, #0]
 8002c8e:	e01d      	b.n	8002ccc <HAL_RCC_OscConfig+0xb0>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c98:	d10c      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x98>
 8002c9a:	4b8b      	ldr	r3, [pc, #556]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a8a      	ldr	r2, [pc, #552]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002ca0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ca4:	6013      	str	r3, [r2, #0]
 8002ca6:	4b88      	ldr	r3, [pc, #544]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a87      	ldr	r2, [pc, #540]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002cac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cb0:	6013      	str	r3, [r2, #0]
 8002cb2:	e00b      	b.n	8002ccc <HAL_RCC_OscConfig+0xb0>
 8002cb4:	4b84      	ldr	r3, [pc, #528]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a83      	ldr	r2, [pc, #524]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002cba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cbe:	6013      	str	r3, [r2, #0]
 8002cc0:	4b81      	ldr	r3, [pc, #516]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a80      	ldr	r2, [pc, #512]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002cc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d013      	beq.n	8002cfc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd4:	f7fe fe7a 	bl	80019cc <HAL_GetTick>
 8002cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cda:	e008      	b.n	8002cee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cdc:	f7fe fe76 	bl	80019cc <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b64      	cmp	r3, #100	; 0x64
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e204      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cee:	4b76      	ldr	r3, [pc, #472]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d0f0      	beq.n	8002cdc <HAL_RCC_OscConfig+0xc0>
 8002cfa:	e014      	b.n	8002d26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cfc:	f7fe fe66 	bl	80019cc <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d04:	f7fe fe62 	bl	80019cc <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b64      	cmp	r3, #100	; 0x64
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e1f0      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d16:	4b6c      	ldr	r3, [pc, #432]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d1f0      	bne.n	8002d04 <HAL_RCC_OscConfig+0xe8>
 8002d22:	e000      	b.n	8002d26 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d063      	beq.n	8002dfa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d32:	4b65      	ldr	r3, [pc, #404]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f003 030c 	and.w	r3, r3, #12
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00b      	beq.n	8002d56 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d3e:	4b62      	ldr	r3, [pc, #392]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d46:	2b08      	cmp	r3, #8
 8002d48:	d11c      	bne.n	8002d84 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d4a:	4b5f      	ldr	r3, [pc, #380]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d116      	bne.n	8002d84 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d56:	4b5c      	ldr	r3, [pc, #368]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d005      	beq.n	8002d6e <HAL_RCC_OscConfig+0x152>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d001      	beq.n	8002d6e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e1c4      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d6e:	4b56      	ldr	r3, [pc, #344]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	4952      	ldr	r1, [pc, #328]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d82:	e03a      	b.n	8002dfa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d020      	beq.n	8002dce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d8c:	4b4f      	ldr	r3, [pc, #316]	; (8002ecc <HAL_RCC_OscConfig+0x2b0>)
 8002d8e:	2201      	movs	r2, #1
 8002d90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d92:	f7fe fe1b 	bl	80019cc <HAL_GetTick>
 8002d96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d98:	e008      	b.n	8002dac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d9a:	f7fe fe17 	bl	80019cc <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d901      	bls.n	8002dac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e1a5      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dac:	4b46      	ldr	r3, [pc, #280]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0302 	and.w	r3, r3, #2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d0f0      	beq.n	8002d9a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002db8:	4b43      	ldr	r3, [pc, #268]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	691b      	ldr	r3, [r3, #16]
 8002dc4:	00db      	lsls	r3, r3, #3
 8002dc6:	4940      	ldr	r1, [pc, #256]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	600b      	str	r3, [r1, #0]
 8002dcc:	e015      	b.n	8002dfa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dce:	4b3f      	ldr	r3, [pc, #252]	; (8002ecc <HAL_RCC_OscConfig+0x2b0>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd4:	f7fe fdfa 	bl	80019cc <HAL_GetTick>
 8002dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dda:	e008      	b.n	8002dee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ddc:	f7fe fdf6 	bl	80019cc <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d901      	bls.n	8002dee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e184      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dee:	4b36      	ldr	r3, [pc, #216]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d1f0      	bne.n	8002ddc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0308 	and.w	r3, r3, #8
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d030      	beq.n	8002e68 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d016      	beq.n	8002e3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e0e:	4b30      	ldr	r3, [pc, #192]	; (8002ed0 <HAL_RCC_OscConfig+0x2b4>)
 8002e10:	2201      	movs	r2, #1
 8002e12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e14:	f7fe fdda 	bl	80019cc <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e1c:	f7fe fdd6 	bl	80019cc <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e164      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e2e:	4b26      	ldr	r3, [pc, #152]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002e30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0f0      	beq.n	8002e1c <HAL_RCC_OscConfig+0x200>
 8002e3a:	e015      	b.n	8002e68 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e3c:	4b24      	ldr	r3, [pc, #144]	; (8002ed0 <HAL_RCC_OscConfig+0x2b4>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e42:	f7fe fdc3 	bl	80019cc <HAL_GetTick>
 8002e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e48:	e008      	b.n	8002e5c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e4a:	f7fe fdbf 	bl	80019cc <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d901      	bls.n	8002e5c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e14d      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e5c:	4b1a      	ldr	r3, [pc, #104]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002e5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e60:	f003 0302 	and.w	r3, r3, #2
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d1f0      	bne.n	8002e4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0304 	and.w	r3, r3, #4
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f000 80a0 	beq.w	8002fb6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e76:	2300      	movs	r3, #0
 8002e78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e7a:	4b13      	ldr	r3, [pc, #76]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d10f      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e86:	2300      	movs	r3, #0
 8002e88:	60bb      	str	r3, [r7, #8]
 8002e8a:	4b0f      	ldr	r3, [pc, #60]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8e:	4a0e      	ldr	r2, [pc, #56]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002e90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e94:	6413      	str	r3, [r2, #64]	; 0x40
 8002e96:	4b0c      	ldr	r3, [pc, #48]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e9e:	60bb      	str	r3, [r7, #8]
 8002ea0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ea6:	4b0b      	ldr	r3, [pc, #44]	; (8002ed4 <HAL_RCC_OscConfig+0x2b8>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d121      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eb2:	4b08      	ldr	r3, [pc, #32]	; (8002ed4 <HAL_RCC_OscConfig+0x2b8>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a07      	ldr	r2, [pc, #28]	; (8002ed4 <HAL_RCC_OscConfig+0x2b8>)
 8002eb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ebc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ebe:	f7fe fd85 	bl	80019cc <HAL_GetTick>
 8002ec2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ec4:	e011      	b.n	8002eea <HAL_RCC_OscConfig+0x2ce>
 8002ec6:	bf00      	nop
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	42470000 	.word	0x42470000
 8002ed0:	42470e80 	.word	0x42470e80
 8002ed4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ed8:	f7fe fd78 	bl	80019cc <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e106      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eea:	4b85      	ldr	r3, [pc, #532]	; (8003100 <HAL_RCC_OscConfig+0x4e4>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d0f0      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d106      	bne.n	8002f0c <HAL_RCC_OscConfig+0x2f0>
 8002efe:	4b81      	ldr	r3, [pc, #516]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f02:	4a80      	ldr	r2, [pc, #512]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002f04:	f043 0301 	orr.w	r3, r3, #1
 8002f08:	6713      	str	r3, [r2, #112]	; 0x70
 8002f0a:	e01c      	b.n	8002f46 <HAL_RCC_OscConfig+0x32a>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	2b05      	cmp	r3, #5
 8002f12:	d10c      	bne.n	8002f2e <HAL_RCC_OscConfig+0x312>
 8002f14:	4b7b      	ldr	r3, [pc, #492]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002f16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f18:	4a7a      	ldr	r2, [pc, #488]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002f1a:	f043 0304 	orr.w	r3, r3, #4
 8002f1e:	6713      	str	r3, [r2, #112]	; 0x70
 8002f20:	4b78      	ldr	r3, [pc, #480]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f24:	4a77      	ldr	r2, [pc, #476]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002f26:	f043 0301 	orr.w	r3, r3, #1
 8002f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f2c:	e00b      	b.n	8002f46 <HAL_RCC_OscConfig+0x32a>
 8002f2e:	4b75      	ldr	r3, [pc, #468]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f32:	4a74      	ldr	r2, [pc, #464]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002f34:	f023 0301 	bic.w	r3, r3, #1
 8002f38:	6713      	str	r3, [r2, #112]	; 0x70
 8002f3a:	4b72      	ldr	r3, [pc, #456]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f3e:	4a71      	ldr	r2, [pc, #452]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002f40:	f023 0304 	bic.w	r3, r3, #4
 8002f44:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d015      	beq.n	8002f7a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f4e:	f7fe fd3d 	bl	80019cc <HAL_GetTick>
 8002f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f54:	e00a      	b.n	8002f6c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f56:	f7fe fd39 	bl	80019cc <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d901      	bls.n	8002f6c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e0c5      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f6c:	4b65      	ldr	r3, [pc, #404]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d0ee      	beq.n	8002f56 <HAL_RCC_OscConfig+0x33a>
 8002f78:	e014      	b.n	8002fa4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f7a:	f7fe fd27 	bl	80019cc <HAL_GetTick>
 8002f7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f80:	e00a      	b.n	8002f98 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f82:	f7fe fd23 	bl	80019cc <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e0af      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f98:	4b5a      	ldr	r3, [pc, #360]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002f9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d1ee      	bne.n	8002f82 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002fa4:	7dfb      	ldrb	r3, [r7, #23]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d105      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002faa:	4b56      	ldr	r3, [pc, #344]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fae:	4a55      	ldr	r2, [pc, #340]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002fb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fb4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	f000 809b 	beq.w	80030f6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fc0:	4b50      	ldr	r3, [pc, #320]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f003 030c 	and.w	r3, r3, #12
 8002fc8:	2b08      	cmp	r3, #8
 8002fca:	d05c      	beq.n	8003086 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d141      	bne.n	8003058 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fd4:	4b4c      	ldr	r3, [pc, #304]	; (8003108 <HAL_RCC_OscConfig+0x4ec>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fda:	f7fe fcf7 	bl	80019cc <HAL_GetTick>
 8002fde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fe0:	e008      	b.n	8002ff4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fe2:	f7fe fcf3 	bl	80019cc <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d901      	bls.n	8002ff4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e081      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ff4:	4b43      	ldr	r3, [pc, #268]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d1f0      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	69da      	ldr	r2, [r3, #28]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a1b      	ldr	r3, [r3, #32]
 8003008:	431a      	orrs	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300e:	019b      	lsls	r3, r3, #6
 8003010:	431a      	orrs	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003016:	085b      	lsrs	r3, r3, #1
 8003018:	3b01      	subs	r3, #1
 800301a:	041b      	lsls	r3, r3, #16
 800301c:	431a      	orrs	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003022:	061b      	lsls	r3, r3, #24
 8003024:	4937      	ldr	r1, [pc, #220]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8003026:	4313      	orrs	r3, r2
 8003028:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800302a:	4b37      	ldr	r3, [pc, #220]	; (8003108 <HAL_RCC_OscConfig+0x4ec>)
 800302c:	2201      	movs	r2, #1
 800302e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003030:	f7fe fccc 	bl	80019cc <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003038:	f7fe fcc8 	bl	80019cc <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b02      	cmp	r3, #2
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e056      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800304a:	4b2e      	ldr	r3, [pc, #184]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d0f0      	beq.n	8003038 <HAL_RCC_OscConfig+0x41c>
 8003056:	e04e      	b.n	80030f6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003058:	4b2b      	ldr	r3, [pc, #172]	; (8003108 <HAL_RCC_OscConfig+0x4ec>)
 800305a:	2200      	movs	r2, #0
 800305c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305e:	f7fe fcb5 	bl	80019cc <HAL_GetTick>
 8003062:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003064:	e008      	b.n	8003078 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003066:	f7fe fcb1 	bl	80019cc <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	2b02      	cmp	r3, #2
 8003072:	d901      	bls.n	8003078 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e03f      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003078:	4b22      	ldr	r3, [pc, #136]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d1f0      	bne.n	8003066 <HAL_RCC_OscConfig+0x44a>
 8003084:	e037      	b.n	80030f6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d101      	bne.n	8003092 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e032      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003092:	4b1c      	ldr	r3, [pc, #112]	; (8003104 <HAL_RCC_OscConfig+0x4e8>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	699b      	ldr	r3, [r3, #24]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d028      	beq.n	80030f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d121      	bne.n	80030f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d11a      	bne.n	80030f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80030c2:	4013      	ands	r3, r2
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80030c8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d111      	bne.n	80030f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d8:	085b      	lsrs	r3, r3, #1
 80030da:	3b01      	subs	r3, #1
 80030dc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030de:	429a      	cmp	r2, r3
 80030e0:	d107      	bne.n	80030f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ec:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d001      	beq.n	80030f6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e000      	b.n	80030f8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3718      	adds	r7, #24
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40007000 	.word	0x40007000
 8003104:	40023800 	.word	0x40023800
 8003108:	42470060 	.word	0x42470060

0800310c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d101      	bne.n	8003120 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e0cc      	b.n	80032ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003120:	4b68      	ldr	r3, [pc, #416]	; (80032c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 030f 	and.w	r3, r3, #15
 8003128:	683a      	ldr	r2, [r7, #0]
 800312a:	429a      	cmp	r2, r3
 800312c:	d90c      	bls.n	8003148 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800312e:	4b65      	ldr	r3, [pc, #404]	; (80032c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	b2d2      	uxtb	r2, r2
 8003134:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003136:	4b63      	ldr	r3, [pc, #396]	; (80032c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 030f 	and.w	r3, r3, #15
 800313e:	683a      	ldr	r2, [r7, #0]
 8003140:	429a      	cmp	r2, r3
 8003142:	d001      	beq.n	8003148 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e0b8      	b.n	80032ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0302 	and.w	r3, r3, #2
 8003150:	2b00      	cmp	r3, #0
 8003152:	d020      	beq.n	8003196 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0304 	and.w	r3, r3, #4
 800315c:	2b00      	cmp	r3, #0
 800315e:	d005      	beq.n	800316c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003160:	4b59      	ldr	r3, [pc, #356]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	4a58      	ldr	r2, [pc, #352]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003166:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800316a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0308 	and.w	r3, r3, #8
 8003174:	2b00      	cmp	r3, #0
 8003176:	d005      	beq.n	8003184 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003178:	4b53      	ldr	r3, [pc, #332]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	4a52      	ldr	r2, [pc, #328]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 800317e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003182:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003184:	4b50      	ldr	r3, [pc, #320]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	494d      	ldr	r1, [pc, #308]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003192:	4313      	orrs	r3, r2
 8003194:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0301 	and.w	r3, r3, #1
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d044      	beq.n	800322c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d107      	bne.n	80031ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031aa:	4b47      	ldr	r3, [pc, #284]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d119      	bne.n	80031ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e07f      	b.n	80032ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d003      	beq.n	80031ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031c6:	2b03      	cmp	r3, #3
 80031c8:	d107      	bne.n	80031da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ca:	4b3f      	ldr	r3, [pc, #252]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d109      	bne.n	80031ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e06f      	b.n	80032ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031da:	4b3b      	ldr	r3, [pc, #236]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d101      	bne.n	80031ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e067      	b.n	80032ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031ea:	4b37      	ldr	r3, [pc, #220]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f023 0203 	bic.w	r2, r3, #3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	4934      	ldr	r1, [pc, #208]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031fc:	f7fe fbe6 	bl	80019cc <HAL_GetTick>
 8003200:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003202:	e00a      	b.n	800321a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003204:	f7fe fbe2 	bl	80019cc <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003212:	4293      	cmp	r3, r2
 8003214:	d901      	bls.n	800321a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e04f      	b.n	80032ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800321a:	4b2b      	ldr	r3, [pc, #172]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 020c 	and.w	r2, r3, #12
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	429a      	cmp	r2, r3
 800322a:	d1eb      	bne.n	8003204 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800322c:	4b25      	ldr	r3, [pc, #148]	; (80032c4 <HAL_RCC_ClockConfig+0x1b8>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 030f 	and.w	r3, r3, #15
 8003234:	683a      	ldr	r2, [r7, #0]
 8003236:	429a      	cmp	r2, r3
 8003238:	d20c      	bcs.n	8003254 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800323a:	4b22      	ldr	r3, [pc, #136]	; (80032c4 <HAL_RCC_ClockConfig+0x1b8>)
 800323c:	683a      	ldr	r2, [r7, #0]
 800323e:	b2d2      	uxtb	r2, r2
 8003240:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003242:	4b20      	ldr	r3, [pc, #128]	; (80032c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 030f 	and.w	r3, r3, #15
 800324a:	683a      	ldr	r2, [r7, #0]
 800324c:	429a      	cmp	r2, r3
 800324e:	d001      	beq.n	8003254 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e032      	b.n	80032ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0304 	and.w	r3, r3, #4
 800325c:	2b00      	cmp	r3, #0
 800325e:	d008      	beq.n	8003272 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003260:	4b19      	ldr	r3, [pc, #100]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	4916      	ldr	r1, [pc, #88]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 800326e:	4313      	orrs	r3, r2
 8003270:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0308 	and.w	r3, r3, #8
 800327a:	2b00      	cmp	r3, #0
 800327c:	d009      	beq.n	8003292 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800327e:	4b12      	ldr	r3, [pc, #72]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	691b      	ldr	r3, [r3, #16]
 800328a:	00db      	lsls	r3, r3, #3
 800328c:	490e      	ldr	r1, [pc, #56]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 800328e:	4313      	orrs	r3, r2
 8003290:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003292:	f000 f821 	bl	80032d8 <HAL_RCC_GetSysClockFreq>
 8003296:	4602      	mov	r2, r0
 8003298:	4b0b      	ldr	r3, [pc, #44]	; (80032c8 <HAL_RCC_ClockConfig+0x1bc>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	091b      	lsrs	r3, r3, #4
 800329e:	f003 030f 	and.w	r3, r3, #15
 80032a2:	490a      	ldr	r1, [pc, #40]	; (80032cc <HAL_RCC_ClockConfig+0x1c0>)
 80032a4:	5ccb      	ldrb	r3, [r1, r3]
 80032a6:	fa22 f303 	lsr.w	r3, r2, r3
 80032aa:	4a09      	ldr	r2, [pc, #36]	; (80032d0 <HAL_RCC_ClockConfig+0x1c4>)
 80032ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80032ae:	4b09      	ldr	r3, [pc, #36]	; (80032d4 <HAL_RCC_ClockConfig+0x1c8>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7fe fb46 	bl	8001944 <HAL_InitTick>

  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3710      	adds	r7, #16
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40023c00 	.word	0x40023c00
 80032c8:	40023800 	.word	0x40023800
 80032cc:	08008dd0 	.word	0x08008dd0
 80032d0:	20000004 	.word	0x20000004
 80032d4:	20000008 	.word	0x20000008

080032d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80032dc:	b084      	sub	sp, #16
 80032de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80032e0:	2300      	movs	r3, #0
 80032e2:	607b      	str	r3, [r7, #4]
 80032e4:	2300      	movs	r3, #0
 80032e6:	60fb      	str	r3, [r7, #12]
 80032e8:	2300      	movs	r3, #0
 80032ea:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80032ec:	2300      	movs	r3, #0
 80032ee:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032f0:	4b67      	ldr	r3, [pc, #412]	; (8003490 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f003 030c 	and.w	r3, r3, #12
 80032f8:	2b08      	cmp	r3, #8
 80032fa:	d00d      	beq.n	8003318 <HAL_RCC_GetSysClockFreq+0x40>
 80032fc:	2b08      	cmp	r3, #8
 80032fe:	f200 80bd 	bhi.w	800347c <HAL_RCC_GetSysClockFreq+0x1a4>
 8003302:	2b00      	cmp	r3, #0
 8003304:	d002      	beq.n	800330c <HAL_RCC_GetSysClockFreq+0x34>
 8003306:	2b04      	cmp	r3, #4
 8003308:	d003      	beq.n	8003312 <HAL_RCC_GetSysClockFreq+0x3a>
 800330a:	e0b7      	b.n	800347c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800330c:	4b61      	ldr	r3, [pc, #388]	; (8003494 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800330e:	60bb      	str	r3, [r7, #8]
       break;
 8003310:	e0b7      	b.n	8003482 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003312:	4b61      	ldr	r3, [pc, #388]	; (8003498 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003314:	60bb      	str	r3, [r7, #8]
      break;
 8003316:	e0b4      	b.n	8003482 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003318:	4b5d      	ldr	r3, [pc, #372]	; (8003490 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003320:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003322:	4b5b      	ldr	r3, [pc, #364]	; (8003490 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d04d      	beq.n	80033ca <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800332e:	4b58      	ldr	r3, [pc, #352]	; (8003490 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	099b      	lsrs	r3, r3, #6
 8003334:	461a      	mov	r2, r3
 8003336:	f04f 0300 	mov.w	r3, #0
 800333a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800333e:	f04f 0100 	mov.w	r1, #0
 8003342:	ea02 0800 	and.w	r8, r2, r0
 8003346:	ea03 0901 	and.w	r9, r3, r1
 800334a:	4640      	mov	r0, r8
 800334c:	4649      	mov	r1, r9
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	f04f 0300 	mov.w	r3, #0
 8003356:	014b      	lsls	r3, r1, #5
 8003358:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800335c:	0142      	lsls	r2, r0, #5
 800335e:	4610      	mov	r0, r2
 8003360:	4619      	mov	r1, r3
 8003362:	ebb0 0008 	subs.w	r0, r0, r8
 8003366:	eb61 0109 	sbc.w	r1, r1, r9
 800336a:	f04f 0200 	mov.w	r2, #0
 800336e:	f04f 0300 	mov.w	r3, #0
 8003372:	018b      	lsls	r3, r1, #6
 8003374:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003378:	0182      	lsls	r2, r0, #6
 800337a:	1a12      	subs	r2, r2, r0
 800337c:	eb63 0301 	sbc.w	r3, r3, r1
 8003380:	f04f 0000 	mov.w	r0, #0
 8003384:	f04f 0100 	mov.w	r1, #0
 8003388:	00d9      	lsls	r1, r3, #3
 800338a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800338e:	00d0      	lsls	r0, r2, #3
 8003390:	4602      	mov	r2, r0
 8003392:	460b      	mov	r3, r1
 8003394:	eb12 0208 	adds.w	r2, r2, r8
 8003398:	eb43 0309 	adc.w	r3, r3, r9
 800339c:	f04f 0000 	mov.w	r0, #0
 80033a0:	f04f 0100 	mov.w	r1, #0
 80033a4:	0259      	lsls	r1, r3, #9
 80033a6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80033aa:	0250      	lsls	r0, r2, #9
 80033ac:	4602      	mov	r2, r0
 80033ae:	460b      	mov	r3, r1
 80033b0:	4610      	mov	r0, r2
 80033b2:	4619      	mov	r1, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	461a      	mov	r2, r3
 80033b8:	f04f 0300 	mov.w	r3, #0
 80033bc:	f7fd fc74 	bl	8000ca8 <__aeabi_uldivmod>
 80033c0:	4602      	mov	r2, r0
 80033c2:	460b      	mov	r3, r1
 80033c4:	4613      	mov	r3, r2
 80033c6:	60fb      	str	r3, [r7, #12]
 80033c8:	e04a      	b.n	8003460 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033ca:	4b31      	ldr	r3, [pc, #196]	; (8003490 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	099b      	lsrs	r3, r3, #6
 80033d0:	461a      	mov	r2, r3
 80033d2:	f04f 0300 	mov.w	r3, #0
 80033d6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80033da:	f04f 0100 	mov.w	r1, #0
 80033de:	ea02 0400 	and.w	r4, r2, r0
 80033e2:	ea03 0501 	and.w	r5, r3, r1
 80033e6:	4620      	mov	r0, r4
 80033e8:	4629      	mov	r1, r5
 80033ea:	f04f 0200 	mov.w	r2, #0
 80033ee:	f04f 0300 	mov.w	r3, #0
 80033f2:	014b      	lsls	r3, r1, #5
 80033f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80033f8:	0142      	lsls	r2, r0, #5
 80033fa:	4610      	mov	r0, r2
 80033fc:	4619      	mov	r1, r3
 80033fe:	1b00      	subs	r0, r0, r4
 8003400:	eb61 0105 	sbc.w	r1, r1, r5
 8003404:	f04f 0200 	mov.w	r2, #0
 8003408:	f04f 0300 	mov.w	r3, #0
 800340c:	018b      	lsls	r3, r1, #6
 800340e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003412:	0182      	lsls	r2, r0, #6
 8003414:	1a12      	subs	r2, r2, r0
 8003416:	eb63 0301 	sbc.w	r3, r3, r1
 800341a:	f04f 0000 	mov.w	r0, #0
 800341e:	f04f 0100 	mov.w	r1, #0
 8003422:	00d9      	lsls	r1, r3, #3
 8003424:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003428:	00d0      	lsls	r0, r2, #3
 800342a:	4602      	mov	r2, r0
 800342c:	460b      	mov	r3, r1
 800342e:	1912      	adds	r2, r2, r4
 8003430:	eb45 0303 	adc.w	r3, r5, r3
 8003434:	f04f 0000 	mov.w	r0, #0
 8003438:	f04f 0100 	mov.w	r1, #0
 800343c:	0299      	lsls	r1, r3, #10
 800343e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003442:	0290      	lsls	r0, r2, #10
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	4610      	mov	r0, r2
 800344a:	4619      	mov	r1, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	461a      	mov	r2, r3
 8003450:	f04f 0300 	mov.w	r3, #0
 8003454:	f7fd fc28 	bl	8000ca8 <__aeabi_uldivmod>
 8003458:	4602      	mov	r2, r0
 800345a:	460b      	mov	r3, r1
 800345c:	4613      	mov	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003460:	4b0b      	ldr	r3, [pc, #44]	; (8003490 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	0c1b      	lsrs	r3, r3, #16
 8003466:	f003 0303 	and.w	r3, r3, #3
 800346a:	3301      	adds	r3, #1
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	fbb2 f3f3 	udiv	r3, r2, r3
 8003478:	60bb      	str	r3, [r7, #8]
      break;
 800347a:	e002      	b.n	8003482 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800347c:	4b05      	ldr	r3, [pc, #20]	; (8003494 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800347e:	60bb      	str	r3, [r7, #8]
      break;
 8003480:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003482:	68bb      	ldr	r3, [r7, #8]
}
 8003484:	4618      	mov	r0, r3
 8003486:	3710      	adds	r7, #16
 8003488:	46bd      	mov	sp, r7
 800348a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800348e:	bf00      	nop
 8003490:	40023800 	.word	0x40023800
 8003494:	00f42400 	.word	0x00f42400
 8003498:	007a1200 	.word	0x007a1200

0800349c <__errno>:
 800349c:	4b01      	ldr	r3, [pc, #4]	; (80034a4 <__errno+0x8>)
 800349e:	6818      	ldr	r0, [r3, #0]
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	20000010 	.word	0x20000010

080034a8 <__libc_init_array>:
 80034a8:	b570      	push	{r4, r5, r6, lr}
 80034aa:	4d0d      	ldr	r5, [pc, #52]	; (80034e0 <__libc_init_array+0x38>)
 80034ac:	4c0d      	ldr	r4, [pc, #52]	; (80034e4 <__libc_init_array+0x3c>)
 80034ae:	1b64      	subs	r4, r4, r5
 80034b0:	10a4      	asrs	r4, r4, #2
 80034b2:	2600      	movs	r6, #0
 80034b4:	42a6      	cmp	r6, r4
 80034b6:	d109      	bne.n	80034cc <__libc_init_array+0x24>
 80034b8:	4d0b      	ldr	r5, [pc, #44]	; (80034e8 <__libc_init_array+0x40>)
 80034ba:	4c0c      	ldr	r4, [pc, #48]	; (80034ec <__libc_init_array+0x44>)
 80034bc:	f005 fc7a 	bl	8008db4 <_init>
 80034c0:	1b64      	subs	r4, r4, r5
 80034c2:	10a4      	asrs	r4, r4, #2
 80034c4:	2600      	movs	r6, #0
 80034c6:	42a6      	cmp	r6, r4
 80034c8:	d105      	bne.n	80034d6 <__libc_init_array+0x2e>
 80034ca:	bd70      	pop	{r4, r5, r6, pc}
 80034cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80034d0:	4798      	blx	r3
 80034d2:	3601      	adds	r6, #1
 80034d4:	e7ee      	b.n	80034b4 <__libc_init_array+0xc>
 80034d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80034da:	4798      	blx	r3
 80034dc:	3601      	adds	r6, #1
 80034de:	e7f2      	b.n	80034c6 <__libc_init_array+0x1e>
 80034e0:	08009480 	.word	0x08009480
 80034e4:	08009480 	.word	0x08009480
 80034e8:	08009480 	.word	0x08009480
 80034ec:	08009484 	.word	0x08009484

080034f0 <memset>:
 80034f0:	4402      	add	r2, r0
 80034f2:	4603      	mov	r3, r0
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d100      	bne.n	80034fa <memset+0xa>
 80034f8:	4770      	bx	lr
 80034fa:	f803 1b01 	strb.w	r1, [r3], #1
 80034fe:	e7f9      	b.n	80034f4 <memset+0x4>

08003500 <__cvt>:
 8003500:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003504:	ec55 4b10 	vmov	r4, r5, d0
 8003508:	2d00      	cmp	r5, #0
 800350a:	460e      	mov	r6, r1
 800350c:	4619      	mov	r1, r3
 800350e:	462b      	mov	r3, r5
 8003510:	bfbb      	ittet	lt
 8003512:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003516:	461d      	movlt	r5, r3
 8003518:	2300      	movge	r3, #0
 800351a:	232d      	movlt	r3, #45	; 0x2d
 800351c:	700b      	strb	r3, [r1, #0]
 800351e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003520:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003524:	4691      	mov	r9, r2
 8003526:	f023 0820 	bic.w	r8, r3, #32
 800352a:	bfbc      	itt	lt
 800352c:	4622      	movlt	r2, r4
 800352e:	4614      	movlt	r4, r2
 8003530:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003534:	d005      	beq.n	8003542 <__cvt+0x42>
 8003536:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800353a:	d100      	bne.n	800353e <__cvt+0x3e>
 800353c:	3601      	adds	r6, #1
 800353e:	2102      	movs	r1, #2
 8003540:	e000      	b.n	8003544 <__cvt+0x44>
 8003542:	2103      	movs	r1, #3
 8003544:	ab03      	add	r3, sp, #12
 8003546:	9301      	str	r3, [sp, #4]
 8003548:	ab02      	add	r3, sp, #8
 800354a:	9300      	str	r3, [sp, #0]
 800354c:	ec45 4b10 	vmov	d0, r4, r5
 8003550:	4653      	mov	r3, sl
 8003552:	4632      	mov	r2, r6
 8003554:	f001 fdb4 	bl	80050c0 <_dtoa_r>
 8003558:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800355c:	4607      	mov	r7, r0
 800355e:	d102      	bne.n	8003566 <__cvt+0x66>
 8003560:	f019 0f01 	tst.w	r9, #1
 8003564:	d022      	beq.n	80035ac <__cvt+0xac>
 8003566:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800356a:	eb07 0906 	add.w	r9, r7, r6
 800356e:	d110      	bne.n	8003592 <__cvt+0x92>
 8003570:	783b      	ldrb	r3, [r7, #0]
 8003572:	2b30      	cmp	r3, #48	; 0x30
 8003574:	d10a      	bne.n	800358c <__cvt+0x8c>
 8003576:	2200      	movs	r2, #0
 8003578:	2300      	movs	r3, #0
 800357a:	4620      	mov	r0, r4
 800357c:	4629      	mov	r1, r5
 800357e:	f7fd fab3 	bl	8000ae8 <__aeabi_dcmpeq>
 8003582:	b918      	cbnz	r0, 800358c <__cvt+0x8c>
 8003584:	f1c6 0601 	rsb	r6, r6, #1
 8003588:	f8ca 6000 	str.w	r6, [sl]
 800358c:	f8da 3000 	ldr.w	r3, [sl]
 8003590:	4499      	add	r9, r3
 8003592:	2200      	movs	r2, #0
 8003594:	2300      	movs	r3, #0
 8003596:	4620      	mov	r0, r4
 8003598:	4629      	mov	r1, r5
 800359a:	f7fd faa5 	bl	8000ae8 <__aeabi_dcmpeq>
 800359e:	b108      	cbz	r0, 80035a4 <__cvt+0xa4>
 80035a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80035a4:	2230      	movs	r2, #48	; 0x30
 80035a6:	9b03      	ldr	r3, [sp, #12]
 80035a8:	454b      	cmp	r3, r9
 80035aa:	d307      	bcc.n	80035bc <__cvt+0xbc>
 80035ac:	9b03      	ldr	r3, [sp, #12]
 80035ae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80035b0:	1bdb      	subs	r3, r3, r7
 80035b2:	4638      	mov	r0, r7
 80035b4:	6013      	str	r3, [r2, #0]
 80035b6:	b004      	add	sp, #16
 80035b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035bc:	1c59      	adds	r1, r3, #1
 80035be:	9103      	str	r1, [sp, #12]
 80035c0:	701a      	strb	r2, [r3, #0]
 80035c2:	e7f0      	b.n	80035a6 <__cvt+0xa6>

080035c4 <__exponent>:
 80035c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035c6:	4603      	mov	r3, r0
 80035c8:	2900      	cmp	r1, #0
 80035ca:	bfb8      	it	lt
 80035cc:	4249      	neglt	r1, r1
 80035ce:	f803 2b02 	strb.w	r2, [r3], #2
 80035d2:	bfb4      	ite	lt
 80035d4:	222d      	movlt	r2, #45	; 0x2d
 80035d6:	222b      	movge	r2, #43	; 0x2b
 80035d8:	2909      	cmp	r1, #9
 80035da:	7042      	strb	r2, [r0, #1]
 80035dc:	dd2a      	ble.n	8003634 <__exponent+0x70>
 80035de:	f10d 0407 	add.w	r4, sp, #7
 80035e2:	46a4      	mov	ip, r4
 80035e4:	270a      	movs	r7, #10
 80035e6:	46a6      	mov	lr, r4
 80035e8:	460a      	mov	r2, r1
 80035ea:	fb91 f6f7 	sdiv	r6, r1, r7
 80035ee:	fb07 1516 	mls	r5, r7, r6, r1
 80035f2:	3530      	adds	r5, #48	; 0x30
 80035f4:	2a63      	cmp	r2, #99	; 0x63
 80035f6:	f104 34ff 	add.w	r4, r4, #4294967295
 80035fa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80035fe:	4631      	mov	r1, r6
 8003600:	dcf1      	bgt.n	80035e6 <__exponent+0x22>
 8003602:	3130      	adds	r1, #48	; 0x30
 8003604:	f1ae 0502 	sub.w	r5, lr, #2
 8003608:	f804 1c01 	strb.w	r1, [r4, #-1]
 800360c:	1c44      	adds	r4, r0, #1
 800360e:	4629      	mov	r1, r5
 8003610:	4561      	cmp	r1, ip
 8003612:	d30a      	bcc.n	800362a <__exponent+0x66>
 8003614:	f10d 0209 	add.w	r2, sp, #9
 8003618:	eba2 020e 	sub.w	r2, r2, lr
 800361c:	4565      	cmp	r5, ip
 800361e:	bf88      	it	hi
 8003620:	2200      	movhi	r2, #0
 8003622:	4413      	add	r3, r2
 8003624:	1a18      	subs	r0, r3, r0
 8003626:	b003      	add	sp, #12
 8003628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800362a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800362e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003632:	e7ed      	b.n	8003610 <__exponent+0x4c>
 8003634:	2330      	movs	r3, #48	; 0x30
 8003636:	3130      	adds	r1, #48	; 0x30
 8003638:	7083      	strb	r3, [r0, #2]
 800363a:	70c1      	strb	r1, [r0, #3]
 800363c:	1d03      	adds	r3, r0, #4
 800363e:	e7f1      	b.n	8003624 <__exponent+0x60>

08003640 <_printf_float>:
 8003640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003644:	ed2d 8b02 	vpush	{d8}
 8003648:	b08d      	sub	sp, #52	; 0x34
 800364a:	460c      	mov	r4, r1
 800364c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003650:	4616      	mov	r6, r2
 8003652:	461f      	mov	r7, r3
 8003654:	4605      	mov	r5, r0
 8003656:	f002 fe8f 	bl	8006378 <_localeconv_r>
 800365a:	f8d0 a000 	ldr.w	sl, [r0]
 800365e:	4650      	mov	r0, sl
 8003660:	f7fc fdc6 	bl	80001f0 <strlen>
 8003664:	2300      	movs	r3, #0
 8003666:	930a      	str	r3, [sp, #40]	; 0x28
 8003668:	6823      	ldr	r3, [r4, #0]
 800366a:	9305      	str	r3, [sp, #20]
 800366c:	f8d8 3000 	ldr.w	r3, [r8]
 8003670:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003674:	3307      	adds	r3, #7
 8003676:	f023 0307 	bic.w	r3, r3, #7
 800367a:	f103 0208 	add.w	r2, r3, #8
 800367e:	f8c8 2000 	str.w	r2, [r8]
 8003682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003686:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800368a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800368e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003692:	9307      	str	r3, [sp, #28]
 8003694:	f8cd 8018 	str.w	r8, [sp, #24]
 8003698:	ee08 0a10 	vmov	s16, r0
 800369c:	4b9f      	ldr	r3, [pc, #636]	; (800391c <_printf_float+0x2dc>)
 800369e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80036a2:	f04f 32ff 	mov.w	r2, #4294967295
 80036a6:	f7fd fa51 	bl	8000b4c <__aeabi_dcmpun>
 80036aa:	bb88      	cbnz	r0, 8003710 <_printf_float+0xd0>
 80036ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80036b0:	4b9a      	ldr	r3, [pc, #616]	; (800391c <_printf_float+0x2dc>)
 80036b2:	f04f 32ff 	mov.w	r2, #4294967295
 80036b6:	f7fd fa2b 	bl	8000b10 <__aeabi_dcmple>
 80036ba:	bb48      	cbnz	r0, 8003710 <_printf_float+0xd0>
 80036bc:	2200      	movs	r2, #0
 80036be:	2300      	movs	r3, #0
 80036c0:	4640      	mov	r0, r8
 80036c2:	4649      	mov	r1, r9
 80036c4:	f7fd fa1a 	bl	8000afc <__aeabi_dcmplt>
 80036c8:	b110      	cbz	r0, 80036d0 <_printf_float+0x90>
 80036ca:	232d      	movs	r3, #45	; 0x2d
 80036cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036d0:	4b93      	ldr	r3, [pc, #588]	; (8003920 <_printf_float+0x2e0>)
 80036d2:	4894      	ldr	r0, [pc, #592]	; (8003924 <_printf_float+0x2e4>)
 80036d4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80036d8:	bf94      	ite	ls
 80036da:	4698      	movls	r8, r3
 80036dc:	4680      	movhi	r8, r0
 80036de:	2303      	movs	r3, #3
 80036e0:	6123      	str	r3, [r4, #16]
 80036e2:	9b05      	ldr	r3, [sp, #20]
 80036e4:	f023 0204 	bic.w	r2, r3, #4
 80036e8:	6022      	str	r2, [r4, #0]
 80036ea:	f04f 0900 	mov.w	r9, #0
 80036ee:	9700      	str	r7, [sp, #0]
 80036f0:	4633      	mov	r3, r6
 80036f2:	aa0b      	add	r2, sp, #44	; 0x2c
 80036f4:	4621      	mov	r1, r4
 80036f6:	4628      	mov	r0, r5
 80036f8:	f000 f9d8 	bl	8003aac <_printf_common>
 80036fc:	3001      	adds	r0, #1
 80036fe:	f040 8090 	bne.w	8003822 <_printf_float+0x1e2>
 8003702:	f04f 30ff 	mov.w	r0, #4294967295
 8003706:	b00d      	add	sp, #52	; 0x34
 8003708:	ecbd 8b02 	vpop	{d8}
 800370c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003710:	4642      	mov	r2, r8
 8003712:	464b      	mov	r3, r9
 8003714:	4640      	mov	r0, r8
 8003716:	4649      	mov	r1, r9
 8003718:	f7fd fa18 	bl	8000b4c <__aeabi_dcmpun>
 800371c:	b140      	cbz	r0, 8003730 <_printf_float+0xf0>
 800371e:	464b      	mov	r3, r9
 8003720:	2b00      	cmp	r3, #0
 8003722:	bfbc      	itt	lt
 8003724:	232d      	movlt	r3, #45	; 0x2d
 8003726:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800372a:	487f      	ldr	r0, [pc, #508]	; (8003928 <_printf_float+0x2e8>)
 800372c:	4b7f      	ldr	r3, [pc, #508]	; (800392c <_printf_float+0x2ec>)
 800372e:	e7d1      	b.n	80036d4 <_printf_float+0x94>
 8003730:	6863      	ldr	r3, [r4, #4]
 8003732:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003736:	9206      	str	r2, [sp, #24]
 8003738:	1c5a      	adds	r2, r3, #1
 800373a:	d13f      	bne.n	80037bc <_printf_float+0x17c>
 800373c:	2306      	movs	r3, #6
 800373e:	6063      	str	r3, [r4, #4]
 8003740:	9b05      	ldr	r3, [sp, #20]
 8003742:	6861      	ldr	r1, [r4, #4]
 8003744:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003748:	2300      	movs	r3, #0
 800374a:	9303      	str	r3, [sp, #12]
 800374c:	ab0a      	add	r3, sp, #40	; 0x28
 800374e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003752:	ab09      	add	r3, sp, #36	; 0x24
 8003754:	ec49 8b10 	vmov	d0, r8, r9
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	6022      	str	r2, [r4, #0]
 800375c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003760:	4628      	mov	r0, r5
 8003762:	f7ff fecd 	bl	8003500 <__cvt>
 8003766:	9b06      	ldr	r3, [sp, #24]
 8003768:	9909      	ldr	r1, [sp, #36]	; 0x24
 800376a:	2b47      	cmp	r3, #71	; 0x47
 800376c:	4680      	mov	r8, r0
 800376e:	d108      	bne.n	8003782 <_printf_float+0x142>
 8003770:	1cc8      	adds	r0, r1, #3
 8003772:	db02      	blt.n	800377a <_printf_float+0x13a>
 8003774:	6863      	ldr	r3, [r4, #4]
 8003776:	4299      	cmp	r1, r3
 8003778:	dd41      	ble.n	80037fe <_printf_float+0x1be>
 800377a:	f1ab 0b02 	sub.w	fp, fp, #2
 800377e:	fa5f fb8b 	uxtb.w	fp, fp
 8003782:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003786:	d820      	bhi.n	80037ca <_printf_float+0x18a>
 8003788:	3901      	subs	r1, #1
 800378a:	465a      	mov	r2, fp
 800378c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003790:	9109      	str	r1, [sp, #36]	; 0x24
 8003792:	f7ff ff17 	bl	80035c4 <__exponent>
 8003796:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003798:	1813      	adds	r3, r2, r0
 800379a:	2a01      	cmp	r2, #1
 800379c:	4681      	mov	r9, r0
 800379e:	6123      	str	r3, [r4, #16]
 80037a0:	dc02      	bgt.n	80037a8 <_printf_float+0x168>
 80037a2:	6822      	ldr	r2, [r4, #0]
 80037a4:	07d2      	lsls	r2, r2, #31
 80037a6:	d501      	bpl.n	80037ac <_printf_float+0x16c>
 80037a8:	3301      	adds	r3, #1
 80037aa:	6123      	str	r3, [r4, #16]
 80037ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d09c      	beq.n	80036ee <_printf_float+0xae>
 80037b4:	232d      	movs	r3, #45	; 0x2d
 80037b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80037ba:	e798      	b.n	80036ee <_printf_float+0xae>
 80037bc:	9a06      	ldr	r2, [sp, #24]
 80037be:	2a47      	cmp	r2, #71	; 0x47
 80037c0:	d1be      	bne.n	8003740 <_printf_float+0x100>
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1bc      	bne.n	8003740 <_printf_float+0x100>
 80037c6:	2301      	movs	r3, #1
 80037c8:	e7b9      	b.n	800373e <_printf_float+0xfe>
 80037ca:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80037ce:	d118      	bne.n	8003802 <_printf_float+0x1c2>
 80037d0:	2900      	cmp	r1, #0
 80037d2:	6863      	ldr	r3, [r4, #4]
 80037d4:	dd0b      	ble.n	80037ee <_printf_float+0x1ae>
 80037d6:	6121      	str	r1, [r4, #16]
 80037d8:	b913      	cbnz	r3, 80037e0 <_printf_float+0x1a0>
 80037da:	6822      	ldr	r2, [r4, #0]
 80037dc:	07d0      	lsls	r0, r2, #31
 80037de:	d502      	bpl.n	80037e6 <_printf_float+0x1a6>
 80037e0:	3301      	adds	r3, #1
 80037e2:	440b      	add	r3, r1
 80037e4:	6123      	str	r3, [r4, #16]
 80037e6:	65a1      	str	r1, [r4, #88]	; 0x58
 80037e8:	f04f 0900 	mov.w	r9, #0
 80037ec:	e7de      	b.n	80037ac <_printf_float+0x16c>
 80037ee:	b913      	cbnz	r3, 80037f6 <_printf_float+0x1b6>
 80037f0:	6822      	ldr	r2, [r4, #0]
 80037f2:	07d2      	lsls	r2, r2, #31
 80037f4:	d501      	bpl.n	80037fa <_printf_float+0x1ba>
 80037f6:	3302      	adds	r3, #2
 80037f8:	e7f4      	b.n	80037e4 <_printf_float+0x1a4>
 80037fa:	2301      	movs	r3, #1
 80037fc:	e7f2      	b.n	80037e4 <_printf_float+0x1a4>
 80037fe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003802:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003804:	4299      	cmp	r1, r3
 8003806:	db05      	blt.n	8003814 <_printf_float+0x1d4>
 8003808:	6823      	ldr	r3, [r4, #0]
 800380a:	6121      	str	r1, [r4, #16]
 800380c:	07d8      	lsls	r0, r3, #31
 800380e:	d5ea      	bpl.n	80037e6 <_printf_float+0x1a6>
 8003810:	1c4b      	adds	r3, r1, #1
 8003812:	e7e7      	b.n	80037e4 <_printf_float+0x1a4>
 8003814:	2900      	cmp	r1, #0
 8003816:	bfd4      	ite	le
 8003818:	f1c1 0202 	rsble	r2, r1, #2
 800381c:	2201      	movgt	r2, #1
 800381e:	4413      	add	r3, r2
 8003820:	e7e0      	b.n	80037e4 <_printf_float+0x1a4>
 8003822:	6823      	ldr	r3, [r4, #0]
 8003824:	055a      	lsls	r2, r3, #21
 8003826:	d407      	bmi.n	8003838 <_printf_float+0x1f8>
 8003828:	6923      	ldr	r3, [r4, #16]
 800382a:	4642      	mov	r2, r8
 800382c:	4631      	mov	r1, r6
 800382e:	4628      	mov	r0, r5
 8003830:	47b8      	blx	r7
 8003832:	3001      	adds	r0, #1
 8003834:	d12c      	bne.n	8003890 <_printf_float+0x250>
 8003836:	e764      	b.n	8003702 <_printf_float+0xc2>
 8003838:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800383c:	f240 80e0 	bls.w	8003a00 <_printf_float+0x3c0>
 8003840:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003844:	2200      	movs	r2, #0
 8003846:	2300      	movs	r3, #0
 8003848:	f7fd f94e 	bl	8000ae8 <__aeabi_dcmpeq>
 800384c:	2800      	cmp	r0, #0
 800384e:	d034      	beq.n	80038ba <_printf_float+0x27a>
 8003850:	4a37      	ldr	r2, [pc, #220]	; (8003930 <_printf_float+0x2f0>)
 8003852:	2301      	movs	r3, #1
 8003854:	4631      	mov	r1, r6
 8003856:	4628      	mov	r0, r5
 8003858:	47b8      	blx	r7
 800385a:	3001      	adds	r0, #1
 800385c:	f43f af51 	beq.w	8003702 <_printf_float+0xc2>
 8003860:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003864:	429a      	cmp	r2, r3
 8003866:	db02      	blt.n	800386e <_printf_float+0x22e>
 8003868:	6823      	ldr	r3, [r4, #0]
 800386a:	07d8      	lsls	r0, r3, #31
 800386c:	d510      	bpl.n	8003890 <_printf_float+0x250>
 800386e:	ee18 3a10 	vmov	r3, s16
 8003872:	4652      	mov	r2, sl
 8003874:	4631      	mov	r1, r6
 8003876:	4628      	mov	r0, r5
 8003878:	47b8      	blx	r7
 800387a:	3001      	adds	r0, #1
 800387c:	f43f af41 	beq.w	8003702 <_printf_float+0xc2>
 8003880:	f04f 0800 	mov.w	r8, #0
 8003884:	f104 091a 	add.w	r9, r4, #26
 8003888:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800388a:	3b01      	subs	r3, #1
 800388c:	4543      	cmp	r3, r8
 800388e:	dc09      	bgt.n	80038a4 <_printf_float+0x264>
 8003890:	6823      	ldr	r3, [r4, #0]
 8003892:	079b      	lsls	r3, r3, #30
 8003894:	f100 8105 	bmi.w	8003aa2 <_printf_float+0x462>
 8003898:	68e0      	ldr	r0, [r4, #12]
 800389a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800389c:	4298      	cmp	r0, r3
 800389e:	bfb8      	it	lt
 80038a0:	4618      	movlt	r0, r3
 80038a2:	e730      	b.n	8003706 <_printf_float+0xc6>
 80038a4:	2301      	movs	r3, #1
 80038a6:	464a      	mov	r2, r9
 80038a8:	4631      	mov	r1, r6
 80038aa:	4628      	mov	r0, r5
 80038ac:	47b8      	blx	r7
 80038ae:	3001      	adds	r0, #1
 80038b0:	f43f af27 	beq.w	8003702 <_printf_float+0xc2>
 80038b4:	f108 0801 	add.w	r8, r8, #1
 80038b8:	e7e6      	b.n	8003888 <_printf_float+0x248>
 80038ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038bc:	2b00      	cmp	r3, #0
 80038be:	dc39      	bgt.n	8003934 <_printf_float+0x2f4>
 80038c0:	4a1b      	ldr	r2, [pc, #108]	; (8003930 <_printf_float+0x2f0>)
 80038c2:	2301      	movs	r3, #1
 80038c4:	4631      	mov	r1, r6
 80038c6:	4628      	mov	r0, r5
 80038c8:	47b8      	blx	r7
 80038ca:	3001      	adds	r0, #1
 80038cc:	f43f af19 	beq.w	8003702 <_printf_float+0xc2>
 80038d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80038d4:	4313      	orrs	r3, r2
 80038d6:	d102      	bne.n	80038de <_printf_float+0x29e>
 80038d8:	6823      	ldr	r3, [r4, #0]
 80038da:	07d9      	lsls	r1, r3, #31
 80038dc:	d5d8      	bpl.n	8003890 <_printf_float+0x250>
 80038de:	ee18 3a10 	vmov	r3, s16
 80038e2:	4652      	mov	r2, sl
 80038e4:	4631      	mov	r1, r6
 80038e6:	4628      	mov	r0, r5
 80038e8:	47b8      	blx	r7
 80038ea:	3001      	adds	r0, #1
 80038ec:	f43f af09 	beq.w	8003702 <_printf_float+0xc2>
 80038f0:	f04f 0900 	mov.w	r9, #0
 80038f4:	f104 0a1a 	add.w	sl, r4, #26
 80038f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038fa:	425b      	negs	r3, r3
 80038fc:	454b      	cmp	r3, r9
 80038fe:	dc01      	bgt.n	8003904 <_printf_float+0x2c4>
 8003900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003902:	e792      	b.n	800382a <_printf_float+0x1ea>
 8003904:	2301      	movs	r3, #1
 8003906:	4652      	mov	r2, sl
 8003908:	4631      	mov	r1, r6
 800390a:	4628      	mov	r0, r5
 800390c:	47b8      	blx	r7
 800390e:	3001      	adds	r0, #1
 8003910:	f43f aef7 	beq.w	8003702 <_printf_float+0xc2>
 8003914:	f109 0901 	add.w	r9, r9, #1
 8003918:	e7ee      	b.n	80038f8 <_printf_float+0x2b8>
 800391a:	bf00      	nop
 800391c:	7fefffff 	.word	0x7fefffff
 8003920:	08008dec 	.word	0x08008dec
 8003924:	08008df0 	.word	0x08008df0
 8003928:	08008df8 	.word	0x08008df8
 800392c:	08008df4 	.word	0x08008df4
 8003930:	08008dfc 	.word	0x08008dfc
 8003934:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003936:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003938:	429a      	cmp	r2, r3
 800393a:	bfa8      	it	ge
 800393c:	461a      	movge	r2, r3
 800393e:	2a00      	cmp	r2, #0
 8003940:	4691      	mov	r9, r2
 8003942:	dc37      	bgt.n	80039b4 <_printf_float+0x374>
 8003944:	f04f 0b00 	mov.w	fp, #0
 8003948:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800394c:	f104 021a 	add.w	r2, r4, #26
 8003950:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003952:	9305      	str	r3, [sp, #20]
 8003954:	eba3 0309 	sub.w	r3, r3, r9
 8003958:	455b      	cmp	r3, fp
 800395a:	dc33      	bgt.n	80039c4 <_printf_float+0x384>
 800395c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003960:	429a      	cmp	r2, r3
 8003962:	db3b      	blt.n	80039dc <_printf_float+0x39c>
 8003964:	6823      	ldr	r3, [r4, #0]
 8003966:	07da      	lsls	r2, r3, #31
 8003968:	d438      	bmi.n	80039dc <_printf_float+0x39c>
 800396a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800396c:	9b05      	ldr	r3, [sp, #20]
 800396e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	eba2 0901 	sub.w	r9, r2, r1
 8003976:	4599      	cmp	r9, r3
 8003978:	bfa8      	it	ge
 800397a:	4699      	movge	r9, r3
 800397c:	f1b9 0f00 	cmp.w	r9, #0
 8003980:	dc35      	bgt.n	80039ee <_printf_float+0x3ae>
 8003982:	f04f 0800 	mov.w	r8, #0
 8003986:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800398a:	f104 0a1a 	add.w	sl, r4, #26
 800398e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003992:	1a9b      	subs	r3, r3, r2
 8003994:	eba3 0309 	sub.w	r3, r3, r9
 8003998:	4543      	cmp	r3, r8
 800399a:	f77f af79 	ble.w	8003890 <_printf_float+0x250>
 800399e:	2301      	movs	r3, #1
 80039a0:	4652      	mov	r2, sl
 80039a2:	4631      	mov	r1, r6
 80039a4:	4628      	mov	r0, r5
 80039a6:	47b8      	blx	r7
 80039a8:	3001      	adds	r0, #1
 80039aa:	f43f aeaa 	beq.w	8003702 <_printf_float+0xc2>
 80039ae:	f108 0801 	add.w	r8, r8, #1
 80039b2:	e7ec      	b.n	800398e <_printf_float+0x34e>
 80039b4:	4613      	mov	r3, r2
 80039b6:	4631      	mov	r1, r6
 80039b8:	4642      	mov	r2, r8
 80039ba:	4628      	mov	r0, r5
 80039bc:	47b8      	blx	r7
 80039be:	3001      	adds	r0, #1
 80039c0:	d1c0      	bne.n	8003944 <_printf_float+0x304>
 80039c2:	e69e      	b.n	8003702 <_printf_float+0xc2>
 80039c4:	2301      	movs	r3, #1
 80039c6:	4631      	mov	r1, r6
 80039c8:	4628      	mov	r0, r5
 80039ca:	9205      	str	r2, [sp, #20]
 80039cc:	47b8      	blx	r7
 80039ce:	3001      	adds	r0, #1
 80039d0:	f43f ae97 	beq.w	8003702 <_printf_float+0xc2>
 80039d4:	9a05      	ldr	r2, [sp, #20]
 80039d6:	f10b 0b01 	add.w	fp, fp, #1
 80039da:	e7b9      	b.n	8003950 <_printf_float+0x310>
 80039dc:	ee18 3a10 	vmov	r3, s16
 80039e0:	4652      	mov	r2, sl
 80039e2:	4631      	mov	r1, r6
 80039e4:	4628      	mov	r0, r5
 80039e6:	47b8      	blx	r7
 80039e8:	3001      	adds	r0, #1
 80039ea:	d1be      	bne.n	800396a <_printf_float+0x32a>
 80039ec:	e689      	b.n	8003702 <_printf_float+0xc2>
 80039ee:	9a05      	ldr	r2, [sp, #20]
 80039f0:	464b      	mov	r3, r9
 80039f2:	4442      	add	r2, r8
 80039f4:	4631      	mov	r1, r6
 80039f6:	4628      	mov	r0, r5
 80039f8:	47b8      	blx	r7
 80039fa:	3001      	adds	r0, #1
 80039fc:	d1c1      	bne.n	8003982 <_printf_float+0x342>
 80039fe:	e680      	b.n	8003702 <_printf_float+0xc2>
 8003a00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003a02:	2a01      	cmp	r2, #1
 8003a04:	dc01      	bgt.n	8003a0a <_printf_float+0x3ca>
 8003a06:	07db      	lsls	r3, r3, #31
 8003a08:	d538      	bpl.n	8003a7c <_printf_float+0x43c>
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	4642      	mov	r2, r8
 8003a0e:	4631      	mov	r1, r6
 8003a10:	4628      	mov	r0, r5
 8003a12:	47b8      	blx	r7
 8003a14:	3001      	adds	r0, #1
 8003a16:	f43f ae74 	beq.w	8003702 <_printf_float+0xc2>
 8003a1a:	ee18 3a10 	vmov	r3, s16
 8003a1e:	4652      	mov	r2, sl
 8003a20:	4631      	mov	r1, r6
 8003a22:	4628      	mov	r0, r5
 8003a24:	47b8      	blx	r7
 8003a26:	3001      	adds	r0, #1
 8003a28:	f43f ae6b 	beq.w	8003702 <_printf_float+0xc2>
 8003a2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003a30:	2200      	movs	r2, #0
 8003a32:	2300      	movs	r3, #0
 8003a34:	f7fd f858 	bl	8000ae8 <__aeabi_dcmpeq>
 8003a38:	b9d8      	cbnz	r0, 8003a72 <_printf_float+0x432>
 8003a3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a3c:	f108 0201 	add.w	r2, r8, #1
 8003a40:	3b01      	subs	r3, #1
 8003a42:	4631      	mov	r1, r6
 8003a44:	4628      	mov	r0, r5
 8003a46:	47b8      	blx	r7
 8003a48:	3001      	adds	r0, #1
 8003a4a:	d10e      	bne.n	8003a6a <_printf_float+0x42a>
 8003a4c:	e659      	b.n	8003702 <_printf_float+0xc2>
 8003a4e:	2301      	movs	r3, #1
 8003a50:	4652      	mov	r2, sl
 8003a52:	4631      	mov	r1, r6
 8003a54:	4628      	mov	r0, r5
 8003a56:	47b8      	blx	r7
 8003a58:	3001      	adds	r0, #1
 8003a5a:	f43f ae52 	beq.w	8003702 <_printf_float+0xc2>
 8003a5e:	f108 0801 	add.w	r8, r8, #1
 8003a62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a64:	3b01      	subs	r3, #1
 8003a66:	4543      	cmp	r3, r8
 8003a68:	dcf1      	bgt.n	8003a4e <_printf_float+0x40e>
 8003a6a:	464b      	mov	r3, r9
 8003a6c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003a70:	e6dc      	b.n	800382c <_printf_float+0x1ec>
 8003a72:	f04f 0800 	mov.w	r8, #0
 8003a76:	f104 0a1a 	add.w	sl, r4, #26
 8003a7a:	e7f2      	b.n	8003a62 <_printf_float+0x422>
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	4642      	mov	r2, r8
 8003a80:	e7df      	b.n	8003a42 <_printf_float+0x402>
 8003a82:	2301      	movs	r3, #1
 8003a84:	464a      	mov	r2, r9
 8003a86:	4631      	mov	r1, r6
 8003a88:	4628      	mov	r0, r5
 8003a8a:	47b8      	blx	r7
 8003a8c:	3001      	adds	r0, #1
 8003a8e:	f43f ae38 	beq.w	8003702 <_printf_float+0xc2>
 8003a92:	f108 0801 	add.w	r8, r8, #1
 8003a96:	68e3      	ldr	r3, [r4, #12]
 8003a98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003a9a:	1a5b      	subs	r3, r3, r1
 8003a9c:	4543      	cmp	r3, r8
 8003a9e:	dcf0      	bgt.n	8003a82 <_printf_float+0x442>
 8003aa0:	e6fa      	b.n	8003898 <_printf_float+0x258>
 8003aa2:	f04f 0800 	mov.w	r8, #0
 8003aa6:	f104 0919 	add.w	r9, r4, #25
 8003aaa:	e7f4      	b.n	8003a96 <_printf_float+0x456>

08003aac <_printf_common>:
 8003aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ab0:	4616      	mov	r6, r2
 8003ab2:	4699      	mov	r9, r3
 8003ab4:	688a      	ldr	r2, [r1, #8]
 8003ab6:	690b      	ldr	r3, [r1, #16]
 8003ab8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003abc:	4293      	cmp	r3, r2
 8003abe:	bfb8      	it	lt
 8003ac0:	4613      	movlt	r3, r2
 8003ac2:	6033      	str	r3, [r6, #0]
 8003ac4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ac8:	4607      	mov	r7, r0
 8003aca:	460c      	mov	r4, r1
 8003acc:	b10a      	cbz	r2, 8003ad2 <_printf_common+0x26>
 8003ace:	3301      	adds	r3, #1
 8003ad0:	6033      	str	r3, [r6, #0]
 8003ad2:	6823      	ldr	r3, [r4, #0]
 8003ad4:	0699      	lsls	r1, r3, #26
 8003ad6:	bf42      	ittt	mi
 8003ad8:	6833      	ldrmi	r3, [r6, #0]
 8003ada:	3302      	addmi	r3, #2
 8003adc:	6033      	strmi	r3, [r6, #0]
 8003ade:	6825      	ldr	r5, [r4, #0]
 8003ae0:	f015 0506 	ands.w	r5, r5, #6
 8003ae4:	d106      	bne.n	8003af4 <_printf_common+0x48>
 8003ae6:	f104 0a19 	add.w	sl, r4, #25
 8003aea:	68e3      	ldr	r3, [r4, #12]
 8003aec:	6832      	ldr	r2, [r6, #0]
 8003aee:	1a9b      	subs	r3, r3, r2
 8003af0:	42ab      	cmp	r3, r5
 8003af2:	dc26      	bgt.n	8003b42 <_printf_common+0x96>
 8003af4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003af8:	1e13      	subs	r3, r2, #0
 8003afa:	6822      	ldr	r2, [r4, #0]
 8003afc:	bf18      	it	ne
 8003afe:	2301      	movne	r3, #1
 8003b00:	0692      	lsls	r2, r2, #26
 8003b02:	d42b      	bmi.n	8003b5c <_printf_common+0xb0>
 8003b04:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b08:	4649      	mov	r1, r9
 8003b0a:	4638      	mov	r0, r7
 8003b0c:	47c0      	blx	r8
 8003b0e:	3001      	adds	r0, #1
 8003b10:	d01e      	beq.n	8003b50 <_printf_common+0xa4>
 8003b12:	6823      	ldr	r3, [r4, #0]
 8003b14:	68e5      	ldr	r5, [r4, #12]
 8003b16:	6832      	ldr	r2, [r6, #0]
 8003b18:	f003 0306 	and.w	r3, r3, #6
 8003b1c:	2b04      	cmp	r3, #4
 8003b1e:	bf08      	it	eq
 8003b20:	1aad      	subeq	r5, r5, r2
 8003b22:	68a3      	ldr	r3, [r4, #8]
 8003b24:	6922      	ldr	r2, [r4, #16]
 8003b26:	bf0c      	ite	eq
 8003b28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b2c:	2500      	movne	r5, #0
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	bfc4      	itt	gt
 8003b32:	1a9b      	subgt	r3, r3, r2
 8003b34:	18ed      	addgt	r5, r5, r3
 8003b36:	2600      	movs	r6, #0
 8003b38:	341a      	adds	r4, #26
 8003b3a:	42b5      	cmp	r5, r6
 8003b3c:	d11a      	bne.n	8003b74 <_printf_common+0xc8>
 8003b3e:	2000      	movs	r0, #0
 8003b40:	e008      	b.n	8003b54 <_printf_common+0xa8>
 8003b42:	2301      	movs	r3, #1
 8003b44:	4652      	mov	r2, sl
 8003b46:	4649      	mov	r1, r9
 8003b48:	4638      	mov	r0, r7
 8003b4a:	47c0      	blx	r8
 8003b4c:	3001      	adds	r0, #1
 8003b4e:	d103      	bne.n	8003b58 <_printf_common+0xac>
 8003b50:	f04f 30ff 	mov.w	r0, #4294967295
 8003b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b58:	3501      	adds	r5, #1
 8003b5a:	e7c6      	b.n	8003aea <_printf_common+0x3e>
 8003b5c:	18e1      	adds	r1, r4, r3
 8003b5e:	1c5a      	adds	r2, r3, #1
 8003b60:	2030      	movs	r0, #48	; 0x30
 8003b62:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b66:	4422      	add	r2, r4
 8003b68:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b70:	3302      	adds	r3, #2
 8003b72:	e7c7      	b.n	8003b04 <_printf_common+0x58>
 8003b74:	2301      	movs	r3, #1
 8003b76:	4622      	mov	r2, r4
 8003b78:	4649      	mov	r1, r9
 8003b7a:	4638      	mov	r0, r7
 8003b7c:	47c0      	blx	r8
 8003b7e:	3001      	adds	r0, #1
 8003b80:	d0e6      	beq.n	8003b50 <_printf_common+0xa4>
 8003b82:	3601      	adds	r6, #1
 8003b84:	e7d9      	b.n	8003b3a <_printf_common+0x8e>
	...

08003b88 <_printf_i>:
 8003b88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b8c:	460c      	mov	r4, r1
 8003b8e:	4691      	mov	r9, r2
 8003b90:	7e27      	ldrb	r7, [r4, #24]
 8003b92:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003b94:	2f78      	cmp	r7, #120	; 0x78
 8003b96:	4680      	mov	r8, r0
 8003b98:	469a      	mov	sl, r3
 8003b9a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b9e:	d807      	bhi.n	8003bb0 <_printf_i+0x28>
 8003ba0:	2f62      	cmp	r7, #98	; 0x62
 8003ba2:	d80a      	bhi.n	8003bba <_printf_i+0x32>
 8003ba4:	2f00      	cmp	r7, #0
 8003ba6:	f000 80d8 	beq.w	8003d5a <_printf_i+0x1d2>
 8003baa:	2f58      	cmp	r7, #88	; 0x58
 8003bac:	f000 80a3 	beq.w	8003cf6 <_printf_i+0x16e>
 8003bb0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003bb4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003bb8:	e03a      	b.n	8003c30 <_printf_i+0xa8>
 8003bba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003bbe:	2b15      	cmp	r3, #21
 8003bc0:	d8f6      	bhi.n	8003bb0 <_printf_i+0x28>
 8003bc2:	a001      	add	r0, pc, #4	; (adr r0, 8003bc8 <_printf_i+0x40>)
 8003bc4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003bc8:	08003c21 	.word	0x08003c21
 8003bcc:	08003c35 	.word	0x08003c35
 8003bd0:	08003bb1 	.word	0x08003bb1
 8003bd4:	08003bb1 	.word	0x08003bb1
 8003bd8:	08003bb1 	.word	0x08003bb1
 8003bdc:	08003bb1 	.word	0x08003bb1
 8003be0:	08003c35 	.word	0x08003c35
 8003be4:	08003bb1 	.word	0x08003bb1
 8003be8:	08003bb1 	.word	0x08003bb1
 8003bec:	08003bb1 	.word	0x08003bb1
 8003bf0:	08003bb1 	.word	0x08003bb1
 8003bf4:	08003d41 	.word	0x08003d41
 8003bf8:	08003c65 	.word	0x08003c65
 8003bfc:	08003d23 	.word	0x08003d23
 8003c00:	08003bb1 	.word	0x08003bb1
 8003c04:	08003bb1 	.word	0x08003bb1
 8003c08:	08003d63 	.word	0x08003d63
 8003c0c:	08003bb1 	.word	0x08003bb1
 8003c10:	08003c65 	.word	0x08003c65
 8003c14:	08003bb1 	.word	0x08003bb1
 8003c18:	08003bb1 	.word	0x08003bb1
 8003c1c:	08003d2b 	.word	0x08003d2b
 8003c20:	680b      	ldr	r3, [r1, #0]
 8003c22:	1d1a      	adds	r2, r3, #4
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	600a      	str	r2, [r1, #0]
 8003c28:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003c2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c30:	2301      	movs	r3, #1
 8003c32:	e0a3      	b.n	8003d7c <_printf_i+0x1f4>
 8003c34:	6825      	ldr	r5, [r4, #0]
 8003c36:	6808      	ldr	r0, [r1, #0]
 8003c38:	062e      	lsls	r6, r5, #24
 8003c3a:	f100 0304 	add.w	r3, r0, #4
 8003c3e:	d50a      	bpl.n	8003c56 <_printf_i+0xce>
 8003c40:	6805      	ldr	r5, [r0, #0]
 8003c42:	600b      	str	r3, [r1, #0]
 8003c44:	2d00      	cmp	r5, #0
 8003c46:	da03      	bge.n	8003c50 <_printf_i+0xc8>
 8003c48:	232d      	movs	r3, #45	; 0x2d
 8003c4a:	426d      	negs	r5, r5
 8003c4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c50:	485e      	ldr	r0, [pc, #376]	; (8003dcc <_printf_i+0x244>)
 8003c52:	230a      	movs	r3, #10
 8003c54:	e019      	b.n	8003c8a <_printf_i+0x102>
 8003c56:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003c5a:	6805      	ldr	r5, [r0, #0]
 8003c5c:	600b      	str	r3, [r1, #0]
 8003c5e:	bf18      	it	ne
 8003c60:	b22d      	sxthne	r5, r5
 8003c62:	e7ef      	b.n	8003c44 <_printf_i+0xbc>
 8003c64:	680b      	ldr	r3, [r1, #0]
 8003c66:	6825      	ldr	r5, [r4, #0]
 8003c68:	1d18      	adds	r0, r3, #4
 8003c6a:	6008      	str	r0, [r1, #0]
 8003c6c:	0628      	lsls	r0, r5, #24
 8003c6e:	d501      	bpl.n	8003c74 <_printf_i+0xec>
 8003c70:	681d      	ldr	r5, [r3, #0]
 8003c72:	e002      	b.n	8003c7a <_printf_i+0xf2>
 8003c74:	0669      	lsls	r1, r5, #25
 8003c76:	d5fb      	bpl.n	8003c70 <_printf_i+0xe8>
 8003c78:	881d      	ldrh	r5, [r3, #0]
 8003c7a:	4854      	ldr	r0, [pc, #336]	; (8003dcc <_printf_i+0x244>)
 8003c7c:	2f6f      	cmp	r7, #111	; 0x6f
 8003c7e:	bf0c      	ite	eq
 8003c80:	2308      	moveq	r3, #8
 8003c82:	230a      	movne	r3, #10
 8003c84:	2100      	movs	r1, #0
 8003c86:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c8a:	6866      	ldr	r6, [r4, #4]
 8003c8c:	60a6      	str	r6, [r4, #8]
 8003c8e:	2e00      	cmp	r6, #0
 8003c90:	bfa2      	ittt	ge
 8003c92:	6821      	ldrge	r1, [r4, #0]
 8003c94:	f021 0104 	bicge.w	r1, r1, #4
 8003c98:	6021      	strge	r1, [r4, #0]
 8003c9a:	b90d      	cbnz	r5, 8003ca0 <_printf_i+0x118>
 8003c9c:	2e00      	cmp	r6, #0
 8003c9e:	d04d      	beq.n	8003d3c <_printf_i+0x1b4>
 8003ca0:	4616      	mov	r6, r2
 8003ca2:	fbb5 f1f3 	udiv	r1, r5, r3
 8003ca6:	fb03 5711 	mls	r7, r3, r1, r5
 8003caa:	5dc7      	ldrb	r7, [r0, r7]
 8003cac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003cb0:	462f      	mov	r7, r5
 8003cb2:	42bb      	cmp	r3, r7
 8003cb4:	460d      	mov	r5, r1
 8003cb6:	d9f4      	bls.n	8003ca2 <_printf_i+0x11a>
 8003cb8:	2b08      	cmp	r3, #8
 8003cba:	d10b      	bne.n	8003cd4 <_printf_i+0x14c>
 8003cbc:	6823      	ldr	r3, [r4, #0]
 8003cbe:	07df      	lsls	r7, r3, #31
 8003cc0:	d508      	bpl.n	8003cd4 <_printf_i+0x14c>
 8003cc2:	6923      	ldr	r3, [r4, #16]
 8003cc4:	6861      	ldr	r1, [r4, #4]
 8003cc6:	4299      	cmp	r1, r3
 8003cc8:	bfde      	ittt	le
 8003cca:	2330      	movle	r3, #48	; 0x30
 8003ccc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003cd0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003cd4:	1b92      	subs	r2, r2, r6
 8003cd6:	6122      	str	r2, [r4, #16]
 8003cd8:	f8cd a000 	str.w	sl, [sp]
 8003cdc:	464b      	mov	r3, r9
 8003cde:	aa03      	add	r2, sp, #12
 8003ce0:	4621      	mov	r1, r4
 8003ce2:	4640      	mov	r0, r8
 8003ce4:	f7ff fee2 	bl	8003aac <_printf_common>
 8003ce8:	3001      	adds	r0, #1
 8003cea:	d14c      	bne.n	8003d86 <_printf_i+0x1fe>
 8003cec:	f04f 30ff 	mov.w	r0, #4294967295
 8003cf0:	b004      	add	sp, #16
 8003cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cf6:	4835      	ldr	r0, [pc, #212]	; (8003dcc <_printf_i+0x244>)
 8003cf8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003cfc:	6823      	ldr	r3, [r4, #0]
 8003cfe:	680e      	ldr	r6, [r1, #0]
 8003d00:	061f      	lsls	r7, r3, #24
 8003d02:	f856 5b04 	ldr.w	r5, [r6], #4
 8003d06:	600e      	str	r6, [r1, #0]
 8003d08:	d514      	bpl.n	8003d34 <_printf_i+0x1ac>
 8003d0a:	07d9      	lsls	r1, r3, #31
 8003d0c:	bf44      	itt	mi
 8003d0e:	f043 0320 	orrmi.w	r3, r3, #32
 8003d12:	6023      	strmi	r3, [r4, #0]
 8003d14:	b91d      	cbnz	r5, 8003d1e <_printf_i+0x196>
 8003d16:	6823      	ldr	r3, [r4, #0]
 8003d18:	f023 0320 	bic.w	r3, r3, #32
 8003d1c:	6023      	str	r3, [r4, #0]
 8003d1e:	2310      	movs	r3, #16
 8003d20:	e7b0      	b.n	8003c84 <_printf_i+0xfc>
 8003d22:	6823      	ldr	r3, [r4, #0]
 8003d24:	f043 0320 	orr.w	r3, r3, #32
 8003d28:	6023      	str	r3, [r4, #0]
 8003d2a:	2378      	movs	r3, #120	; 0x78
 8003d2c:	4828      	ldr	r0, [pc, #160]	; (8003dd0 <_printf_i+0x248>)
 8003d2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d32:	e7e3      	b.n	8003cfc <_printf_i+0x174>
 8003d34:	065e      	lsls	r6, r3, #25
 8003d36:	bf48      	it	mi
 8003d38:	b2ad      	uxthmi	r5, r5
 8003d3a:	e7e6      	b.n	8003d0a <_printf_i+0x182>
 8003d3c:	4616      	mov	r6, r2
 8003d3e:	e7bb      	b.n	8003cb8 <_printf_i+0x130>
 8003d40:	680b      	ldr	r3, [r1, #0]
 8003d42:	6826      	ldr	r6, [r4, #0]
 8003d44:	6960      	ldr	r0, [r4, #20]
 8003d46:	1d1d      	adds	r5, r3, #4
 8003d48:	600d      	str	r5, [r1, #0]
 8003d4a:	0635      	lsls	r5, r6, #24
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	d501      	bpl.n	8003d54 <_printf_i+0x1cc>
 8003d50:	6018      	str	r0, [r3, #0]
 8003d52:	e002      	b.n	8003d5a <_printf_i+0x1d2>
 8003d54:	0671      	lsls	r1, r6, #25
 8003d56:	d5fb      	bpl.n	8003d50 <_printf_i+0x1c8>
 8003d58:	8018      	strh	r0, [r3, #0]
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	6123      	str	r3, [r4, #16]
 8003d5e:	4616      	mov	r6, r2
 8003d60:	e7ba      	b.n	8003cd8 <_printf_i+0x150>
 8003d62:	680b      	ldr	r3, [r1, #0]
 8003d64:	1d1a      	adds	r2, r3, #4
 8003d66:	600a      	str	r2, [r1, #0]
 8003d68:	681e      	ldr	r6, [r3, #0]
 8003d6a:	6862      	ldr	r2, [r4, #4]
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	4630      	mov	r0, r6
 8003d70:	f7fc fa46 	bl	8000200 <memchr>
 8003d74:	b108      	cbz	r0, 8003d7a <_printf_i+0x1f2>
 8003d76:	1b80      	subs	r0, r0, r6
 8003d78:	6060      	str	r0, [r4, #4]
 8003d7a:	6863      	ldr	r3, [r4, #4]
 8003d7c:	6123      	str	r3, [r4, #16]
 8003d7e:	2300      	movs	r3, #0
 8003d80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d84:	e7a8      	b.n	8003cd8 <_printf_i+0x150>
 8003d86:	6923      	ldr	r3, [r4, #16]
 8003d88:	4632      	mov	r2, r6
 8003d8a:	4649      	mov	r1, r9
 8003d8c:	4640      	mov	r0, r8
 8003d8e:	47d0      	blx	sl
 8003d90:	3001      	adds	r0, #1
 8003d92:	d0ab      	beq.n	8003cec <_printf_i+0x164>
 8003d94:	6823      	ldr	r3, [r4, #0]
 8003d96:	079b      	lsls	r3, r3, #30
 8003d98:	d413      	bmi.n	8003dc2 <_printf_i+0x23a>
 8003d9a:	68e0      	ldr	r0, [r4, #12]
 8003d9c:	9b03      	ldr	r3, [sp, #12]
 8003d9e:	4298      	cmp	r0, r3
 8003da0:	bfb8      	it	lt
 8003da2:	4618      	movlt	r0, r3
 8003da4:	e7a4      	b.n	8003cf0 <_printf_i+0x168>
 8003da6:	2301      	movs	r3, #1
 8003da8:	4632      	mov	r2, r6
 8003daa:	4649      	mov	r1, r9
 8003dac:	4640      	mov	r0, r8
 8003dae:	47d0      	blx	sl
 8003db0:	3001      	adds	r0, #1
 8003db2:	d09b      	beq.n	8003cec <_printf_i+0x164>
 8003db4:	3501      	adds	r5, #1
 8003db6:	68e3      	ldr	r3, [r4, #12]
 8003db8:	9903      	ldr	r1, [sp, #12]
 8003dba:	1a5b      	subs	r3, r3, r1
 8003dbc:	42ab      	cmp	r3, r5
 8003dbe:	dcf2      	bgt.n	8003da6 <_printf_i+0x21e>
 8003dc0:	e7eb      	b.n	8003d9a <_printf_i+0x212>
 8003dc2:	2500      	movs	r5, #0
 8003dc4:	f104 0619 	add.w	r6, r4, #25
 8003dc8:	e7f5      	b.n	8003db6 <_printf_i+0x22e>
 8003dca:	bf00      	nop
 8003dcc:	08008dfe 	.word	0x08008dfe
 8003dd0:	08008e0f 	.word	0x08008e0f

08003dd4 <_scanf_float>:
 8003dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dd8:	b087      	sub	sp, #28
 8003dda:	4617      	mov	r7, r2
 8003ddc:	9303      	str	r3, [sp, #12]
 8003dde:	688b      	ldr	r3, [r1, #8]
 8003de0:	1e5a      	subs	r2, r3, #1
 8003de2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8003de6:	bf83      	ittte	hi
 8003de8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003dec:	195b      	addhi	r3, r3, r5
 8003dee:	9302      	strhi	r3, [sp, #8]
 8003df0:	2300      	movls	r3, #0
 8003df2:	bf86      	itte	hi
 8003df4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8003df8:	608b      	strhi	r3, [r1, #8]
 8003dfa:	9302      	strls	r3, [sp, #8]
 8003dfc:	680b      	ldr	r3, [r1, #0]
 8003dfe:	468b      	mov	fp, r1
 8003e00:	2500      	movs	r5, #0
 8003e02:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8003e06:	f84b 3b1c 	str.w	r3, [fp], #28
 8003e0a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003e0e:	4680      	mov	r8, r0
 8003e10:	460c      	mov	r4, r1
 8003e12:	465e      	mov	r6, fp
 8003e14:	46aa      	mov	sl, r5
 8003e16:	46a9      	mov	r9, r5
 8003e18:	9501      	str	r5, [sp, #4]
 8003e1a:	68a2      	ldr	r2, [r4, #8]
 8003e1c:	b152      	cbz	r2, 8003e34 <_scanf_float+0x60>
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	2b4e      	cmp	r3, #78	; 0x4e
 8003e24:	d864      	bhi.n	8003ef0 <_scanf_float+0x11c>
 8003e26:	2b40      	cmp	r3, #64	; 0x40
 8003e28:	d83c      	bhi.n	8003ea4 <_scanf_float+0xd0>
 8003e2a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8003e2e:	b2c8      	uxtb	r0, r1
 8003e30:	280e      	cmp	r0, #14
 8003e32:	d93a      	bls.n	8003eaa <_scanf_float+0xd6>
 8003e34:	f1b9 0f00 	cmp.w	r9, #0
 8003e38:	d003      	beq.n	8003e42 <_scanf_float+0x6e>
 8003e3a:	6823      	ldr	r3, [r4, #0]
 8003e3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e40:	6023      	str	r3, [r4, #0]
 8003e42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003e46:	f1ba 0f01 	cmp.w	sl, #1
 8003e4a:	f200 8113 	bhi.w	8004074 <_scanf_float+0x2a0>
 8003e4e:	455e      	cmp	r6, fp
 8003e50:	f200 8105 	bhi.w	800405e <_scanf_float+0x28a>
 8003e54:	2501      	movs	r5, #1
 8003e56:	4628      	mov	r0, r5
 8003e58:	b007      	add	sp, #28
 8003e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e5e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8003e62:	2a0d      	cmp	r2, #13
 8003e64:	d8e6      	bhi.n	8003e34 <_scanf_float+0x60>
 8003e66:	a101      	add	r1, pc, #4	; (adr r1, 8003e6c <_scanf_float+0x98>)
 8003e68:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003e6c:	08003fab 	.word	0x08003fab
 8003e70:	08003e35 	.word	0x08003e35
 8003e74:	08003e35 	.word	0x08003e35
 8003e78:	08003e35 	.word	0x08003e35
 8003e7c:	0800400b 	.word	0x0800400b
 8003e80:	08003fe3 	.word	0x08003fe3
 8003e84:	08003e35 	.word	0x08003e35
 8003e88:	08003e35 	.word	0x08003e35
 8003e8c:	08003fb9 	.word	0x08003fb9
 8003e90:	08003e35 	.word	0x08003e35
 8003e94:	08003e35 	.word	0x08003e35
 8003e98:	08003e35 	.word	0x08003e35
 8003e9c:	08003e35 	.word	0x08003e35
 8003ea0:	08003f71 	.word	0x08003f71
 8003ea4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003ea8:	e7db      	b.n	8003e62 <_scanf_float+0x8e>
 8003eaa:	290e      	cmp	r1, #14
 8003eac:	d8c2      	bhi.n	8003e34 <_scanf_float+0x60>
 8003eae:	a001      	add	r0, pc, #4	; (adr r0, 8003eb4 <_scanf_float+0xe0>)
 8003eb0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003eb4:	08003f63 	.word	0x08003f63
 8003eb8:	08003e35 	.word	0x08003e35
 8003ebc:	08003f63 	.word	0x08003f63
 8003ec0:	08003ff7 	.word	0x08003ff7
 8003ec4:	08003e35 	.word	0x08003e35
 8003ec8:	08003f11 	.word	0x08003f11
 8003ecc:	08003f4d 	.word	0x08003f4d
 8003ed0:	08003f4d 	.word	0x08003f4d
 8003ed4:	08003f4d 	.word	0x08003f4d
 8003ed8:	08003f4d 	.word	0x08003f4d
 8003edc:	08003f4d 	.word	0x08003f4d
 8003ee0:	08003f4d 	.word	0x08003f4d
 8003ee4:	08003f4d 	.word	0x08003f4d
 8003ee8:	08003f4d 	.word	0x08003f4d
 8003eec:	08003f4d 	.word	0x08003f4d
 8003ef0:	2b6e      	cmp	r3, #110	; 0x6e
 8003ef2:	d809      	bhi.n	8003f08 <_scanf_float+0x134>
 8003ef4:	2b60      	cmp	r3, #96	; 0x60
 8003ef6:	d8b2      	bhi.n	8003e5e <_scanf_float+0x8a>
 8003ef8:	2b54      	cmp	r3, #84	; 0x54
 8003efa:	d077      	beq.n	8003fec <_scanf_float+0x218>
 8003efc:	2b59      	cmp	r3, #89	; 0x59
 8003efe:	d199      	bne.n	8003e34 <_scanf_float+0x60>
 8003f00:	2d07      	cmp	r5, #7
 8003f02:	d197      	bne.n	8003e34 <_scanf_float+0x60>
 8003f04:	2508      	movs	r5, #8
 8003f06:	e029      	b.n	8003f5c <_scanf_float+0x188>
 8003f08:	2b74      	cmp	r3, #116	; 0x74
 8003f0a:	d06f      	beq.n	8003fec <_scanf_float+0x218>
 8003f0c:	2b79      	cmp	r3, #121	; 0x79
 8003f0e:	e7f6      	b.n	8003efe <_scanf_float+0x12a>
 8003f10:	6821      	ldr	r1, [r4, #0]
 8003f12:	05c8      	lsls	r0, r1, #23
 8003f14:	d51a      	bpl.n	8003f4c <_scanf_float+0x178>
 8003f16:	9b02      	ldr	r3, [sp, #8]
 8003f18:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8003f1c:	6021      	str	r1, [r4, #0]
 8003f1e:	f109 0901 	add.w	r9, r9, #1
 8003f22:	b11b      	cbz	r3, 8003f2c <_scanf_float+0x158>
 8003f24:	3b01      	subs	r3, #1
 8003f26:	3201      	adds	r2, #1
 8003f28:	9302      	str	r3, [sp, #8]
 8003f2a:	60a2      	str	r2, [r4, #8]
 8003f2c:	68a3      	ldr	r3, [r4, #8]
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	60a3      	str	r3, [r4, #8]
 8003f32:	6923      	ldr	r3, [r4, #16]
 8003f34:	3301      	adds	r3, #1
 8003f36:	6123      	str	r3, [r4, #16]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	607b      	str	r3, [r7, #4]
 8003f40:	f340 8084 	ble.w	800404c <_scanf_float+0x278>
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	3301      	adds	r3, #1
 8003f48:	603b      	str	r3, [r7, #0]
 8003f4a:	e766      	b.n	8003e1a <_scanf_float+0x46>
 8003f4c:	eb1a 0f05 	cmn.w	sl, r5
 8003f50:	f47f af70 	bne.w	8003e34 <_scanf_float+0x60>
 8003f54:	6822      	ldr	r2, [r4, #0]
 8003f56:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8003f5a:	6022      	str	r2, [r4, #0]
 8003f5c:	f806 3b01 	strb.w	r3, [r6], #1
 8003f60:	e7e4      	b.n	8003f2c <_scanf_float+0x158>
 8003f62:	6822      	ldr	r2, [r4, #0]
 8003f64:	0610      	lsls	r0, r2, #24
 8003f66:	f57f af65 	bpl.w	8003e34 <_scanf_float+0x60>
 8003f6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f6e:	e7f4      	b.n	8003f5a <_scanf_float+0x186>
 8003f70:	f1ba 0f00 	cmp.w	sl, #0
 8003f74:	d10e      	bne.n	8003f94 <_scanf_float+0x1c0>
 8003f76:	f1b9 0f00 	cmp.w	r9, #0
 8003f7a:	d10e      	bne.n	8003f9a <_scanf_float+0x1c6>
 8003f7c:	6822      	ldr	r2, [r4, #0]
 8003f7e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8003f82:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8003f86:	d108      	bne.n	8003f9a <_scanf_float+0x1c6>
 8003f88:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003f8c:	6022      	str	r2, [r4, #0]
 8003f8e:	f04f 0a01 	mov.w	sl, #1
 8003f92:	e7e3      	b.n	8003f5c <_scanf_float+0x188>
 8003f94:	f1ba 0f02 	cmp.w	sl, #2
 8003f98:	d055      	beq.n	8004046 <_scanf_float+0x272>
 8003f9a:	2d01      	cmp	r5, #1
 8003f9c:	d002      	beq.n	8003fa4 <_scanf_float+0x1d0>
 8003f9e:	2d04      	cmp	r5, #4
 8003fa0:	f47f af48 	bne.w	8003e34 <_scanf_float+0x60>
 8003fa4:	3501      	adds	r5, #1
 8003fa6:	b2ed      	uxtb	r5, r5
 8003fa8:	e7d8      	b.n	8003f5c <_scanf_float+0x188>
 8003faa:	f1ba 0f01 	cmp.w	sl, #1
 8003fae:	f47f af41 	bne.w	8003e34 <_scanf_float+0x60>
 8003fb2:	f04f 0a02 	mov.w	sl, #2
 8003fb6:	e7d1      	b.n	8003f5c <_scanf_float+0x188>
 8003fb8:	b97d      	cbnz	r5, 8003fda <_scanf_float+0x206>
 8003fba:	f1b9 0f00 	cmp.w	r9, #0
 8003fbe:	f47f af3c 	bne.w	8003e3a <_scanf_float+0x66>
 8003fc2:	6822      	ldr	r2, [r4, #0]
 8003fc4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8003fc8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8003fcc:	f47f af39 	bne.w	8003e42 <_scanf_float+0x6e>
 8003fd0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003fd4:	6022      	str	r2, [r4, #0]
 8003fd6:	2501      	movs	r5, #1
 8003fd8:	e7c0      	b.n	8003f5c <_scanf_float+0x188>
 8003fda:	2d03      	cmp	r5, #3
 8003fdc:	d0e2      	beq.n	8003fa4 <_scanf_float+0x1d0>
 8003fde:	2d05      	cmp	r5, #5
 8003fe0:	e7de      	b.n	8003fa0 <_scanf_float+0x1cc>
 8003fe2:	2d02      	cmp	r5, #2
 8003fe4:	f47f af26 	bne.w	8003e34 <_scanf_float+0x60>
 8003fe8:	2503      	movs	r5, #3
 8003fea:	e7b7      	b.n	8003f5c <_scanf_float+0x188>
 8003fec:	2d06      	cmp	r5, #6
 8003fee:	f47f af21 	bne.w	8003e34 <_scanf_float+0x60>
 8003ff2:	2507      	movs	r5, #7
 8003ff4:	e7b2      	b.n	8003f5c <_scanf_float+0x188>
 8003ff6:	6822      	ldr	r2, [r4, #0]
 8003ff8:	0591      	lsls	r1, r2, #22
 8003ffa:	f57f af1b 	bpl.w	8003e34 <_scanf_float+0x60>
 8003ffe:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004002:	6022      	str	r2, [r4, #0]
 8004004:	f8cd 9004 	str.w	r9, [sp, #4]
 8004008:	e7a8      	b.n	8003f5c <_scanf_float+0x188>
 800400a:	6822      	ldr	r2, [r4, #0]
 800400c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004010:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004014:	d006      	beq.n	8004024 <_scanf_float+0x250>
 8004016:	0550      	lsls	r0, r2, #21
 8004018:	f57f af0c 	bpl.w	8003e34 <_scanf_float+0x60>
 800401c:	f1b9 0f00 	cmp.w	r9, #0
 8004020:	f43f af0f 	beq.w	8003e42 <_scanf_float+0x6e>
 8004024:	0591      	lsls	r1, r2, #22
 8004026:	bf58      	it	pl
 8004028:	9901      	ldrpl	r1, [sp, #4]
 800402a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800402e:	bf58      	it	pl
 8004030:	eba9 0101 	subpl.w	r1, r9, r1
 8004034:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004038:	bf58      	it	pl
 800403a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800403e:	6022      	str	r2, [r4, #0]
 8004040:	f04f 0900 	mov.w	r9, #0
 8004044:	e78a      	b.n	8003f5c <_scanf_float+0x188>
 8004046:	f04f 0a03 	mov.w	sl, #3
 800404a:	e787      	b.n	8003f5c <_scanf_float+0x188>
 800404c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004050:	4639      	mov	r1, r7
 8004052:	4640      	mov	r0, r8
 8004054:	4798      	blx	r3
 8004056:	2800      	cmp	r0, #0
 8004058:	f43f aedf 	beq.w	8003e1a <_scanf_float+0x46>
 800405c:	e6ea      	b.n	8003e34 <_scanf_float+0x60>
 800405e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004062:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004066:	463a      	mov	r2, r7
 8004068:	4640      	mov	r0, r8
 800406a:	4798      	blx	r3
 800406c:	6923      	ldr	r3, [r4, #16]
 800406e:	3b01      	subs	r3, #1
 8004070:	6123      	str	r3, [r4, #16]
 8004072:	e6ec      	b.n	8003e4e <_scanf_float+0x7a>
 8004074:	1e6b      	subs	r3, r5, #1
 8004076:	2b06      	cmp	r3, #6
 8004078:	d825      	bhi.n	80040c6 <_scanf_float+0x2f2>
 800407a:	2d02      	cmp	r5, #2
 800407c:	d836      	bhi.n	80040ec <_scanf_float+0x318>
 800407e:	455e      	cmp	r6, fp
 8004080:	f67f aee8 	bls.w	8003e54 <_scanf_float+0x80>
 8004084:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004088:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800408c:	463a      	mov	r2, r7
 800408e:	4640      	mov	r0, r8
 8004090:	4798      	blx	r3
 8004092:	6923      	ldr	r3, [r4, #16]
 8004094:	3b01      	subs	r3, #1
 8004096:	6123      	str	r3, [r4, #16]
 8004098:	e7f1      	b.n	800407e <_scanf_float+0x2aa>
 800409a:	9802      	ldr	r0, [sp, #8]
 800409c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80040a0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80040a4:	9002      	str	r0, [sp, #8]
 80040a6:	463a      	mov	r2, r7
 80040a8:	4640      	mov	r0, r8
 80040aa:	4798      	blx	r3
 80040ac:	6923      	ldr	r3, [r4, #16]
 80040ae:	3b01      	subs	r3, #1
 80040b0:	6123      	str	r3, [r4, #16]
 80040b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80040b6:	fa5f fa8a 	uxtb.w	sl, sl
 80040ba:	f1ba 0f02 	cmp.w	sl, #2
 80040be:	d1ec      	bne.n	800409a <_scanf_float+0x2c6>
 80040c0:	3d03      	subs	r5, #3
 80040c2:	b2ed      	uxtb	r5, r5
 80040c4:	1b76      	subs	r6, r6, r5
 80040c6:	6823      	ldr	r3, [r4, #0]
 80040c8:	05da      	lsls	r2, r3, #23
 80040ca:	d52f      	bpl.n	800412c <_scanf_float+0x358>
 80040cc:	055b      	lsls	r3, r3, #21
 80040ce:	d510      	bpl.n	80040f2 <_scanf_float+0x31e>
 80040d0:	455e      	cmp	r6, fp
 80040d2:	f67f aebf 	bls.w	8003e54 <_scanf_float+0x80>
 80040d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80040da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80040de:	463a      	mov	r2, r7
 80040e0:	4640      	mov	r0, r8
 80040e2:	4798      	blx	r3
 80040e4:	6923      	ldr	r3, [r4, #16]
 80040e6:	3b01      	subs	r3, #1
 80040e8:	6123      	str	r3, [r4, #16]
 80040ea:	e7f1      	b.n	80040d0 <_scanf_float+0x2fc>
 80040ec:	46aa      	mov	sl, r5
 80040ee:	9602      	str	r6, [sp, #8]
 80040f0:	e7df      	b.n	80040b2 <_scanf_float+0x2de>
 80040f2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80040f6:	6923      	ldr	r3, [r4, #16]
 80040f8:	2965      	cmp	r1, #101	; 0x65
 80040fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80040fe:	f106 35ff 	add.w	r5, r6, #4294967295
 8004102:	6123      	str	r3, [r4, #16]
 8004104:	d00c      	beq.n	8004120 <_scanf_float+0x34c>
 8004106:	2945      	cmp	r1, #69	; 0x45
 8004108:	d00a      	beq.n	8004120 <_scanf_float+0x34c>
 800410a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800410e:	463a      	mov	r2, r7
 8004110:	4640      	mov	r0, r8
 8004112:	4798      	blx	r3
 8004114:	6923      	ldr	r3, [r4, #16]
 8004116:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800411a:	3b01      	subs	r3, #1
 800411c:	1eb5      	subs	r5, r6, #2
 800411e:	6123      	str	r3, [r4, #16]
 8004120:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004124:	463a      	mov	r2, r7
 8004126:	4640      	mov	r0, r8
 8004128:	4798      	blx	r3
 800412a:	462e      	mov	r6, r5
 800412c:	6825      	ldr	r5, [r4, #0]
 800412e:	f015 0510 	ands.w	r5, r5, #16
 8004132:	d158      	bne.n	80041e6 <_scanf_float+0x412>
 8004134:	7035      	strb	r5, [r6, #0]
 8004136:	6823      	ldr	r3, [r4, #0]
 8004138:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800413c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004140:	d11c      	bne.n	800417c <_scanf_float+0x3a8>
 8004142:	9b01      	ldr	r3, [sp, #4]
 8004144:	454b      	cmp	r3, r9
 8004146:	eba3 0209 	sub.w	r2, r3, r9
 800414a:	d124      	bne.n	8004196 <_scanf_float+0x3c2>
 800414c:	2200      	movs	r2, #0
 800414e:	4659      	mov	r1, fp
 8004150:	4640      	mov	r0, r8
 8004152:	f000 fe9b 	bl	8004e8c <_strtod_r>
 8004156:	9b03      	ldr	r3, [sp, #12]
 8004158:	6821      	ldr	r1, [r4, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f011 0f02 	tst.w	r1, #2
 8004160:	ec57 6b10 	vmov	r6, r7, d0
 8004164:	f103 0204 	add.w	r2, r3, #4
 8004168:	d020      	beq.n	80041ac <_scanf_float+0x3d8>
 800416a:	9903      	ldr	r1, [sp, #12]
 800416c:	600a      	str	r2, [r1, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	e9c3 6700 	strd	r6, r7, [r3]
 8004174:	68e3      	ldr	r3, [r4, #12]
 8004176:	3301      	adds	r3, #1
 8004178:	60e3      	str	r3, [r4, #12]
 800417a:	e66c      	b.n	8003e56 <_scanf_float+0x82>
 800417c:	9b04      	ldr	r3, [sp, #16]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d0e4      	beq.n	800414c <_scanf_float+0x378>
 8004182:	9905      	ldr	r1, [sp, #20]
 8004184:	230a      	movs	r3, #10
 8004186:	462a      	mov	r2, r5
 8004188:	3101      	adds	r1, #1
 800418a:	4640      	mov	r0, r8
 800418c:	f000 ff08 	bl	8004fa0 <_strtol_r>
 8004190:	9b04      	ldr	r3, [sp, #16]
 8004192:	9e05      	ldr	r6, [sp, #20]
 8004194:	1ac2      	subs	r2, r0, r3
 8004196:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800419a:	429e      	cmp	r6, r3
 800419c:	bf28      	it	cs
 800419e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80041a2:	4912      	ldr	r1, [pc, #72]	; (80041ec <_scanf_float+0x418>)
 80041a4:	4630      	mov	r0, r6
 80041a6:	f000 f82b 	bl	8004200 <siprintf>
 80041aa:	e7cf      	b.n	800414c <_scanf_float+0x378>
 80041ac:	f011 0f04 	tst.w	r1, #4
 80041b0:	9903      	ldr	r1, [sp, #12]
 80041b2:	600a      	str	r2, [r1, #0]
 80041b4:	d1db      	bne.n	800416e <_scanf_float+0x39a>
 80041b6:	f8d3 8000 	ldr.w	r8, [r3]
 80041ba:	ee10 2a10 	vmov	r2, s0
 80041be:	ee10 0a10 	vmov	r0, s0
 80041c2:	463b      	mov	r3, r7
 80041c4:	4639      	mov	r1, r7
 80041c6:	f7fc fcc1 	bl	8000b4c <__aeabi_dcmpun>
 80041ca:	b128      	cbz	r0, 80041d8 <_scanf_float+0x404>
 80041cc:	4808      	ldr	r0, [pc, #32]	; (80041f0 <_scanf_float+0x41c>)
 80041ce:	f000 f811 	bl	80041f4 <nanf>
 80041d2:	ed88 0a00 	vstr	s0, [r8]
 80041d6:	e7cd      	b.n	8004174 <_scanf_float+0x3a0>
 80041d8:	4630      	mov	r0, r6
 80041da:	4639      	mov	r1, r7
 80041dc:	f7fc fd14 	bl	8000c08 <__aeabi_d2f>
 80041e0:	f8c8 0000 	str.w	r0, [r8]
 80041e4:	e7c6      	b.n	8004174 <_scanf_float+0x3a0>
 80041e6:	2500      	movs	r5, #0
 80041e8:	e635      	b.n	8003e56 <_scanf_float+0x82>
 80041ea:	bf00      	nop
 80041ec:	08008e20 	.word	0x08008e20
 80041f0:	08009238 	.word	0x08009238

080041f4 <nanf>:
 80041f4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80041fc <nanf+0x8>
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	7fc00000 	.word	0x7fc00000

08004200 <siprintf>:
 8004200:	b40e      	push	{r1, r2, r3}
 8004202:	b500      	push	{lr}
 8004204:	b09c      	sub	sp, #112	; 0x70
 8004206:	ab1d      	add	r3, sp, #116	; 0x74
 8004208:	9002      	str	r0, [sp, #8]
 800420a:	9006      	str	r0, [sp, #24]
 800420c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004210:	4809      	ldr	r0, [pc, #36]	; (8004238 <siprintf+0x38>)
 8004212:	9107      	str	r1, [sp, #28]
 8004214:	9104      	str	r1, [sp, #16]
 8004216:	4909      	ldr	r1, [pc, #36]	; (800423c <siprintf+0x3c>)
 8004218:	f853 2b04 	ldr.w	r2, [r3], #4
 800421c:	9105      	str	r1, [sp, #20]
 800421e:	6800      	ldr	r0, [r0, #0]
 8004220:	9301      	str	r3, [sp, #4]
 8004222:	a902      	add	r1, sp, #8
 8004224:	f002 fea4 	bl	8006f70 <_svfiprintf_r>
 8004228:	9b02      	ldr	r3, [sp, #8]
 800422a:	2200      	movs	r2, #0
 800422c:	701a      	strb	r2, [r3, #0]
 800422e:	b01c      	add	sp, #112	; 0x70
 8004230:	f85d eb04 	ldr.w	lr, [sp], #4
 8004234:	b003      	add	sp, #12
 8004236:	4770      	bx	lr
 8004238:	20000010 	.word	0x20000010
 800423c:	ffff0208 	.word	0xffff0208

08004240 <sulp>:
 8004240:	b570      	push	{r4, r5, r6, lr}
 8004242:	4604      	mov	r4, r0
 8004244:	460d      	mov	r5, r1
 8004246:	ec45 4b10 	vmov	d0, r4, r5
 800424a:	4616      	mov	r6, r2
 800424c:	f002 fc2c 	bl	8006aa8 <__ulp>
 8004250:	ec51 0b10 	vmov	r0, r1, d0
 8004254:	b17e      	cbz	r6, 8004276 <sulp+0x36>
 8004256:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800425a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800425e:	2b00      	cmp	r3, #0
 8004260:	dd09      	ble.n	8004276 <sulp+0x36>
 8004262:	051b      	lsls	r3, r3, #20
 8004264:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004268:	2400      	movs	r4, #0
 800426a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800426e:	4622      	mov	r2, r4
 8004270:	462b      	mov	r3, r5
 8004272:	f7fc f9d1 	bl	8000618 <__aeabi_dmul>
 8004276:	bd70      	pop	{r4, r5, r6, pc}

08004278 <_strtod_l>:
 8004278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800427c:	b0a3      	sub	sp, #140	; 0x8c
 800427e:	461f      	mov	r7, r3
 8004280:	2300      	movs	r3, #0
 8004282:	931e      	str	r3, [sp, #120]	; 0x78
 8004284:	4ba4      	ldr	r3, [pc, #656]	; (8004518 <_strtod_l+0x2a0>)
 8004286:	9219      	str	r2, [sp, #100]	; 0x64
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	9307      	str	r3, [sp, #28]
 800428c:	4604      	mov	r4, r0
 800428e:	4618      	mov	r0, r3
 8004290:	4688      	mov	r8, r1
 8004292:	f7fb ffad 	bl	80001f0 <strlen>
 8004296:	f04f 0a00 	mov.w	sl, #0
 800429a:	4605      	mov	r5, r0
 800429c:	f04f 0b00 	mov.w	fp, #0
 80042a0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80042a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80042a6:	781a      	ldrb	r2, [r3, #0]
 80042a8:	2a2b      	cmp	r2, #43	; 0x2b
 80042aa:	d04c      	beq.n	8004346 <_strtod_l+0xce>
 80042ac:	d839      	bhi.n	8004322 <_strtod_l+0xaa>
 80042ae:	2a0d      	cmp	r2, #13
 80042b0:	d832      	bhi.n	8004318 <_strtod_l+0xa0>
 80042b2:	2a08      	cmp	r2, #8
 80042b4:	d832      	bhi.n	800431c <_strtod_l+0xa4>
 80042b6:	2a00      	cmp	r2, #0
 80042b8:	d03c      	beq.n	8004334 <_strtod_l+0xbc>
 80042ba:	2300      	movs	r3, #0
 80042bc:	930e      	str	r3, [sp, #56]	; 0x38
 80042be:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80042c0:	7833      	ldrb	r3, [r6, #0]
 80042c2:	2b30      	cmp	r3, #48	; 0x30
 80042c4:	f040 80b4 	bne.w	8004430 <_strtod_l+0x1b8>
 80042c8:	7873      	ldrb	r3, [r6, #1]
 80042ca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80042ce:	2b58      	cmp	r3, #88	; 0x58
 80042d0:	d16c      	bne.n	80043ac <_strtod_l+0x134>
 80042d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80042d4:	9301      	str	r3, [sp, #4]
 80042d6:	ab1e      	add	r3, sp, #120	; 0x78
 80042d8:	9702      	str	r7, [sp, #8]
 80042da:	9300      	str	r3, [sp, #0]
 80042dc:	4a8f      	ldr	r2, [pc, #572]	; (800451c <_strtod_l+0x2a4>)
 80042de:	ab1f      	add	r3, sp, #124	; 0x7c
 80042e0:	a91d      	add	r1, sp, #116	; 0x74
 80042e2:	4620      	mov	r0, r4
 80042e4:	f001 fd40 	bl	8005d68 <__gethex>
 80042e8:	f010 0707 	ands.w	r7, r0, #7
 80042ec:	4605      	mov	r5, r0
 80042ee:	d005      	beq.n	80042fc <_strtod_l+0x84>
 80042f0:	2f06      	cmp	r7, #6
 80042f2:	d12a      	bne.n	800434a <_strtod_l+0xd2>
 80042f4:	3601      	adds	r6, #1
 80042f6:	2300      	movs	r3, #0
 80042f8:	961d      	str	r6, [sp, #116]	; 0x74
 80042fa:	930e      	str	r3, [sp, #56]	; 0x38
 80042fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80042fe:	2b00      	cmp	r3, #0
 8004300:	f040 8596 	bne.w	8004e30 <_strtod_l+0xbb8>
 8004304:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004306:	b1db      	cbz	r3, 8004340 <_strtod_l+0xc8>
 8004308:	4652      	mov	r2, sl
 800430a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800430e:	ec43 2b10 	vmov	d0, r2, r3
 8004312:	b023      	add	sp, #140	; 0x8c
 8004314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004318:	2a20      	cmp	r2, #32
 800431a:	d1ce      	bne.n	80042ba <_strtod_l+0x42>
 800431c:	3301      	adds	r3, #1
 800431e:	931d      	str	r3, [sp, #116]	; 0x74
 8004320:	e7c0      	b.n	80042a4 <_strtod_l+0x2c>
 8004322:	2a2d      	cmp	r2, #45	; 0x2d
 8004324:	d1c9      	bne.n	80042ba <_strtod_l+0x42>
 8004326:	2201      	movs	r2, #1
 8004328:	920e      	str	r2, [sp, #56]	; 0x38
 800432a:	1c5a      	adds	r2, r3, #1
 800432c:	921d      	str	r2, [sp, #116]	; 0x74
 800432e:	785b      	ldrb	r3, [r3, #1]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d1c4      	bne.n	80042be <_strtod_l+0x46>
 8004334:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004336:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800433a:	2b00      	cmp	r3, #0
 800433c:	f040 8576 	bne.w	8004e2c <_strtod_l+0xbb4>
 8004340:	4652      	mov	r2, sl
 8004342:	465b      	mov	r3, fp
 8004344:	e7e3      	b.n	800430e <_strtod_l+0x96>
 8004346:	2200      	movs	r2, #0
 8004348:	e7ee      	b.n	8004328 <_strtod_l+0xb0>
 800434a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800434c:	b13a      	cbz	r2, 800435e <_strtod_l+0xe6>
 800434e:	2135      	movs	r1, #53	; 0x35
 8004350:	a820      	add	r0, sp, #128	; 0x80
 8004352:	f002 fcb4 	bl	8006cbe <__copybits>
 8004356:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004358:	4620      	mov	r0, r4
 800435a:	f002 f879 	bl	8006450 <_Bfree>
 800435e:	3f01      	subs	r7, #1
 8004360:	2f05      	cmp	r7, #5
 8004362:	d807      	bhi.n	8004374 <_strtod_l+0xfc>
 8004364:	e8df f007 	tbb	[pc, r7]
 8004368:	1d180b0e 	.word	0x1d180b0e
 800436c:	030e      	.short	0x030e
 800436e:	f04f 0b00 	mov.w	fp, #0
 8004372:	46da      	mov	sl, fp
 8004374:	0728      	lsls	r0, r5, #28
 8004376:	d5c1      	bpl.n	80042fc <_strtod_l+0x84>
 8004378:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800437c:	e7be      	b.n	80042fc <_strtod_l+0x84>
 800437e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8004382:	e7f7      	b.n	8004374 <_strtod_l+0xfc>
 8004384:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8004388:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800438a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800438e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004392:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004396:	e7ed      	b.n	8004374 <_strtod_l+0xfc>
 8004398:	f8df b184 	ldr.w	fp, [pc, #388]	; 8004520 <_strtod_l+0x2a8>
 800439c:	f04f 0a00 	mov.w	sl, #0
 80043a0:	e7e8      	b.n	8004374 <_strtod_l+0xfc>
 80043a2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80043a6:	f04f 3aff 	mov.w	sl, #4294967295
 80043aa:	e7e3      	b.n	8004374 <_strtod_l+0xfc>
 80043ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80043ae:	1c5a      	adds	r2, r3, #1
 80043b0:	921d      	str	r2, [sp, #116]	; 0x74
 80043b2:	785b      	ldrb	r3, [r3, #1]
 80043b4:	2b30      	cmp	r3, #48	; 0x30
 80043b6:	d0f9      	beq.n	80043ac <_strtod_l+0x134>
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d09f      	beq.n	80042fc <_strtod_l+0x84>
 80043bc:	2301      	movs	r3, #1
 80043be:	f04f 0900 	mov.w	r9, #0
 80043c2:	9304      	str	r3, [sp, #16]
 80043c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80043c6:	930a      	str	r3, [sp, #40]	; 0x28
 80043c8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80043cc:	464f      	mov	r7, r9
 80043ce:	220a      	movs	r2, #10
 80043d0:	981d      	ldr	r0, [sp, #116]	; 0x74
 80043d2:	7806      	ldrb	r6, [r0, #0]
 80043d4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80043d8:	b2d9      	uxtb	r1, r3
 80043da:	2909      	cmp	r1, #9
 80043dc:	d92a      	bls.n	8004434 <_strtod_l+0x1bc>
 80043de:	9907      	ldr	r1, [sp, #28]
 80043e0:	462a      	mov	r2, r5
 80043e2:	f002 fedd 	bl	80071a0 <strncmp>
 80043e6:	b398      	cbz	r0, 8004450 <_strtod_l+0x1d8>
 80043e8:	2000      	movs	r0, #0
 80043ea:	4633      	mov	r3, r6
 80043ec:	463d      	mov	r5, r7
 80043ee:	9007      	str	r0, [sp, #28]
 80043f0:	4602      	mov	r2, r0
 80043f2:	2b65      	cmp	r3, #101	; 0x65
 80043f4:	d001      	beq.n	80043fa <_strtod_l+0x182>
 80043f6:	2b45      	cmp	r3, #69	; 0x45
 80043f8:	d118      	bne.n	800442c <_strtod_l+0x1b4>
 80043fa:	b91d      	cbnz	r5, 8004404 <_strtod_l+0x18c>
 80043fc:	9b04      	ldr	r3, [sp, #16]
 80043fe:	4303      	orrs	r3, r0
 8004400:	d098      	beq.n	8004334 <_strtod_l+0xbc>
 8004402:	2500      	movs	r5, #0
 8004404:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8004408:	f108 0301 	add.w	r3, r8, #1
 800440c:	931d      	str	r3, [sp, #116]	; 0x74
 800440e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004412:	2b2b      	cmp	r3, #43	; 0x2b
 8004414:	d075      	beq.n	8004502 <_strtod_l+0x28a>
 8004416:	2b2d      	cmp	r3, #45	; 0x2d
 8004418:	d07b      	beq.n	8004512 <_strtod_l+0x29a>
 800441a:	f04f 0c00 	mov.w	ip, #0
 800441e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004422:	2909      	cmp	r1, #9
 8004424:	f240 8082 	bls.w	800452c <_strtod_l+0x2b4>
 8004428:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800442c:	2600      	movs	r6, #0
 800442e:	e09d      	b.n	800456c <_strtod_l+0x2f4>
 8004430:	2300      	movs	r3, #0
 8004432:	e7c4      	b.n	80043be <_strtod_l+0x146>
 8004434:	2f08      	cmp	r7, #8
 8004436:	bfd8      	it	le
 8004438:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800443a:	f100 0001 	add.w	r0, r0, #1
 800443e:	bfda      	itte	le
 8004440:	fb02 3301 	mlale	r3, r2, r1, r3
 8004444:	9309      	strle	r3, [sp, #36]	; 0x24
 8004446:	fb02 3909 	mlagt	r9, r2, r9, r3
 800444a:	3701      	adds	r7, #1
 800444c:	901d      	str	r0, [sp, #116]	; 0x74
 800444e:	e7bf      	b.n	80043d0 <_strtod_l+0x158>
 8004450:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004452:	195a      	adds	r2, r3, r5
 8004454:	921d      	str	r2, [sp, #116]	; 0x74
 8004456:	5d5b      	ldrb	r3, [r3, r5]
 8004458:	2f00      	cmp	r7, #0
 800445a:	d037      	beq.n	80044cc <_strtod_l+0x254>
 800445c:	9007      	str	r0, [sp, #28]
 800445e:	463d      	mov	r5, r7
 8004460:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004464:	2a09      	cmp	r2, #9
 8004466:	d912      	bls.n	800448e <_strtod_l+0x216>
 8004468:	2201      	movs	r2, #1
 800446a:	e7c2      	b.n	80043f2 <_strtod_l+0x17a>
 800446c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800446e:	1c5a      	adds	r2, r3, #1
 8004470:	921d      	str	r2, [sp, #116]	; 0x74
 8004472:	785b      	ldrb	r3, [r3, #1]
 8004474:	3001      	adds	r0, #1
 8004476:	2b30      	cmp	r3, #48	; 0x30
 8004478:	d0f8      	beq.n	800446c <_strtod_l+0x1f4>
 800447a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800447e:	2a08      	cmp	r2, #8
 8004480:	f200 84db 	bhi.w	8004e3a <_strtod_l+0xbc2>
 8004484:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004486:	9007      	str	r0, [sp, #28]
 8004488:	2000      	movs	r0, #0
 800448a:	920a      	str	r2, [sp, #40]	; 0x28
 800448c:	4605      	mov	r5, r0
 800448e:	3b30      	subs	r3, #48	; 0x30
 8004490:	f100 0201 	add.w	r2, r0, #1
 8004494:	d014      	beq.n	80044c0 <_strtod_l+0x248>
 8004496:	9907      	ldr	r1, [sp, #28]
 8004498:	4411      	add	r1, r2
 800449a:	9107      	str	r1, [sp, #28]
 800449c:	462a      	mov	r2, r5
 800449e:	eb00 0e05 	add.w	lr, r0, r5
 80044a2:	210a      	movs	r1, #10
 80044a4:	4572      	cmp	r2, lr
 80044a6:	d113      	bne.n	80044d0 <_strtod_l+0x258>
 80044a8:	182a      	adds	r2, r5, r0
 80044aa:	2a08      	cmp	r2, #8
 80044ac:	f105 0501 	add.w	r5, r5, #1
 80044b0:	4405      	add	r5, r0
 80044b2:	dc1c      	bgt.n	80044ee <_strtod_l+0x276>
 80044b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80044b6:	220a      	movs	r2, #10
 80044b8:	fb02 3301 	mla	r3, r2, r1, r3
 80044bc:	9309      	str	r3, [sp, #36]	; 0x24
 80044be:	2200      	movs	r2, #0
 80044c0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80044c2:	1c59      	adds	r1, r3, #1
 80044c4:	911d      	str	r1, [sp, #116]	; 0x74
 80044c6:	785b      	ldrb	r3, [r3, #1]
 80044c8:	4610      	mov	r0, r2
 80044ca:	e7c9      	b.n	8004460 <_strtod_l+0x1e8>
 80044cc:	4638      	mov	r0, r7
 80044ce:	e7d2      	b.n	8004476 <_strtod_l+0x1fe>
 80044d0:	2a08      	cmp	r2, #8
 80044d2:	dc04      	bgt.n	80044de <_strtod_l+0x266>
 80044d4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80044d6:	434e      	muls	r6, r1
 80044d8:	9609      	str	r6, [sp, #36]	; 0x24
 80044da:	3201      	adds	r2, #1
 80044dc:	e7e2      	b.n	80044a4 <_strtod_l+0x22c>
 80044de:	f102 0c01 	add.w	ip, r2, #1
 80044e2:	f1bc 0f10 	cmp.w	ip, #16
 80044e6:	bfd8      	it	le
 80044e8:	fb01 f909 	mulle.w	r9, r1, r9
 80044ec:	e7f5      	b.n	80044da <_strtod_l+0x262>
 80044ee:	2d10      	cmp	r5, #16
 80044f0:	bfdc      	itt	le
 80044f2:	220a      	movle	r2, #10
 80044f4:	fb02 3909 	mlale	r9, r2, r9, r3
 80044f8:	e7e1      	b.n	80044be <_strtod_l+0x246>
 80044fa:	2300      	movs	r3, #0
 80044fc:	9307      	str	r3, [sp, #28]
 80044fe:	2201      	movs	r2, #1
 8004500:	e77c      	b.n	80043fc <_strtod_l+0x184>
 8004502:	f04f 0c00 	mov.w	ip, #0
 8004506:	f108 0302 	add.w	r3, r8, #2
 800450a:	931d      	str	r3, [sp, #116]	; 0x74
 800450c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8004510:	e785      	b.n	800441e <_strtod_l+0x1a6>
 8004512:	f04f 0c01 	mov.w	ip, #1
 8004516:	e7f6      	b.n	8004506 <_strtod_l+0x28e>
 8004518:	08009078 	.word	0x08009078
 800451c:	08008e28 	.word	0x08008e28
 8004520:	7ff00000 	.word	0x7ff00000
 8004524:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004526:	1c59      	adds	r1, r3, #1
 8004528:	911d      	str	r1, [sp, #116]	; 0x74
 800452a:	785b      	ldrb	r3, [r3, #1]
 800452c:	2b30      	cmp	r3, #48	; 0x30
 800452e:	d0f9      	beq.n	8004524 <_strtod_l+0x2ac>
 8004530:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8004534:	2908      	cmp	r1, #8
 8004536:	f63f af79 	bhi.w	800442c <_strtod_l+0x1b4>
 800453a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800453e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004540:	9308      	str	r3, [sp, #32]
 8004542:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004544:	1c59      	adds	r1, r3, #1
 8004546:	911d      	str	r1, [sp, #116]	; 0x74
 8004548:	785b      	ldrb	r3, [r3, #1]
 800454a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800454e:	2e09      	cmp	r6, #9
 8004550:	d937      	bls.n	80045c2 <_strtod_l+0x34a>
 8004552:	9e08      	ldr	r6, [sp, #32]
 8004554:	1b89      	subs	r1, r1, r6
 8004556:	2908      	cmp	r1, #8
 8004558:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800455c:	dc02      	bgt.n	8004564 <_strtod_l+0x2ec>
 800455e:	4576      	cmp	r6, lr
 8004560:	bfa8      	it	ge
 8004562:	4676      	movge	r6, lr
 8004564:	f1bc 0f00 	cmp.w	ip, #0
 8004568:	d000      	beq.n	800456c <_strtod_l+0x2f4>
 800456a:	4276      	negs	r6, r6
 800456c:	2d00      	cmp	r5, #0
 800456e:	d14f      	bne.n	8004610 <_strtod_l+0x398>
 8004570:	9904      	ldr	r1, [sp, #16]
 8004572:	4301      	orrs	r1, r0
 8004574:	f47f aec2 	bne.w	80042fc <_strtod_l+0x84>
 8004578:	2a00      	cmp	r2, #0
 800457a:	f47f aedb 	bne.w	8004334 <_strtod_l+0xbc>
 800457e:	2b69      	cmp	r3, #105	; 0x69
 8004580:	d027      	beq.n	80045d2 <_strtod_l+0x35a>
 8004582:	dc24      	bgt.n	80045ce <_strtod_l+0x356>
 8004584:	2b49      	cmp	r3, #73	; 0x49
 8004586:	d024      	beq.n	80045d2 <_strtod_l+0x35a>
 8004588:	2b4e      	cmp	r3, #78	; 0x4e
 800458a:	f47f aed3 	bne.w	8004334 <_strtod_l+0xbc>
 800458e:	499e      	ldr	r1, [pc, #632]	; (8004808 <_strtod_l+0x590>)
 8004590:	a81d      	add	r0, sp, #116	; 0x74
 8004592:	f001 fe41 	bl	8006218 <__match>
 8004596:	2800      	cmp	r0, #0
 8004598:	f43f aecc 	beq.w	8004334 <_strtod_l+0xbc>
 800459c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	2b28      	cmp	r3, #40	; 0x28
 80045a2:	d12d      	bne.n	8004600 <_strtod_l+0x388>
 80045a4:	4999      	ldr	r1, [pc, #612]	; (800480c <_strtod_l+0x594>)
 80045a6:	aa20      	add	r2, sp, #128	; 0x80
 80045a8:	a81d      	add	r0, sp, #116	; 0x74
 80045aa:	f001 fe49 	bl	8006240 <__hexnan>
 80045ae:	2805      	cmp	r0, #5
 80045b0:	d126      	bne.n	8004600 <_strtod_l+0x388>
 80045b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80045b4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 80045b8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80045bc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80045c0:	e69c      	b.n	80042fc <_strtod_l+0x84>
 80045c2:	210a      	movs	r1, #10
 80045c4:	fb01 3e0e 	mla	lr, r1, lr, r3
 80045c8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80045cc:	e7b9      	b.n	8004542 <_strtod_l+0x2ca>
 80045ce:	2b6e      	cmp	r3, #110	; 0x6e
 80045d0:	e7db      	b.n	800458a <_strtod_l+0x312>
 80045d2:	498f      	ldr	r1, [pc, #572]	; (8004810 <_strtod_l+0x598>)
 80045d4:	a81d      	add	r0, sp, #116	; 0x74
 80045d6:	f001 fe1f 	bl	8006218 <__match>
 80045da:	2800      	cmp	r0, #0
 80045dc:	f43f aeaa 	beq.w	8004334 <_strtod_l+0xbc>
 80045e0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80045e2:	498c      	ldr	r1, [pc, #560]	; (8004814 <_strtod_l+0x59c>)
 80045e4:	3b01      	subs	r3, #1
 80045e6:	a81d      	add	r0, sp, #116	; 0x74
 80045e8:	931d      	str	r3, [sp, #116]	; 0x74
 80045ea:	f001 fe15 	bl	8006218 <__match>
 80045ee:	b910      	cbnz	r0, 80045f6 <_strtod_l+0x37e>
 80045f0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80045f2:	3301      	adds	r3, #1
 80045f4:	931d      	str	r3, [sp, #116]	; 0x74
 80045f6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8004824 <_strtod_l+0x5ac>
 80045fa:	f04f 0a00 	mov.w	sl, #0
 80045fe:	e67d      	b.n	80042fc <_strtod_l+0x84>
 8004600:	4885      	ldr	r0, [pc, #532]	; (8004818 <_strtod_l+0x5a0>)
 8004602:	f002 fdb5 	bl	8007170 <nan>
 8004606:	ed8d 0b04 	vstr	d0, [sp, #16]
 800460a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800460e:	e675      	b.n	80042fc <_strtod_l+0x84>
 8004610:	9b07      	ldr	r3, [sp, #28]
 8004612:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004614:	1af3      	subs	r3, r6, r3
 8004616:	2f00      	cmp	r7, #0
 8004618:	bf08      	it	eq
 800461a:	462f      	moveq	r7, r5
 800461c:	2d10      	cmp	r5, #16
 800461e:	9308      	str	r3, [sp, #32]
 8004620:	46a8      	mov	r8, r5
 8004622:	bfa8      	it	ge
 8004624:	f04f 0810 	movge.w	r8, #16
 8004628:	f7fb ff7c 	bl	8000524 <__aeabi_ui2d>
 800462c:	2d09      	cmp	r5, #9
 800462e:	4682      	mov	sl, r0
 8004630:	468b      	mov	fp, r1
 8004632:	dd13      	ble.n	800465c <_strtod_l+0x3e4>
 8004634:	4b79      	ldr	r3, [pc, #484]	; (800481c <_strtod_l+0x5a4>)
 8004636:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800463a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800463e:	f7fb ffeb 	bl	8000618 <__aeabi_dmul>
 8004642:	4682      	mov	sl, r0
 8004644:	4648      	mov	r0, r9
 8004646:	468b      	mov	fp, r1
 8004648:	f7fb ff6c 	bl	8000524 <__aeabi_ui2d>
 800464c:	4602      	mov	r2, r0
 800464e:	460b      	mov	r3, r1
 8004650:	4650      	mov	r0, sl
 8004652:	4659      	mov	r1, fp
 8004654:	f7fb fe2a 	bl	80002ac <__adddf3>
 8004658:	4682      	mov	sl, r0
 800465a:	468b      	mov	fp, r1
 800465c:	2d0f      	cmp	r5, #15
 800465e:	dc38      	bgt.n	80046d2 <_strtod_l+0x45a>
 8004660:	9b08      	ldr	r3, [sp, #32]
 8004662:	2b00      	cmp	r3, #0
 8004664:	f43f ae4a 	beq.w	80042fc <_strtod_l+0x84>
 8004668:	dd24      	ble.n	80046b4 <_strtod_l+0x43c>
 800466a:	2b16      	cmp	r3, #22
 800466c:	dc0b      	bgt.n	8004686 <_strtod_l+0x40e>
 800466e:	4d6b      	ldr	r5, [pc, #428]	; (800481c <_strtod_l+0x5a4>)
 8004670:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8004674:	e9d5 0100 	ldrd	r0, r1, [r5]
 8004678:	4652      	mov	r2, sl
 800467a:	465b      	mov	r3, fp
 800467c:	f7fb ffcc 	bl	8000618 <__aeabi_dmul>
 8004680:	4682      	mov	sl, r0
 8004682:	468b      	mov	fp, r1
 8004684:	e63a      	b.n	80042fc <_strtod_l+0x84>
 8004686:	9a08      	ldr	r2, [sp, #32]
 8004688:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800468c:	4293      	cmp	r3, r2
 800468e:	db20      	blt.n	80046d2 <_strtod_l+0x45a>
 8004690:	4c62      	ldr	r4, [pc, #392]	; (800481c <_strtod_l+0x5a4>)
 8004692:	f1c5 050f 	rsb	r5, r5, #15
 8004696:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800469a:	4652      	mov	r2, sl
 800469c:	465b      	mov	r3, fp
 800469e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80046a2:	f7fb ffb9 	bl	8000618 <__aeabi_dmul>
 80046a6:	9b08      	ldr	r3, [sp, #32]
 80046a8:	1b5d      	subs	r5, r3, r5
 80046aa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80046ae:	e9d4 2300 	ldrd	r2, r3, [r4]
 80046b2:	e7e3      	b.n	800467c <_strtod_l+0x404>
 80046b4:	9b08      	ldr	r3, [sp, #32]
 80046b6:	3316      	adds	r3, #22
 80046b8:	db0b      	blt.n	80046d2 <_strtod_l+0x45a>
 80046ba:	9b07      	ldr	r3, [sp, #28]
 80046bc:	4a57      	ldr	r2, [pc, #348]	; (800481c <_strtod_l+0x5a4>)
 80046be:	1b9e      	subs	r6, r3, r6
 80046c0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80046c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80046c8:	4650      	mov	r0, sl
 80046ca:	4659      	mov	r1, fp
 80046cc:	f7fc f8ce 	bl	800086c <__aeabi_ddiv>
 80046d0:	e7d6      	b.n	8004680 <_strtod_l+0x408>
 80046d2:	9b08      	ldr	r3, [sp, #32]
 80046d4:	eba5 0808 	sub.w	r8, r5, r8
 80046d8:	4498      	add	r8, r3
 80046da:	f1b8 0f00 	cmp.w	r8, #0
 80046de:	dd71      	ble.n	80047c4 <_strtod_l+0x54c>
 80046e0:	f018 030f 	ands.w	r3, r8, #15
 80046e4:	d00a      	beq.n	80046fc <_strtod_l+0x484>
 80046e6:	494d      	ldr	r1, [pc, #308]	; (800481c <_strtod_l+0x5a4>)
 80046e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80046ec:	4652      	mov	r2, sl
 80046ee:	465b      	mov	r3, fp
 80046f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80046f4:	f7fb ff90 	bl	8000618 <__aeabi_dmul>
 80046f8:	4682      	mov	sl, r0
 80046fa:	468b      	mov	fp, r1
 80046fc:	f038 080f 	bics.w	r8, r8, #15
 8004700:	d04d      	beq.n	800479e <_strtod_l+0x526>
 8004702:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8004706:	dd22      	ble.n	800474e <_strtod_l+0x4d6>
 8004708:	2500      	movs	r5, #0
 800470a:	462e      	mov	r6, r5
 800470c:	9509      	str	r5, [sp, #36]	; 0x24
 800470e:	9507      	str	r5, [sp, #28]
 8004710:	2322      	movs	r3, #34	; 0x22
 8004712:	f8df b110 	ldr.w	fp, [pc, #272]	; 8004824 <_strtod_l+0x5ac>
 8004716:	6023      	str	r3, [r4, #0]
 8004718:	f04f 0a00 	mov.w	sl, #0
 800471c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800471e:	2b00      	cmp	r3, #0
 8004720:	f43f adec 	beq.w	80042fc <_strtod_l+0x84>
 8004724:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004726:	4620      	mov	r0, r4
 8004728:	f001 fe92 	bl	8006450 <_Bfree>
 800472c:	9907      	ldr	r1, [sp, #28]
 800472e:	4620      	mov	r0, r4
 8004730:	f001 fe8e 	bl	8006450 <_Bfree>
 8004734:	4631      	mov	r1, r6
 8004736:	4620      	mov	r0, r4
 8004738:	f001 fe8a 	bl	8006450 <_Bfree>
 800473c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800473e:	4620      	mov	r0, r4
 8004740:	f001 fe86 	bl	8006450 <_Bfree>
 8004744:	4629      	mov	r1, r5
 8004746:	4620      	mov	r0, r4
 8004748:	f001 fe82 	bl	8006450 <_Bfree>
 800474c:	e5d6      	b.n	80042fc <_strtod_l+0x84>
 800474e:	2300      	movs	r3, #0
 8004750:	ea4f 1828 	mov.w	r8, r8, asr #4
 8004754:	4650      	mov	r0, sl
 8004756:	4659      	mov	r1, fp
 8004758:	4699      	mov	r9, r3
 800475a:	f1b8 0f01 	cmp.w	r8, #1
 800475e:	dc21      	bgt.n	80047a4 <_strtod_l+0x52c>
 8004760:	b10b      	cbz	r3, 8004766 <_strtod_l+0x4ee>
 8004762:	4682      	mov	sl, r0
 8004764:	468b      	mov	fp, r1
 8004766:	4b2e      	ldr	r3, [pc, #184]	; (8004820 <_strtod_l+0x5a8>)
 8004768:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800476c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8004770:	4652      	mov	r2, sl
 8004772:	465b      	mov	r3, fp
 8004774:	e9d9 0100 	ldrd	r0, r1, [r9]
 8004778:	f7fb ff4e 	bl	8000618 <__aeabi_dmul>
 800477c:	4b29      	ldr	r3, [pc, #164]	; (8004824 <_strtod_l+0x5ac>)
 800477e:	460a      	mov	r2, r1
 8004780:	400b      	ands	r3, r1
 8004782:	4929      	ldr	r1, [pc, #164]	; (8004828 <_strtod_l+0x5b0>)
 8004784:	428b      	cmp	r3, r1
 8004786:	4682      	mov	sl, r0
 8004788:	d8be      	bhi.n	8004708 <_strtod_l+0x490>
 800478a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800478e:	428b      	cmp	r3, r1
 8004790:	bf86      	itte	hi
 8004792:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800482c <_strtod_l+0x5b4>
 8004796:	f04f 3aff 	movhi.w	sl, #4294967295
 800479a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800479e:	2300      	movs	r3, #0
 80047a0:	9304      	str	r3, [sp, #16]
 80047a2:	e081      	b.n	80048a8 <_strtod_l+0x630>
 80047a4:	f018 0f01 	tst.w	r8, #1
 80047a8:	d007      	beq.n	80047ba <_strtod_l+0x542>
 80047aa:	4b1d      	ldr	r3, [pc, #116]	; (8004820 <_strtod_l+0x5a8>)
 80047ac:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80047b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047b4:	f7fb ff30 	bl	8000618 <__aeabi_dmul>
 80047b8:	2301      	movs	r3, #1
 80047ba:	f109 0901 	add.w	r9, r9, #1
 80047be:	ea4f 0868 	mov.w	r8, r8, asr #1
 80047c2:	e7ca      	b.n	800475a <_strtod_l+0x4e2>
 80047c4:	d0eb      	beq.n	800479e <_strtod_l+0x526>
 80047c6:	f1c8 0800 	rsb	r8, r8, #0
 80047ca:	f018 020f 	ands.w	r2, r8, #15
 80047ce:	d00a      	beq.n	80047e6 <_strtod_l+0x56e>
 80047d0:	4b12      	ldr	r3, [pc, #72]	; (800481c <_strtod_l+0x5a4>)
 80047d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80047d6:	4650      	mov	r0, sl
 80047d8:	4659      	mov	r1, fp
 80047da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047de:	f7fc f845 	bl	800086c <__aeabi_ddiv>
 80047e2:	4682      	mov	sl, r0
 80047e4:	468b      	mov	fp, r1
 80047e6:	ea5f 1828 	movs.w	r8, r8, asr #4
 80047ea:	d0d8      	beq.n	800479e <_strtod_l+0x526>
 80047ec:	f1b8 0f1f 	cmp.w	r8, #31
 80047f0:	dd1e      	ble.n	8004830 <_strtod_l+0x5b8>
 80047f2:	2500      	movs	r5, #0
 80047f4:	462e      	mov	r6, r5
 80047f6:	9509      	str	r5, [sp, #36]	; 0x24
 80047f8:	9507      	str	r5, [sp, #28]
 80047fa:	2322      	movs	r3, #34	; 0x22
 80047fc:	f04f 0a00 	mov.w	sl, #0
 8004800:	f04f 0b00 	mov.w	fp, #0
 8004804:	6023      	str	r3, [r4, #0]
 8004806:	e789      	b.n	800471c <_strtod_l+0x4a4>
 8004808:	08008df9 	.word	0x08008df9
 800480c:	08008e3c 	.word	0x08008e3c
 8004810:	08008df1 	.word	0x08008df1
 8004814:	08008f7c 	.word	0x08008f7c
 8004818:	08009238 	.word	0x08009238
 800481c:	08009118 	.word	0x08009118
 8004820:	080090f0 	.word	0x080090f0
 8004824:	7ff00000 	.word	0x7ff00000
 8004828:	7ca00000 	.word	0x7ca00000
 800482c:	7fefffff 	.word	0x7fefffff
 8004830:	f018 0310 	ands.w	r3, r8, #16
 8004834:	bf18      	it	ne
 8004836:	236a      	movne	r3, #106	; 0x6a
 8004838:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8004bf0 <_strtod_l+0x978>
 800483c:	9304      	str	r3, [sp, #16]
 800483e:	4650      	mov	r0, sl
 8004840:	4659      	mov	r1, fp
 8004842:	2300      	movs	r3, #0
 8004844:	f018 0f01 	tst.w	r8, #1
 8004848:	d004      	beq.n	8004854 <_strtod_l+0x5dc>
 800484a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800484e:	f7fb fee3 	bl	8000618 <__aeabi_dmul>
 8004852:	2301      	movs	r3, #1
 8004854:	ea5f 0868 	movs.w	r8, r8, asr #1
 8004858:	f109 0908 	add.w	r9, r9, #8
 800485c:	d1f2      	bne.n	8004844 <_strtod_l+0x5cc>
 800485e:	b10b      	cbz	r3, 8004864 <_strtod_l+0x5ec>
 8004860:	4682      	mov	sl, r0
 8004862:	468b      	mov	fp, r1
 8004864:	9b04      	ldr	r3, [sp, #16]
 8004866:	b1bb      	cbz	r3, 8004898 <_strtod_l+0x620>
 8004868:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800486c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004870:	2b00      	cmp	r3, #0
 8004872:	4659      	mov	r1, fp
 8004874:	dd10      	ble.n	8004898 <_strtod_l+0x620>
 8004876:	2b1f      	cmp	r3, #31
 8004878:	f340 8128 	ble.w	8004acc <_strtod_l+0x854>
 800487c:	2b34      	cmp	r3, #52	; 0x34
 800487e:	bfde      	ittt	le
 8004880:	3b20      	suble	r3, #32
 8004882:	f04f 32ff 	movle.w	r2, #4294967295
 8004886:	fa02 f303 	lslle.w	r3, r2, r3
 800488a:	f04f 0a00 	mov.w	sl, #0
 800488e:	bfcc      	ite	gt
 8004890:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8004894:	ea03 0b01 	andle.w	fp, r3, r1
 8004898:	2200      	movs	r2, #0
 800489a:	2300      	movs	r3, #0
 800489c:	4650      	mov	r0, sl
 800489e:	4659      	mov	r1, fp
 80048a0:	f7fc f922 	bl	8000ae8 <__aeabi_dcmpeq>
 80048a4:	2800      	cmp	r0, #0
 80048a6:	d1a4      	bne.n	80047f2 <_strtod_l+0x57a>
 80048a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048aa:	9300      	str	r3, [sp, #0]
 80048ac:	990a      	ldr	r1, [sp, #40]	; 0x28
 80048ae:	462b      	mov	r3, r5
 80048b0:	463a      	mov	r2, r7
 80048b2:	4620      	mov	r0, r4
 80048b4:	f001 fe38 	bl	8006528 <__s2b>
 80048b8:	9009      	str	r0, [sp, #36]	; 0x24
 80048ba:	2800      	cmp	r0, #0
 80048bc:	f43f af24 	beq.w	8004708 <_strtod_l+0x490>
 80048c0:	9b07      	ldr	r3, [sp, #28]
 80048c2:	1b9e      	subs	r6, r3, r6
 80048c4:	9b08      	ldr	r3, [sp, #32]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	bfb4      	ite	lt
 80048ca:	4633      	movlt	r3, r6
 80048cc:	2300      	movge	r3, #0
 80048ce:	9310      	str	r3, [sp, #64]	; 0x40
 80048d0:	9b08      	ldr	r3, [sp, #32]
 80048d2:	2500      	movs	r5, #0
 80048d4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80048d8:	9318      	str	r3, [sp, #96]	; 0x60
 80048da:	462e      	mov	r6, r5
 80048dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048de:	4620      	mov	r0, r4
 80048e0:	6859      	ldr	r1, [r3, #4]
 80048e2:	f001 fd75 	bl	80063d0 <_Balloc>
 80048e6:	9007      	str	r0, [sp, #28]
 80048e8:	2800      	cmp	r0, #0
 80048ea:	f43f af11 	beq.w	8004710 <_strtod_l+0x498>
 80048ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048f0:	691a      	ldr	r2, [r3, #16]
 80048f2:	3202      	adds	r2, #2
 80048f4:	f103 010c 	add.w	r1, r3, #12
 80048f8:	0092      	lsls	r2, r2, #2
 80048fa:	300c      	adds	r0, #12
 80048fc:	f001 fd5a 	bl	80063b4 <memcpy>
 8004900:	ec4b ab10 	vmov	d0, sl, fp
 8004904:	aa20      	add	r2, sp, #128	; 0x80
 8004906:	a91f      	add	r1, sp, #124	; 0x7c
 8004908:	4620      	mov	r0, r4
 800490a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800490e:	f002 f947 	bl	8006ba0 <__d2b>
 8004912:	901e      	str	r0, [sp, #120]	; 0x78
 8004914:	2800      	cmp	r0, #0
 8004916:	f43f aefb 	beq.w	8004710 <_strtod_l+0x498>
 800491a:	2101      	movs	r1, #1
 800491c:	4620      	mov	r0, r4
 800491e:	f001 fe9d 	bl	800665c <__i2b>
 8004922:	4606      	mov	r6, r0
 8004924:	2800      	cmp	r0, #0
 8004926:	f43f aef3 	beq.w	8004710 <_strtod_l+0x498>
 800492a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800492c:	9904      	ldr	r1, [sp, #16]
 800492e:	2b00      	cmp	r3, #0
 8004930:	bfab      	itete	ge
 8004932:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8004934:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8004936:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8004938:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800493c:	bfac      	ite	ge
 800493e:	eb03 0902 	addge.w	r9, r3, r2
 8004942:	1ad7      	sublt	r7, r2, r3
 8004944:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004946:	eba3 0801 	sub.w	r8, r3, r1
 800494a:	4490      	add	r8, r2
 800494c:	4ba3      	ldr	r3, [pc, #652]	; (8004bdc <_strtod_l+0x964>)
 800494e:	f108 38ff 	add.w	r8, r8, #4294967295
 8004952:	4598      	cmp	r8, r3
 8004954:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004958:	f280 80cc 	bge.w	8004af4 <_strtod_l+0x87c>
 800495c:	eba3 0308 	sub.w	r3, r3, r8
 8004960:	2b1f      	cmp	r3, #31
 8004962:	eba2 0203 	sub.w	r2, r2, r3
 8004966:	f04f 0101 	mov.w	r1, #1
 800496a:	f300 80b6 	bgt.w	8004ada <_strtod_l+0x862>
 800496e:	fa01 f303 	lsl.w	r3, r1, r3
 8004972:	9311      	str	r3, [sp, #68]	; 0x44
 8004974:	2300      	movs	r3, #0
 8004976:	930c      	str	r3, [sp, #48]	; 0x30
 8004978:	eb09 0802 	add.w	r8, r9, r2
 800497c:	9b04      	ldr	r3, [sp, #16]
 800497e:	45c1      	cmp	r9, r8
 8004980:	4417      	add	r7, r2
 8004982:	441f      	add	r7, r3
 8004984:	464b      	mov	r3, r9
 8004986:	bfa8      	it	ge
 8004988:	4643      	movge	r3, r8
 800498a:	42bb      	cmp	r3, r7
 800498c:	bfa8      	it	ge
 800498e:	463b      	movge	r3, r7
 8004990:	2b00      	cmp	r3, #0
 8004992:	bfc2      	ittt	gt
 8004994:	eba8 0803 	subgt.w	r8, r8, r3
 8004998:	1aff      	subgt	r7, r7, r3
 800499a:	eba9 0903 	subgt.w	r9, r9, r3
 800499e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	dd17      	ble.n	80049d4 <_strtod_l+0x75c>
 80049a4:	4631      	mov	r1, r6
 80049a6:	461a      	mov	r2, r3
 80049a8:	4620      	mov	r0, r4
 80049aa:	f001 ff13 	bl	80067d4 <__pow5mult>
 80049ae:	4606      	mov	r6, r0
 80049b0:	2800      	cmp	r0, #0
 80049b2:	f43f aead 	beq.w	8004710 <_strtod_l+0x498>
 80049b6:	4601      	mov	r1, r0
 80049b8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80049ba:	4620      	mov	r0, r4
 80049bc:	f001 fe64 	bl	8006688 <__multiply>
 80049c0:	900f      	str	r0, [sp, #60]	; 0x3c
 80049c2:	2800      	cmp	r0, #0
 80049c4:	f43f aea4 	beq.w	8004710 <_strtod_l+0x498>
 80049c8:	991e      	ldr	r1, [sp, #120]	; 0x78
 80049ca:	4620      	mov	r0, r4
 80049cc:	f001 fd40 	bl	8006450 <_Bfree>
 80049d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80049d2:	931e      	str	r3, [sp, #120]	; 0x78
 80049d4:	f1b8 0f00 	cmp.w	r8, #0
 80049d8:	f300 8091 	bgt.w	8004afe <_strtod_l+0x886>
 80049dc:	9b08      	ldr	r3, [sp, #32]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	dd08      	ble.n	80049f4 <_strtod_l+0x77c>
 80049e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80049e4:	9907      	ldr	r1, [sp, #28]
 80049e6:	4620      	mov	r0, r4
 80049e8:	f001 fef4 	bl	80067d4 <__pow5mult>
 80049ec:	9007      	str	r0, [sp, #28]
 80049ee:	2800      	cmp	r0, #0
 80049f0:	f43f ae8e 	beq.w	8004710 <_strtod_l+0x498>
 80049f4:	2f00      	cmp	r7, #0
 80049f6:	dd08      	ble.n	8004a0a <_strtod_l+0x792>
 80049f8:	9907      	ldr	r1, [sp, #28]
 80049fa:	463a      	mov	r2, r7
 80049fc:	4620      	mov	r0, r4
 80049fe:	f001 ff43 	bl	8006888 <__lshift>
 8004a02:	9007      	str	r0, [sp, #28]
 8004a04:	2800      	cmp	r0, #0
 8004a06:	f43f ae83 	beq.w	8004710 <_strtod_l+0x498>
 8004a0a:	f1b9 0f00 	cmp.w	r9, #0
 8004a0e:	dd08      	ble.n	8004a22 <_strtod_l+0x7aa>
 8004a10:	4631      	mov	r1, r6
 8004a12:	464a      	mov	r2, r9
 8004a14:	4620      	mov	r0, r4
 8004a16:	f001 ff37 	bl	8006888 <__lshift>
 8004a1a:	4606      	mov	r6, r0
 8004a1c:	2800      	cmp	r0, #0
 8004a1e:	f43f ae77 	beq.w	8004710 <_strtod_l+0x498>
 8004a22:	9a07      	ldr	r2, [sp, #28]
 8004a24:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004a26:	4620      	mov	r0, r4
 8004a28:	f001 ffb6 	bl	8006998 <__mdiff>
 8004a2c:	4605      	mov	r5, r0
 8004a2e:	2800      	cmp	r0, #0
 8004a30:	f43f ae6e 	beq.w	8004710 <_strtod_l+0x498>
 8004a34:	68c3      	ldr	r3, [r0, #12]
 8004a36:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a38:	2300      	movs	r3, #0
 8004a3a:	60c3      	str	r3, [r0, #12]
 8004a3c:	4631      	mov	r1, r6
 8004a3e:	f001 ff8f 	bl	8006960 <__mcmp>
 8004a42:	2800      	cmp	r0, #0
 8004a44:	da65      	bge.n	8004b12 <_strtod_l+0x89a>
 8004a46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a48:	ea53 030a 	orrs.w	r3, r3, sl
 8004a4c:	f040 8087 	bne.w	8004b5e <_strtod_l+0x8e6>
 8004a50:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f040 8082 	bne.w	8004b5e <_strtod_l+0x8e6>
 8004a5a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004a5e:	0d1b      	lsrs	r3, r3, #20
 8004a60:	051b      	lsls	r3, r3, #20
 8004a62:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004a66:	d97a      	bls.n	8004b5e <_strtod_l+0x8e6>
 8004a68:	696b      	ldr	r3, [r5, #20]
 8004a6a:	b913      	cbnz	r3, 8004a72 <_strtod_l+0x7fa>
 8004a6c:	692b      	ldr	r3, [r5, #16]
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	dd75      	ble.n	8004b5e <_strtod_l+0x8e6>
 8004a72:	4629      	mov	r1, r5
 8004a74:	2201      	movs	r2, #1
 8004a76:	4620      	mov	r0, r4
 8004a78:	f001 ff06 	bl	8006888 <__lshift>
 8004a7c:	4631      	mov	r1, r6
 8004a7e:	4605      	mov	r5, r0
 8004a80:	f001 ff6e 	bl	8006960 <__mcmp>
 8004a84:	2800      	cmp	r0, #0
 8004a86:	dd6a      	ble.n	8004b5e <_strtod_l+0x8e6>
 8004a88:	9904      	ldr	r1, [sp, #16]
 8004a8a:	4a55      	ldr	r2, [pc, #340]	; (8004be0 <_strtod_l+0x968>)
 8004a8c:	465b      	mov	r3, fp
 8004a8e:	2900      	cmp	r1, #0
 8004a90:	f000 8085 	beq.w	8004b9e <_strtod_l+0x926>
 8004a94:	ea02 010b 	and.w	r1, r2, fp
 8004a98:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004a9c:	dc7f      	bgt.n	8004b9e <_strtod_l+0x926>
 8004a9e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004aa2:	f77f aeaa 	ble.w	80047fa <_strtod_l+0x582>
 8004aa6:	4a4f      	ldr	r2, [pc, #316]	; (8004be4 <_strtod_l+0x96c>)
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8004aae:	4650      	mov	r0, sl
 8004ab0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8004ab4:	4659      	mov	r1, fp
 8004ab6:	f7fb fdaf 	bl	8000618 <__aeabi_dmul>
 8004aba:	460b      	mov	r3, r1
 8004abc:	4303      	orrs	r3, r0
 8004abe:	bf08      	it	eq
 8004ac0:	2322      	moveq	r3, #34	; 0x22
 8004ac2:	4682      	mov	sl, r0
 8004ac4:	468b      	mov	fp, r1
 8004ac6:	bf08      	it	eq
 8004ac8:	6023      	streq	r3, [r4, #0]
 8004aca:	e62b      	b.n	8004724 <_strtod_l+0x4ac>
 8004acc:	f04f 32ff 	mov.w	r2, #4294967295
 8004ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad4:	ea03 0a0a 	and.w	sl, r3, sl
 8004ad8:	e6de      	b.n	8004898 <_strtod_l+0x620>
 8004ada:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8004ade:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8004ae2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8004ae6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8004aea:	fa01 f308 	lsl.w	r3, r1, r8
 8004aee:	930c      	str	r3, [sp, #48]	; 0x30
 8004af0:	9111      	str	r1, [sp, #68]	; 0x44
 8004af2:	e741      	b.n	8004978 <_strtod_l+0x700>
 8004af4:	2300      	movs	r3, #0
 8004af6:	930c      	str	r3, [sp, #48]	; 0x30
 8004af8:	2301      	movs	r3, #1
 8004afa:	9311      	str	r3, [sp, #68]	; 0x44
 8004afc:	e73c      	b.n	8004978 <_strtod_l+0x700>
 8004afe:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004b00:	4642      	mov	r2, r8
 8004b02:	4620      	mov	r0, r4
 8004b04:	f001 fec0 	bl	8006888 <__lshift>
 8004b08:	901e      	str	r0, [sp, #120]	; 0x78
 8004b0a:	2800      	cmp	r0, #0
 8004b0c:	f47f af66 	bne.w	80049dc <_strtod_l+0x764>
 8004b10:	e5fe      	b.n	8004710 <_strtod_l+0x498>
 8004b12:	465f      	mov	r7, fp
 8004b14:	d16e      	bne.n	8004bf4 <_strtod_l+0x97c>
 8004b16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004b18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004b1c:	b342      	cbz	r2, 8004b70 <_strtod_l+0x8f8>
 8004b1e:	4a32      	ldr	r2, [pc, #200]	; (8004be8 <_strtod_l+0x970>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d128      	bne.n	8004b76 <_strtod_l+0x8fe>
 8004b24:	9b04      	ldr	r3, [sp, #16]
 8004b26:	4650      	mov	r0, sl
 8004b28:	b1eb      	cbz	r3, 8004b66 <_strtod_l+0x8ee>
 8004b2a:	4a2d      	ldr	r2, [pc, #180]	; (8004be0 <_strtod_l+0x968>)
 8004b2c:	403a      	ands	r2, r7
 8004b2e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8004b32:	f04f 31ff 	mov.w	r1, #4294967295
 8004b36:	d819      	bhi.n	8004b6c <_strtod_l+0x8f4>
 8004b38:	0d12      	lsrs	r2, r2, #20
 8004b3a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b42:	4298      	cmp	r0, r3
 8004b44:	d117      	bne.n	8004b76 <_strtod_l+0x8fe>
 8004b46:	4b29      	ldr	r3, [pc, #164]	; (8004bec <_strtod_l+0x974>)
 8004b48:	429f      	cmp	r7, r3
 8004b4a:	d102      	bne.n	8004b52 <_strtod_l+0x8da>
 8004b4c:	3001      	adds	r0, #1
 8004b4e:	f43f addf 	beq.w	8004710 <_strtod_l+0x498>
 8004b52:	4b23      	ldr	r3, [pc, #140]	; (8004be0 <_strtod_l+0x968>)
 8004b54:	403b      	ands	r3, r7
 8004b56:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8004b5a:	f04f 0a00 	mov.w	sl, #0
 8004b5e:	9b04      	ldr	r3, [sp, #16]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d1a0      	bne.n	8004aa6 <_strtod_l+0x82e>
 8004b64:	e5de      	b.n	8004724 <_strtod_l+0x4ac>
 8004b66:	f04f 33ff 	mov.w	r3, #4294967295
 8004b6a:	e7ea      	b.n	8004b42 <_strtod_l+0x8ca>
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	e7e8      	b.n	8004b42 <_strtod_l+0x8ca>
 8004b70:	ea53 030a 	orrs.w	r3, r3, sl
 8004b74:	d088      	beq.n	8004a88 <_strtod_l+0x810>
 8004b76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b78:	b1db      	cbz	r3, 8004bb2 <_strtod_l+0x93a>
 8004b7a:	423b      	tst	r3, r7
 8004b7c:	d0ef      	beq.n	8004b5e <_strtod_l+0x8e6>
 8004b7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004b80:	9a04      	ldr	r2, [sp, #16]
 8004b82:	4650      	mov	r0, sl
 8004b84:	4659      	mov	r1, fp
 8004b86:	b1c3      	cbz	r3, 8004bba <_strtod_l+0x942>
 8004b88:	f7ff fb5a 	bl	8004240 <sulp>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	460b      	mov	r3, r1
 8004b90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004b94:	f7fb fb8a 	bl	80002ac <__adddf3>
 8004b98:	4682      	mov	sl, r0
 8004b9a:	468b      	mov	fp, r1
 8004b9c:	e7df      	b.n	8004b5e <_strtod_l+0x8e6>
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004ba4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8004ba8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8004bac:	f04f 3aff 	mov.w	sl, #4294967295
 8004bb0:	e7d5      	b.n	8004b5e <_strtod_l+0x8e6>
 8004bb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004bb4:	ea13 0f0a 	tst.w	r3, sl
 8004bb8:	e7e0      	b.n	8004b7c <_strtod_l+0x904>
 8004bba:	f7ff fb41 	bl	8004240 <sulp>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004bc6:	f7fb fb6f 	bl	80002a8 <__aeabi_dsub>
 8004bca:	2200      	movs	r2, #0
 8004bcc:	2300      	movs	r3, #0
 8004bce:	4682      	mov	sl, r0
 8004bd0:	468b      	mov	fp, r1
 8004bd2:	f7fb ff89 	bl	8000ae8 <__aeabi_dcmpeq>
 8004bd6:	2800      	cmp	r0, #0
 8004bd8:	d0c1      	beq.n	8004b5e <_strtod_l+0x8e6>
 8004bda:	e60e      	b.n	80047fa <_strtod_l+0x582>
 8004bdc:	fffffc02 	.word	0xfffffc02
 8004be0:	7ff00000 	.word	0x7ff00000
 8004be4:	39500000 	.word	0x39500000
 8004be8:	000fffff 	.word	0x000fffff
 8004bec:	7fefffff 	.word	0x7fefffff
 8004bf0:	08008e50 	.word	0x08008e50
 8004bf4:	4631      	mov	r1, r6
 8004bf6:	4628      	mov	r0, r5
 8004bf8:	f002 f82e 	bl	8006c58 <__ratio>
 8004bfc:	ec59 8b10 	vmov	r8, r9, d0
 8004c00:	ee10 0a10 	vmov	r0, s0
 8004c04:	2200      	movs	r2, #0
 8004c06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004c0a:	4649      	mov	r1, r9
 8004c0c:	f7fb ff80 	bl	8000b10 <__aeabi_dcmple>
 8004c10:	2800      	cmp	r0, #0
 8004c12:	d07c      	beq.n	8004d0e <_strtod_l+0xa96>
 8004c14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d04c      	beq.n	8004cb4 <_strtod_l+0xa3c>
 8004c1a:	4b95      	ldr	r3, [pc, #596]	; (8004e70 <_strtod_l+0xbf8>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004c22:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8004e70 <_strtod_l+0xbf8>
 8004c26:	f04f 0800 	mov.w	r8, #0
 8004c2a:	4b92      	ldr	r3, [pc, #584]	; (8004e74 <_strtod_l+0xbfc>)
 8004c2c:	403b      	ands	r3, r7
 8004c2e:	9311      	str	r3, [sp, #68]	; 0x44
 8004c30:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004c32:	4b91      	ldr	r3, [pc, #580]	; (8004e78 <_strtod_l+0xc00>)
 8004c34:	429a      	cmp	r2, r3
 8004c36:	f040 80b2 	bne.w	8004d9e <_strtod_l+0xb26>
 8004c3a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004c3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c42:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8004c46:	ec4b ab10 	vmov	d0, sl, fp
 8004c4a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8004c4e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004c52:	f001 ff29 	bl	8006aa8 <__ulp>
 8004c56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c5a:	ec53 2b10 	vmov	r2, r3, d0
 8004c5e:	f7fb fcdb 	bl	8000618 <__aeabi_dmul>
 8004c62:	4652      	mov	r2, sl
 8004c64:	465b      	mov	r3, fp
 8004c66:	f7fb fb21 	bl	80002ac <__adddf3>
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	4981      	ldr	r1, [pc, #516]	; (8004e74 <_strtod_l+0xbfc>)
 8004c6e:	4a83      	ldr	r2, [pc, #524]	; (8004e7c <_strtod_l+0xc04>)
 8004c70:	4019      	ands	r1, r3
 8004c72:	4291      	cmp	r1, r2
 8004c74:	4682      	mov	sl, r0
 8004c76:	d95e      	bls.n	8004d36 <_strtod_l+0xabe>
 8004c78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c7a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d103      	bne.n	8004c8a <_strtod_l+0xa12>
 8004c82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c84:	3301      	adds	r3, #1
 8004c86:	f43f ad43 	beq.w	8004710 <_strtod_l+0x498>
 8004c8a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8004e88 <_strtod_l+0xc10>
 8004c8e:	f04f 3aff 	mov.w	sl, #4294967295
 8004c92:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004c94:	4620      	mov	r0, r4
 8004c96:	f001 fbdb 	bl	8006450 <_Bfree>
 8004c9a:	9907      	ldr	r1, [sp, #28]
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	f001 fbd7 	bl	8006450 <_Bfree>
 8004ca2:	4631      	mov	r1, r6
 8004ca4:	4620      	mov	r0, r4
 8004ca6:	f001 fbd3 	bl	8006450 <_Bfree>
 8004caa:	4629      	mov	r1, r5
 8004cac:	4620      	mov	r0, r4
 8004cae:	f001 fbcf 	bl	8006450 <_Bfree>
 8004cb2:	e613      	b.n	80048dc <_strtod_l+0x664>
 8004cb4:	f1ba 0f00 	cmp.w	sl, #0
 8004cb8:	d11b      	bne.n	8004cf2 <_strtod_l+0xa7a>
 8004cba:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004cbe:	b9f3      	cbnz	r3, 8004cfe <_strtod_l+0xa86>
 8004cc0:	4b6b      	ldr	r3, [pc, #428]	; (8004e70 <_strtod_l+0xbf8>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	4640      	mov	r0, r8
 8004cc6:	4649      	mov	r1, r9
 8004cc8:	f7fb ff18 	bl	8000afc <__aeabi_dcmplt>
 8004ccc:	b9d0      	cbnz	r0, 8004d04 <_strtod_l+0xa8c>
 8004cce:	4640      	mov	r0, r8
 8004cd0:	4649      	mov	r1, r9
 8004cd2:	4b6b      	ldr	r3, [pc, #428]	; (8004e80 <_strtod_l+0xc08>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f7fb fc9f 	bl	8000618 <__aeabi_dmul>
 8004cda:	4680      	mov	r8, r0
 8004cdc:	4689      	mov	r9, r1
 8004cde:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004ce2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8004ce6:	931b      	str	r3, [sp, #108]	; 0x6c
 8004ce8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8004cec:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004cf0:	e79b      	b.n	8004c2a <_strtod_l+0x9b2>
 8004cf2:	f1ba 0f01 	cmp.w	sl, #1
 8004cf6:	d102      	bne.n	8004cfe <_strtod_l+0xa86>
 8004cf8:	2f00      	cmp	r7, #0
 8004cfa:	f43f ad7e 	beq.w	80047fa <_strtod_l+0x582>
 8004cfe:	4b61      	ldr	r3, [pc, #388]	; (8004e84 <_strtod_l+0xc0c>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	e78c      	b.n	8004c1e <_strtod_l+0x9a6>
 8004d04:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004e80 <_strtod_l+0xc08>
 8004d08:	f04f 0800 	mov.w	r8, #0
 8004d0c:	e7e7      	b.n	8004cde <_strtod_l+0xa66>
 8004d0e:	4b5c      	ldr	r3, [pc, #368]	; (8004e80 <_strtod_l+0xc08>)
 8004d10:	4640      	mov	r0, r8
 8004d12:	4649      	mov	r1, r9
 8004d14:	2200      	movs	r2, #0
 8004d16:	f7fb fc7f 	bl	8000618 <__aeabi_dmul>
 8004d1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d1c:	4680      	mov	r8, r0
 8004d1e:	4689      	mov	r9, r1
 8004d20:	b933      	cbnz	r3, 8004d30 <_strtod_l+0xab8>
 8004d22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004d26:	9012      	str	r0, [sp, #72]	; 0x48
 8004d28:	9313      	str	r3, [sp, #76]	; 0x4c
 8004d2a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8004d2e:	e7dd      	b.n	8004cec <_strtod_l+0xa74>
 8004d30:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8004d34:	e7f9      	b.n	8004d2a <_strtod_l+0xab2>
 8004d36:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8004d3a:	9b04      	ldr	r3, [sp, #16]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1a8      	bne.n	8004c92 <_strtod_l+0xa1a>
 8004d40:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004d44:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004d46:	0d1b      	lsrs	r3, r3, #20
 8004d48:	051b      	lsls	r3, r3, #20
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d1a1      	bne.n	8004c92 <_strtod_l+0xa1a>
 8004d4e:	4640      	mov	r0, r8
 8004d50:	4649      	mov	r1, r9
 8004d52:	f7fb ffc1 	bl	8000cd8 <__aeabi_d2lz>
 8004d56:	f7fb fc31 	bl	80005bc <__aeabi_l2d>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	4640      	mov	r0, r8
 8004d60:	4649      	mov	r1, r9
 8004d62:	f7fb faa1 	bl	80002a8 <__aeabi_dsub>
 8004d66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004d68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004d6c:	ea43 030a 	orr.w	r3, r3, sl
 8004d70:	4313      	orrs	r3, r2
 8004d72:	4680      	mov	r8, r0
 8004d74:	4689      	mov	r9, r1
 8004d76:	d053      	beq.n	8004e20 <_strtod_l+0xba8>
 8004d78:	a335      	add	r3, pc, #212	; (adr r3, 8004e50 <_strtod_l+0xbd8>)
 8004d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d7e:	f7fb febd 	bl	8000afc <__aeabi_dcmplt>
 8004d82:	2800      	cmp	r0, #0
 8004d84:	f47f acce 	bne.w	8004724 <_strtod_l+0x4ac>
 8004d88:	a333      	add	r3, pc, #204	; (adr r3, 8004e58 <_strtod_l+0xbe0>)
 8004d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8e:	4640      	mov	r0, r8
 8004d90:	4649      	mov	r1, r9
 8004d92:	f7fb fed1 	bl	8000b38 <__aeabi_dcmpgt>
 8004d96:	2800      	cmp	r0, #0
 8004d98:	f43f af7b 	beq.w	8004c92 <_strtod_l+0xa1a>
 8004d9c:	e4c2      	b.n	8004724 <_strtod_l+0x4ac>
 8004d9e:	9b04      	ldr	r3, [sp, #16]
 8004da0:	b333      	cbz	r3, 8004df0 <_strtod_l+0xb78>
 8004da2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004da4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004da8:	d822      	bhi.n	8004df0 <_strtod_l+0xb78>
 8004daa:	a32d      	add	r3, pc, #180	; (adr r3, 8004e60 <_strtod_l+0xbe8>)
 8004dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db0:	4640      	mov	r0, r8
 8004db2:	4649      	mov	r1, r9
 8004db4:	f7fb feac 	bl	8000b10 <__aeabi_dcmple>
 8004db8:	b1a0      	cbz	r0, 8004de4 <_strtod_l+0xb6c>
 8004dba:	4649      	mov	r1, r9
 8004dbc:	4640      	mov	r0, r8
 8004dbe:	f7fb ff03 	bl	8000bc8 <__aeabi_d2uiz>
 8004dc2:	2801      	cmp	r0, #1
 8004dc4:	bf38      	it	cc
 8004dc6:	2001      	movcc	r0, #1
 8004dc8:	f7fb fbac 	bl	8000524 <__aeabi_ui2d>
 8004dcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004dce:	4680      	mov	r8, r0
 8004dd0:	4689      	mov	r9, r1
 8004dd2:	bb13      	cbnz	r3, 8004e1a <_strtod_l+0xba2>
 8004dd4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004dd8:	9014      	str	r0, [sp, #80]	; 0x50
 8004dda:	9315      	str	r3, [sp, #84]	; 0x54
 8004ddc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8004de0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004de4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004de6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004de8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8004dec:	1a9b      	subs	r3, r3, r2
 8004dee:	930d      	str	r3, [sp, #52]	; 0x34
 8004df0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004df4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8004df8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004dfc:	f001 fe54 	bl	8006aa8 <__ulp>
 8004e00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004e04:	ec53 2b10 	vmov	r2, r3, d0
 8004e08:	f7fb fc06 	bl	8000618 <__aeabi_dmul>
 8004e0c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004e10:	f7fb fa4c 	bl	80002ac <__adddf3>
 8004e14:	4682      	mov	sl, r0
 8004e16:	468b      	mov	fp, r1
 8004e18:	e78f      	b.n	8004d3a <_strtod_l+0xac2>
 8004e1a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8004e1e:	e7dd      	b.n	8004ddc <_strtod_l+0xb64>
 8004e20:	a311      	add	r3, pc, #68	; (adr r3, 8004e68 <_strtod_l+0xbf0>)
 8004e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e26:	f7fb fe69 	bl	8000afc <__aeabi_dcmplt>
 8004e2a:	e7b4      	b.n	8004d96 <_strtod_l+0xb1e>
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	930e      	str	r3, [sp, #56]	; 0x38
 8004e30:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004e32:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e34:	6013      	str	r3, [r2, #0]
 8004e36:	f7ff ba65 	b.w	8004304 <_strtod_l+0x8c>
 8004e3a:	2b65      	cmp	r3, #101	; 0x65
 8004e3c:	f43f ab5d 	beq.w	80044fa <_strtod_l+0x282>
 8004e40:	2b45      	cmp	r3, #69	; 0x45
 8004e42:	f43f ab5a 	beq.w	80044fa <_strtod_l+0x282>
 8004e46:	2201      	movs	r2, #1
 8004e48:	f7ff bb92 	b.w	8004570 <_strtod_l+0x2f8>
 8004e4c:	f3af 8000 	nop.w
 8004e50:	94a03595 	.word	0x94a03595
 8004e54:	3fdfffff 	.word	0x3fdfffff
 8004e58:	35afe535 	.word	0x35afe535
 8004e5c:	3fe00000 	.word	0x3fe00000
 8004e60:	ffc00000 	.word	0xffc00000
 8004e64:	41dfffff 	.word	0x41dfffff
 8004e68:	94a03595 	.word	0x94a03595
 8004e6c:	3fcfffff 	.word	0x3fcfffff
 8004e70:	3ff00000 	.word	0x3ff00000
 8004e74:	7ff00000 	.word	0x7ff00000
 8004e78:	7fe00000 	.word	0x7fe00000
 8004e7c:	7c9fffff 	.word	0x7c9fffff
 8004e80:	3fe00000 	.word	0x3fe00000
 8004e84:	bff00000 	.word	0xbff00000
 8004e88:	7fefffff 	.word	0x7fefffff

08004e8c <_strtod_r>:
 8004e8c:	4b01      	ldr	r3, [pc, #4]	; (8004e94 <_strtod_r+0x8>)
 8004e8e:	f7ff b9f3 	b.w	8004278 <_strtod_l>
 8004e92:	bf00      	nop
 8004e94:	20000078 	.word	0x20000078

08004e98 <_strtol_l.isra.0>:
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e9e:	d001      	beq.n	8004ea4 <_strtol_l.isra.0+0xc>
 8004ea0:	2b24      	cmp	r3, #36	; 0x24
 8004ea2:	d906      	bls.n	8004eb2 <_strtol_l.isra.0+0x1a>
 8004ea4:	f7fe fafa 	bl	800349c <__errno>
 8004ea8:	2316      	movs	r3, #22
 8004eaa:	6003      	str	r3, [r0, #0]
 8004eac:	2000      	movs	r0, #0
 8004eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eb2:	4f3a      	ldr	r7, [pc, #232]	; (8004f9c <_strtol_l.isra.0+0x104>)
 8004eb4:	468e      	mov	lr, r1
 8004eb6:	4676      	mov	r6, lr
 8004eb8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8004ebc:	5de5      	ldrb	r5, [r4, r7]
 8004ebe:	f015 0508 	ands.w	r5, r5, #8
 8004ec2:	d1f8      	bne.n	8004eb6 <_strtol_l.isra.0+0x1e>
 8004ec4:	2c2d      	cmp	r4, #45	; 0x2d
 8004ec6:	d134      	bne.n	8004f32 <_strtol_l.isra.0+0x9a>
 8004ec8:	f89e 4000 	ldrb.w	r4, [lr]
 8004ecc:	f04f 0801 	mov.w	r8, #1
 8004ed0:	f106 0e02 	add.w	lr, r6, #2
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d05c      	beq.n	8004f92 <_strtol_l.isra.0+0xfa>
 8004ed8:	2b10      	cmp	r3, #16
 8004eda:	d10c      	bne.n	8004ef6 <_strtol_l.isra.0+0x5e>
 8004edc:	2c30      	cmp	r4, #48	; 0x30
 8004ede:	d10a      	bne.n	8004ef6 <_strtol_l.isra.0+0x5e>
 8004ee0:	f89e 4000 	ldrb.w	r4, [lr]
 8004ee4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8004ee8:	2c58      	cmp	r4, #88	; 0x58
 8004eea:	d14d      	bne.n	8004f88 <_strtol_l.isra.0+0xf0>
 8004eec:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8004ef0:	2310      	movs	r3, #16
 8004ef2:	f10e 0e02 	add.w	lr, lr, #2
 8004ef6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8004efa:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004efe:	2600      	movs	r6, #0
 8004f00:	fbbc f9f3 	udiv	r9, ip, r3
 8004f04:	4635      	mov	r5, r6
 8004f06:	fb03 ca19 	mls	sl, r3, r9, ip
 8004f0a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8004f0e:	2f09      	cmp	r7, #9
 8004f10:	d818      	bhi.n	8004f44 <_strtol_l.isra.0+0xac>
 8004f12:	463c      	mov	r4, r7
 8004f14:	42a3      	cmp	r3, r4
 8004f16:	dd24      	ble.n	8004f62 <_strtol_l.isra.0+0xca>
 8004f18:	2e00      	cmp	r6, #0
 8004f1a:	db1f      	blt.n	8004f5c <_strtol_l.isra.0+0xc4>
 8004f1c:	45a9      	cmp	r9, r5
 8004f1e:	d31d      	bcc.n	8004f5c <_strtol_l.isra.0+0xc4>
 8004f20:	d101      	bne.n	8004f26 <_strtol_l.isra.0+0x8e>
 8004f22:	45a2      	cmp	sl, r4
 8004f24:	db1a      	blt.n	8004f5c <_strtol_l.isra.0+0xc4>
 8004f26:	fb05 4503 	mla	r5, r5, r3, r4
 8004f2a:	2601      	movs	r6, #1
 8004f2c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8004f30:	e7eb      	b.n	8004f0a <_strtol_l.isra.0+0x72>
 8004f32:	2c2b      	cmp	r4, #43	; 0x2b
 8004f34:	bf08      	it	eq
 8004f36:	f89e 4000 	ldrbeq.w	r4, [lr]
 8004f3a:	46a8      	mov	r8, r5
 8004f3c:	bf08      	it	eq
 8004f3e:	f106 0e02 	addeq.w	lr, r6, #2
 8004f42:	e7c7      	b.n	8004ed4 <_strtol_l.isra.0+0x3c>
 8004f44:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8004f48:	2f19      	cmp	r7, #25
 8004f4a:	d801      	bhi.n	8004f50 <_strtol_l.isra.0+0xb8>
 8004f4c:	3c37      	subs	r4, #55	; 0x37
 8004f4e:	e7e1      	b.n	8004f14 <_strtol_l.isra.0+0x7c>
 8004f50:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8004f54:	2f19      	cmp	r7, #25
 8004f56:	d804      	bhi.n	8004f62 <_strtol_l.isra.0+0xca>
 8004f58:	3c57      	subs	r4, #87	; 0x57
 8004f5a:	e7db      	b.n	8004f14 <_strtol_l.isra.0+0x7c>
 8004f5c:	f04f 36ff 	mov.w	r6, #4294967295
 8004f60:	e7e4      	b.n	8004f2c <_strtol_l.isra.0+0x94>
 8004f62:	2e00      	cmp	r6, #0
 8004f64:	da05      	bge.n	8004f72 <_strtol_l.isra.0+0xda>
 8004f66:	2322      	movs	r3, #34	; 0x22
 8004f68:	6003      	str	r3, [r0, #0]
 8004f6a:	4665      	mov	r5, ip
 8004f6c:	b942      	cbnz	r2, 8004f80 <_strtol_l.isra.0+0xe8>
 8004f6e:	4628      	mov	r0, r5
 8004f70:	e79d      	b.n	8004eae <_strtol_l.isra.0+0x16>
 8004f72:	f1b8 0f00 	cmp.w	r8, #0
 8004f76:	d000      	beq.n	8004f7a <_strtol_l.isra.0+0xe2>
 8004f78:	426d      	negs	r5, r5
 8004f7a:	2a00      	cmp	r2, #0
 8004f7c:	d0f7      	beq.n	8004f6e <_strtol_l.isra.0+0xd6>
 8004f7e:	b10e      	cbz	r6, 8004f84 <_strtol_l.isra.0+0xec>
 8004f80:	f10e 31ff 	add.w	r1, lr, #4294967295
 8004f84:	6011      	str	r1, [r2, #0]
 8004f86:	e7f2      	b.n	8004f6e <_strtol_l.isra.0+0xd6>
 8004f88:	2430      	movs	r4, #48	; 0x30
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d1b3      	bne.n	8004ef6 <_strtol_l.isra.0+0x5e>
 8004f8e:	2308      	movs	r3, #8
 8004f90:	e7b1      	b.n	8004ef6 <_strtol_l.isra.0+0x5e>
 8004f92:	2c30      	cmp	r4, #48	; 0x30
 8004f94:	d0a4      	beq.n	8004ee0 <_strtol_l.isra.0+0x48>
 8004f96:	230a      	movs	r3, #10
 8004f98:	e7ad      	b.n	8004ef6 <_strtol_l.isra.0+0x5e>
 8004f9a:	bf00      	nop
 8004f9c:	08008e79 	.word	0x08008e79

08004fa0 <_strtol_r>:
 8004fa0:	f7ff bf7a 	b.w	8004e98 <_strtol_l.isra.0>

08004fa4 <quorem>:
 8004fa4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fa8:	6903      	ldr	r3, [r0, #16]
 8004faa:	690c      	ldr	r4, [r1, #16]
 8004fac:	42a3      	cmp	r3, r4
 8004fae:	4607      	mov	r7, r0
 8004fb0:	f2c0 8081 	blt.w	80050b6 <quorem+0x112>
 8004fb4:	3c01      	subs	r4, #1
 8004fb6:	f101 0814 	add.w	r8, r1, #20
 8004fba:	f100 0514 	add.w	r5, r0, #20
 8004fbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004fc2:	9301      	str	r3, [sp, #4]
 8004fc4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004fc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004fcc:	3301      	adds	r3, #1
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004fd4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004fd8:	fbb2 f6f3 	udiv	r6, r2, r3
 8004fdc:	d331      	bcc.n	8005042 <quorem+0x9e>
 8004fde:	f04f 0e00 	mov.w	lr, #0
 8004fe2:	4640      	mov	r0, r8
 8004fe4:	46ac      	mov	ip, r5
 8004fe6:	46f2      	mov	sl, lr
 8004fe8:	f850 2b04 	ldr.w	r2, [r0], #4
 8004fec:	b293      	uxth	r3, r2
 8004fee:	fb06 e303 	mla	r3, r6, r3, lr
 8004ff2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	ebaa 0303 	sub.w	r3, sl, r3
 8004ffc:	0c12      	lsrs	r2, r2, #16
 8004ffe:	f8dc a000 	ldr.w	sl, [ip]
 8005002:	fb06 e202 	mla	r2, r6, r2, lr
 8005006:	fa13 f38a 	uxtah	r3, r3, sl
 800500a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800500e:	fa1f fa82 	uxth.w	sl, r2
 8005012:	f8dc 2000 	ldr.w	r2, [ip]
 8005016:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800501a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800501e:	b29b      	uxth	r3, r3
 8005020:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005024:	4581      	cmp	r9, r0
 8005026:	f84c 3b04 	str.w	r3, [ip], #4
 800502a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800502e:	d2db      	bcs.n	8004fe8 <quorem+0x44>
 8005030:	f855 300b 	ldr.w	r3, [r5, fp]
 8005034:	b92b      	cbnz	r3, 8005042 <quorem+0x9e>
 8005036:	9b01      	ldr	r3, [sp, #4]
 8005038:	3b04      	subs	r3, #4
 800503a:	429d      	cmp	r5, r3
 800503c:	461a      	mov	r2, r3
 800503e:	d32e      	bcc.n	800509e <quorem+0xfa>
 8005040:	613c      	str	r4, [r7, #16]
 8005042:	4638      	mov	r0, r7
 8005044:	f001 fc8c 	bl	8006960 <__mcmp>
 8005048:	2800      	cmp	r0, #0
 800504a:	db24      	blt.n	8005096 <quorem+0xf2>
 800504c:	3601      	adds	r6, #1
 800504e:	4628      	mov	r0, r5
 8005050:	f04f 0c00 	mov.w	ip, #0
 8005054:	f858 2b04 	ldr.w	r2, [r8], #4
 8005058:	f8d0 e000 	ldr.w	lr, [r0]
 800505c:	b293      	uxth	r3, r2
 800505e:	ebac 0303 	sub.w	r3, ip, r3
 8005062:	0c12      	lsrs	r2, r2, #16
 8005064:	fa13 f38e 	uxtah	r3, r3, lr
 8005068:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800506c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005070:	b29b      	uxth	r3, r3
 8005072:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005076:	45c1      	cmp	r9, r8
 8005078:	f840 3b04 	str.w	r3, [r0], #4
 800507c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005080:	d2e8      	bcs.n	8005054 <quorem+0xb0>
 8005082:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005086:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800508a:	b922      	cbnz	r2, 8005096 <quorem+0xf2>
 800508c:	3b04      	subs	r3, #4
 800508e:	429d      	cmp	r5, r3
 8005090:	461a      	mov	r2, r3
 8005092:	d30a      	bcc.n	80050aa <quorem+0x106>
 8005094:	613c      	str	r4, [r7, #16]
 8005096:	4630      	mov	r0, r6
 8005098:	b003      	add	sp, #12
 800509a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800509e:	6812      	ldr	r2, [r2, #0]
 80050a0:	3b04      	subs	r3, #4
 80050a2:	2a00      	cmp	r2, #0
 80050a4:	d1cc      	bne.n	8005040 <quorem+0x9c>
 80050a6:	3c01      	subs	r4, #1
 80050a8:	e7c7      	b.n	800503a <quorem+0x96>
 80050aa:	6812      	ldr	r2, [r2, #0]
 80050ac:	3b04      	subs	r3, #4
 80050ae:	2a00      	cmp	r2, #0
 80050b0:	d1f0      	bne.n	8005094 <quorem+0xf0>
 80050b2:	3c01      	subs	r4, #1
 80050b4:	e7eb      	b.n	800508e <quorem+0xea>
 80050b6:	2000      	movs	r0, #0
 80050b8:	e7ee      	b.n	8005098 <quorem+0xf4>
 80050ba:	0000      	movs	r0, r0
 80050bc:	0000      	movs	r0, r0
	...

080050c0 <_dtoa_r>:
 80050c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050c4:	ed2d 8b02 	vpush	{d8}
 80050c8:	ec57 6b10 	vmov	r6, r7, d0
 80050cc:	b095      	sub	sp, #84	; 0x54
 80050ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80050d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80050d4:	9105      	str	r1, [sp, #20]
 80050d6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80050da:	4604      	mov	r4, r0
 80050dc:	9209      	str	r2, [sp, #36]	; 0x24
 80050de:	930f      	str	r3, [sp, #60]	; 0x3c
 80050e0:	b975      	cbnz	r5, 8005100 <_dtoa_r+0x40>
 80050e2:	2010      	movs	r0, #16
 80050e4:	f001 f94c 	bl	8006380 <malloc>
 80050e8:	4602      	mov	r2, r0
 80050ea:	6260      	str	r0, [r4, #36]	; 0x24
 80050ec:	b920      	cbnz	r0, 80050f8 <_dtoa_r+0x38>
 80050ee:	4bb2      	ldr	r3, [pc, #712]	; (80053b8 <_dtoa_r+0x2f8>)
 80050f0:	21ea      	movs	r1, #234	; 0xea
 80050f2:	48b2      	ldr	r0, [pc, #712]	; (80053bc <_dtoa_r+0x2fc>)
 80050f4:	f002 f874 	bl	80071e0 <__assert_func>
 80050f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80050fc:	6005      	str	r5, [r0, #0]
 80050fe:	60c5      	str	r5, [r0, #12]
 8005100:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005102:	6819      	ldr	r1, [r3, #0]
 8005104:	b151      	cbz	r1, 800511c <_dtoa_r+0x5c>
 8005106:	685a      	ldr	r2, [r3, #4]
 8005108:	604a      	str	r2, [r1, #4]
 800510a:	2301      	movs	r3, #1
 800510c:	4093      	lsls	r3, r2
 800510e:	608b      	str	r3, [r1, #8]
 8005110:	4620      	mov	r0, r4
 8005112:	f001 f99d 	bl	8006450 <_Bfree>
 8005116:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005118:	2200      	movs	r2, #0
 800511a:	601a      	str	r2, [r3, #0]
 800511c:	1e3b      	subs	r3, r7, #0
 800511e:	bfb9      	ittee	lt
 8005120:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005124:	9303      	strlt	r3, [sp, #12]
 8005126:	2300      	movge	r3, #0
 8005128:	f8c8 3000 	strge.w	r3, [r8]
 800512c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005130:	4ba3      	ldr	r3, [pc, #652]	; (80053c0 <_dtoa_r+0x300>)
 8005132:	bfbc      	itt	lt
 8005134:	2201      	movlt	r2, #1
 8005136:	f8c8 2000 	strlt.w	r2, [r8]
 800513a:	ea33 0309 	bics.w	r3, r3, r9
 800513e:	d11b      	bne.n	8005178 <_dtoa_r+0xb8>
 8005140:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005142:	f242 730f 	movw	r3, #9999	; 0x270f
 8005146:	6013      	str	r3, [r2, #0]
 8005148:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800514c:	4333      	orrs	r3, r6
 800514e:	f000 857a 	beq.w	8005c46 <_dtoa_r+0xb86>
 8005152:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005154:	b963      	cbnz	r3, 8005170 <_dtoa_r+0xb0>
 8005156:	4b9b      	ldr	r3, [pc, #620]	; (80053c4 <_dtoa_r+0x304>)
 8005158:	e024      	b.n	80051a4 <_dtoa_r+0xe4>
 800515a:	4b9b      	ldr	r3, [pc, #620]	; (80053c8 <_dtoa_r+0x308>)
 800515c:	9300      	str	r3, [sp, #0]
 800515e:	3308      	adds	r3, #8
 8005160:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005162:	6013      	str	r3, [r2, #0]
 8005164:	9800      	ldr	r0, [sp, #0]
 8005166:	b015      	add	sp, #84	; 0x54
 8005168:	ecbd 8b02 	vpop	{d8}
 800516c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005170:	4b94      	ldr	r3, [pc, #592]	; (80053c4 <_dtoa_r+0x304>)
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	3303      	adds	r3, #3
 8005176:	e7f3      	b.n	8005160 <_dtoa_r+0xa0>
 8005178:	ed9d 7b02 	vldr	d7, [sp, #8]
 800517c:	2200      	movs	r2, #0
 800517e:	ec51 0b17 	vmov	r0, r1, d7
 8005182:	2300      	movs	r3, #0
 8005184:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005188:	f7fb fcae 	bl	8000ae8 <__aeabi_dcmpeq>
 800518c:	4680      	mov	r8, r0
 800518e:	b158      	cbz	r0, 80051a8 <_dtoa_r+0xe8>
 8005190:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005192:	2301      	movs	r3, #1
 8005194:	6013      	str	r3, [r2, #0]
 8005196:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005198:	2b00      	cmp	r3, #0
 800519a:	f000 8551 	beq.w	8005c40 <_dtoa_r+0xb80>
 800519e:	488b      	ldr	r0, [pc, #556]	; (80053cc <_dtoa_r+0x30c>)
 80051a0:	6018      	str	r0, [r3, #0]
 80051a2:	1e43      	subs	r3, r0, #1
 80051a4:	9300      	str	r3, [sp, #0]
 80051a6:	e7dd      	b.n	8005164 <_dtoa_r+0xa4>
 80051a8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80051ac:	aa12      	add	r2, sp, #72	; 0x48
 80051ae:	a913      	add	r1, sp, #76	; 0x4c
 80051b0:	4620      	mov	r0, r4
 80051b2:	f001 fcf5 	bl	8006ba0 <__d2b>
 80051b6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80051ba:	4683      	mov	fp, r0
 80051bc:	2d00      	cmp	r5, #0
 80051be:	d07c      	beq.n	80052ba <_dtoa_r+0x1fa>
 80051c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051c2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80051c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051ca:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80051ce:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80051d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80051d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80051da:	4b7d      	ldr	r3, [pc, #500]	; (80053d0 <_dtoa_r+0x310>)
 80051dc:	2200      	movs	r2, #0
 80051de:	4630      	mov	r0, r6
 80051e0:	4639      	mov	r1, r7
 80051e2:	f7fb f861 	bl	80002a8 <__aeabi_dsub>
 80051e6:	a36e      	add	r3, pc, #440	; (adr r3, 80053a0 <_dtoa_r+0x2e0>)
 80051e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ec:	f7fb fa14 	bl	8000618 <__aeabi_dmul>
 80051f0:	a36d      	add	r3, pc, #436	; (adr r3, 80053a8 <_dtoa_r+0x2e8>)
 80051f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f6:	f7fb f859 	bl	80002ac <__adddf3>
 80051fa:	4606      	mov	r6, r0
 80051fc:	4628      	mov	r0, r5
 80051fe:	460f      	mov	r7, r1
 8005200:	f7fb f9a0 	bl	8000544 <__aeabi_i2d>
 8005204:	a36a      	add	r3, pc, #424	; (adr r3, 80053b0 <_dtoa_r+0x2f0>)
 8005206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800520a:	f7fb fa05 	bl	8000618 <__aeabi_dmul>
 800520e:	4602      	mov	r2, r0
 8005210:	460b      	mov	r3, r1
 8005212:	4630      	mov	r0, r6
 8005214:	4639      	mov	r1, r7
 8005216:	f7fb f849 	bl	80002ac <__adddf3>
 800521a:	4606      	mov	r6, r0
 800521c:	460f      	mov	r7, r1
 800521e:	f7fb fcab 	bl	8000b78 <__aeabi_d2iz>
 8005222:	2200      	movs	r2, #0
 8005224:	4682      	mov	sl, r0
 8005226:	2300      	movs	r3, #0
 8005228:	4630      	mov	r0, r6
 800522a:	4639      	mov	r1, r7
 800522c:	f7fb fc66 	bl	8000afc <__aeabi_dcmplt>
 8005230:	b148      	cbz	r0, 8005246 <_dtoa_r+0x186>
 8005232:	4650      	mov	r0, sl
 8005234:	f7fb f986 	bl	8000544 <__aeabi_i2d>
 8005238:	4632      	mov	r2, r6
 800523a:	463b      	mov	r3, r7
 800523c:	f7fb fc54 	bl	8000ae8 <__aeabi_dcmpeq>
 8005240:	b908      	cbnz	r0, 8005246 <_dtoa_r+0x186>
 8005242:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005246:	f1ba 0f16 	cmp.w	sl, #22
 800524a:	d854      	bhi.n	80052f6 <_dtoa_r+0x236>
 800524c:	4b61      	ldr	r3, [pc, #388]	; (80053d4 <_dtoa_r+0x314>)
 800524e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005256:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800525a:	f7fb fc4f 	bl	8000afc <__aeabi_dcmplt>
 800525e:	2800      	cmp	r0, #0
 8005260:	d04b      	beq.n	80052fa <_dtoa_r+0x23a>
 8005262:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005266:	2300      	movs	r3, #0
 8005268:	930e      	str	r3, [sp, #56]	; 0x38
 800526a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800526c:	1b5d      	subs	r5, r3, r5
 800526e:	1e6b      	subs	r3, r5, #1
 8005270:	9304      	str	r3, [sp, #16]
 8005272:	bf43      	ittte	mi
 8005274:	2300      	movmi	r3, #0
 8005276:	f1c5 0801 	rsbmi	r8, r5, #1
 800527a:	9304      	strmi	r3, [sp, #16]
 800527c:	f04f 0800 	movpl.w	r8, #0
 8005280:	f1ba 0f00 	cmp.w	sl, #0
 8005284:	db3b      	blt.n	80052fe <_dtoa_r+0x23e>
 8005286:	9b04      	ldr	r3, [sp, #16]
 8005288:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800528c:	4453      	add	r3, sl
 800528e:	9304      	str	r3, [sp, #16]
 8005290:	2300      	movs	r3, #0
 8005292:	9306      	str	r3, [sp, #24]
 8005294:	9b05      	ldr	r3, [sp, #20]
 8005296:	2b09      	cmp	r3, #9
 8005298:	d869      	bhi.n	800536e <_dtoa_r+0x2ae>
 800529a:	2b05      	cmp	r3, #5
 800529c:	bfc4      	itt	gt
 800529e:	3b04      	subgt	r3, #4
 80052a0:	9305      	strgt	r3, [sp, #20]
 80052a2:	9b05      	ldr	r3, [sp, #20]
 80052a4:	f1a3 0302 	sub.w	r3, r3, #2
 80052a8:	bfcc      	ite	gt
 80052aa:	2500      	movgt	r5, #0
 80052ac:	2501      	movle	r5, #1
 80052ae:	2b03      	cmp	r3, #3
 80052b0:	d869      	bhi.n	8005386 <_dtoa_r+0x2c6>
 80052b2:	e8df f003 	tbb	[pc, r3]
 80052b6:	4e2c      	.short	0x4e2c
 80052b8:	5a4c      	.short	0x5a4c
 80052ba:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80052be:	441d      	add	r5, r3
 80052c0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80052c4:	2b20      	cmp	r3, #32
 80052c6:	bfc1      	itttt	gt
 80052c8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80052cc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80052d0:	fa09 f303 	lslgt.w	r3, r9, r3
 80052d4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80052d8:	bfda      	itte	le
 80052da:	f1c3 0320 	rsble	r3, r3, #32
 80052de:	fa06 f003 	lslle.w	r0, r6, r3
 80052e2:	4318      	orrgt	r0, r3
 80052e4:	f7fb f91e 	bl	8000524 <__aeabi_ui2d>
 80052e8:	2301      	movs	r3, #1
 80052ea:	4606      	mov	r6, r0
 80052ec:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80052f0:	3d01      	subs	r5, #1
 80052f2:	9310      	str	r3, [sp, #64]	; 0x40
 80052f4:	e771      	b.n	80051da <_dtoa_r+0x11a>
 80052f6:	2301      	movs	r3, #1
 80052f8:	e7b6      	b.n	8005268 <_dtoa_r+0x1a8>
 80052fa:	900e      	str	r0, [sp, #56]	; 0x38
 80052fc:	e7b5      	b.n	800526a <_dtoa_r+0x1aa>
 80052fe:	f1ca 0300 	rsb	r3, sl, #0
 8005302:	9306      	str	r3, [sp, #24]
 8005304:	2300      	movs	r3, #0
 8005306:	eba8 080a 	sub.w	r8, r8, sl
 800530a:	930d      	str	r3, [sp, #52]	; 0x34
 800530c:	e7c2      	b.n	8005294 <_dtoa_r+0x1d4>
 800530e:	2300      	movs	r3, #0
 8005310:	9308      	str	r3, [sp, #32]
 8005312:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005314:	2b00      	cmp	r3, #0
 8005316:	dc39      	bgt.n	800538c <_dtoa_r+0x2cc>
 8005318:	f04f 0901 	mov.w	r9, #1
 800531c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005320:	464b      	mov	r3, r9
 8005322:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005326:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005328:	2200      	movs	r2, #0
 800532a:	6042      	str	r2, [r0, #4]
 800532c:	2204      	movs	r2, #4
 800532e:	f102 0614 	add.w	r6, r2, #20
 8005332:	429e      	cmp	r6, r3
 8005334:	6841      	ldr	r1, [r0, #4]
 8005336:	d92f      	bls.n	8005398 <_dtoa_r+0x2d8>
 8005338:	4620      	mov	r0, r4
 800533a:	f001 f849 	bl	80063d0 <_Balloc>
 800533e:	9000      	str	r0, [sp, #0]
 8005340:	2800      	cmp	r0, #0
 8005342:	d14b      	bne.n	80053dc <_dtoa_r+0x31c>
 8005344:	4b24      	ldr	r3, [pc, #144]	; (80053d8 <_dtoa_r+0x318>)
 8005346:	4602      	mov	r2, r0
 8005348:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800534c:	e6d1      	b.n	80050f2 <_dtoa_r+0x32>
 800534e:	2301      	movs	r3, #1
 8005350:	e7de      	b.n	8005310 <_dtoa_r+0x250>
 8005352:	2300      	movs	r3, #0
 8005354:	9308      	str	r3, [sp, #32]
 8005356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005358:	eb0a 0903 	add.w	r9, sl, r3
 800535c:	f109 0301 	add.w	r3, r9, #1
 8005360:	2b01      	cmp	r3, #1
 8005362:	9301      	str	r3, [sp, #4]
 8005364:	bfb8      	it	lt
 8005366:	2301      	movlt	r3, #1
 8005368:	e7dd      	b.n	8005326 <_dtoa_r+0x266>
 800536a:	2301      	movs	r3, #1
 800536c:	e7f2      	b.n	8005354 <_dtoa_r+0x294>
 800536e:	2501      	movs	r5, #1
 8005370:	2300      	movs	r3, #0
 8005372:	9305      	str	r3, [sp, #20]
 8005374:	9508      	str	r5, [sp, #32]
 8005376:	f04f 39ff 	mov.w	r9, #4294967295
 800537a:	2200      	movs	r2, #0
 800537c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005380:	2312      	movs	r3, #18
 8005382:	9209      	str	r2, [sp, #36]	; 0x24
 8005384:	e7cf      	b.n	8005326 <_dtoa_r+0x266>
 8005386:	2301      	movs	r3, #1
 8005388:	9308      	str	r3, [sp, #32]
 800538a:	e7f4      	b.n	8005376 <_dtoa_r+0x2b6>
 800538c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005390:	f8cd 9004 	str.w	r9, [sp, #4]
 8005394:	464b      	mov	r3, r9
 8005396:	e7c6      	b.n	8005326 <_dtoa_r+0x266>
 8005398:	3101      	adds	r1, #1
 800539a:	6041      	str	r1, [r0, #4]
 800539c:	0052      	lsls	r2, r2, #1
 800539e:	e7c6      	b.n	800532e <_dtoa_r+0x26e>
 80053a0:	636f4361 	.word	0x636f4361
 80053a4:	3fd287a7 	.word	0x3fd287a7
 80053a8:	8b60c8b3 	.word	0x8b60c8b3
 80053ac:	3fc68a28 	.word	0x3fc68a28
 80053b0:	509f79fb 	.word	0x509f79fb
 80053b4:	3fd34413 	.word	0x3fd34413
 80053b8:	08008f86 	.word	0x08008f86
 80053bc:	08008f9d 	.word	0x08008f9d
 80053c0:	7ff00000 	.word	0x7ff00000
 80053c4:	08008f82 	.word	0x08008f82
 80053c8:	08008f79 	.word	0x08008f79
 80053cc:	08008dfd 	.word	0x08008dfd
 80053d0:	3ff80000 	.word	0x3ff80000
 80053d4:	08009118 	.word	0x08009118
 80053d8:	08008ffc 	.word	0x08008ffc
 80053dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053de:	9a00      	ldr	r2, [sp, #0]
 80053e0:	601a      	str	r2, [r3, #0]
 80053e2:	9b01      	ldr	r3, [sp, #4]
 80053e4:	2b0e      	cmp	r3, #14
 80053e6:	f200 80ad 	bhi.w	8005544 <_dtoa_r+0x484>
 80053ea:	2d00      	cmp	r5, #0
 80053ec:	f000 80aa 	beq.w	8005544 <_dtoa_r+0x484>
 80053f0:	f1ba 0f00 	cmp.w	sl, #0
 80053f4:	dd36      	ble.n	8005464 <_dtoa_r+0x3a4>
 80053f6:	4ac3      	ldr	r2, [pc, #780]	; (8005704 <_dtoa_r+0x644>)
 80053f8:	f00a 030f 	and.w	r3, sl, #15
 80053fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005400:	ed93 7b00 	vldr	d7, [r3]
 8005404:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005408:	ea4f 172a 	mov.w	r7, sl, asr #4
 800540c:	eeb0 8a47 	vmov.f32	s16, s14
 8005410:	eef0 8a67 	vmov.f32	s17, s15
 8005414:	d016      	beq.n	8005444 <_dtoa_r+0x384>
 8005416:	4bbc      	ldr	r3, [pc, #752]	; (8005708 <_dtoa_r+0x648>)
 8005418:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800541c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005420:	f7fb fa24 	bl	800086c <__aeabi_ddiv>
 8005424:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005428:	f007 070f 	and.w	r7, r7, #15
 800542c:	2503      	movs	r5, #3
 800542e:	4eb6      	ldr	r6, [pc, #728]	; (8005708 <_dtoa_r+0x648>)
 8005430:	b957      	cbnz	r7, 8005448 <_dtoa_r+0x388>
 8005432:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005436:	ec53 2b18 	vmov	r2, r3, d8
 800543a:	f7fb fa17 	bl	800086c <__aeabi_ddiv>
 800543e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005442:	e029      	b.n	8005498 <_dtoa_r+0x3d8>
 8005444:	2502      	movs	r5, #2
 8005446:	e7f2      	b.n	800542e <_dtoa_r+0x36e>
 8005448:	07f9      	lsls	r1, r7, #31
 800544a:	d508      	bpl.n	800545e <_dtoa_r+0x39e>
 800544c:	ec51 0b18 	vmov	r0, r1, d8
 8005450:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005454:	f7fb f8e0 	bl	8000618 <__aeabi_dmul>
 8005458:	ec41 0b18 	vmov	d8, r0, r1
 800545c:	3501      	adds	r5, #1
 800545e:	107f      	asrs	r7, r7, #1
 8005460:	3608      	adds	r6, #8
 8005462:	e7e5      	b.n	8005430 <_dtoa_r+0x370>
 8005464:	f000 80a6 	beq.w	80055b4 <_dtoa_r+0x4f4>
 8005468:	f1ca 0600 	rsb	r6, sl, #0
 800546c:	4ba5      	ldr	r3, [pc, #660]	; (8005704 <_dtoa_r+0x644>)
 800546e:	4fa6      	ldr	r7, [pc, #664]	; (8005708 <_dtoa_r+0x648>)
 8005470:	f006 020f 	and.w	r2, r6, #15
 8005474:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005480:	f7fb f8ca 	bl	8000618 <__aeabi_dmul>
 8005484:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005488:	1136      	asrs	r6, r6, #4
 800548a:	2300      	movs	r3, #0
 800548c:	2502      	movs	r5, #2
 800548e:	2e00      	cmp	r6, #0
 8005490:	f040 8085 	bne.w	800559e <_dtoa_r+0x4de>
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1d2      	bne.n	800543e <_dtoa_r+0x37e>
 8005498:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800549a:	2b00      	cmp	r3, #0
 800549c:	f000 808c 	beq.w	80055b8 <_dtoa_r+0x4f8>
 80054a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80054a4:	4b99      	ldr	r3, [pc, #612]	; (800570c <_dtoa_r+0x64c>)
 80054a6:	2200      	movs	r2, #0
 80054a8:	4630      	mov	r0, r6
 80054aa:	4639      	mov	r1, r7
 80054ac:	f7fb fb26 	bl	8000afc <__aeabi_dcmplt>
 80054b0:	2800      	cmp	r0, #0
 80054b2:	f000 8081 	beq.w	80055b8 <_dtoa_r+0x4f8>
 80054b6:	9b01      	ldr	r3, [sp, #4]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d07d      	beq.n	80055b8 <_dtoa_r+0x4f8>
 80054bc:	f1b9 0f00 	cmp.w	r9, #0
 80054c0:	dd3c      	ble.n	800553c <_dtoa_r+0x47c>
 80054c2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80054c6:	9307      	str	r3, [sp, #28]
 80054c8:	2200      	movs	r2, #0
 80054ca:	4b91      	ldr	r3, [pc, #580]	; (8005710 <_dtoa_r+0x650>)
 80054cc:	4630      	mov	r0, r6
 80054ce:	4639      	mov	r1, r7
 80054d0:	f7fb f8a2 	bl	8000618 <__aeabi_dmul>
 80054d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054d8:	3501      	adds	r5, #1
 80054da:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80054de:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80054e2:	4628      	mov	r0, r5
 80054e4:	f7fb f82e 	bl	8000544 <__aeabi_i2d>
 80054e8:	4632      	mov	r2, r6
 80054ea:	463b      	mov	r3, r7
 80054ec:	f7fb f894 	bl	8000618 <__aeabi_dmul>
 80054f0:	4b88      	ldr	r3, [pc, #544]	; (8005714 <_dtoa_r+0x654>)
 80054f2:	2200      	movs	r2, #0
 80054f4:	f7fa feda 	bl	80002ac <__adddf3>
 80054f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80054fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005500:	9303      	str	r3, [sp, #12]
 8005502:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005504:	2b00      	cmp	r3, #0
 8005506:	d15c      	bne.n	80055c2 <_dtoa_r+0x502>
 8005508:	4b83      	ldr	r3, [pc, #524]	; (8005718 <_dtoa_r+0x658>)
 800550a:	2200      	movs	r2, #0
 800550c:	4630      	mov	r0, r6
 800550e:	4639      	mov	r1, r7
 8005510:	f7fa feca 	bl	80002a8 <__aeabi_dsub>
 8005514:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005518:	4606      	mov	r6, r0
 800551a:	460f      	mov	r7, r1
 800551c:	f7fb fb0c 	bl	8000b38 <__aeabi_dcmpgt>
 8005520:	2800      	cmp	r0, #0
 8005522:	f040 8296 	bne.w	8005a52 <_dtoa_r+0x992>
 8005526:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800552a:	4630      	mov	r0, r6
 800552c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005530:	4639      	mov	r1, r7
 8005532:	f7fb fae3 	bl	8000afc <__aeabi_dcmplt>
 8005536:	2800      	cmp	r0, #0
 8005538:	f040 8288 	bne.w	8005a4c <_dtoa_r+0x98c>
 800553c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005540:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005544:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005546:	2b00      	cmp	r3, #0
 8005548:	f2c0 8158 	blt.w	80057fc <_dtoa_r+0x73c>
 800554c:	f1ba 0f0e 	cmp.w	sl, #14
 8005550:	f300 8154 	bgt.w	80057fc <_dtoa_r+0x73c>
 8005554:	4b6b      	ldr	r3, [pc, #428]	; (8005704 <_dtoa_r+0x644>)
 8005556:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800555a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800555e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005560:	2b00      	cmp	r3, #0
 8005562:	f280 80e3 	bge.w	800572c <_dtoa_r+0x66c>
 8005566:	9b01      	ldr	r3, [sp, #4]
 8005568:	2b00      	cmp	r3, #0
 800556a:	f300 80df 	bgt.w	800572c <_dtoa_r+0x66c>
 800556e:	f040 826d 	bne.w	8005a4c <_dtoa_r+0x98c>
 8005572:	4b69      	ldr	r3, [pc, #420]	; (8005718 <_dtoa_r+0x658>)
 8005574:	2200      	movs	r2, #0
 8005576:	4640      	mov	r0, r8
 8005578:	4649      	mov	r1, r9
 800557a:	f7fb f84d 	bl	8000618 <__aeabi_dmul>
 800557e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005582:	f7fb facf 	bl	8000b24 <__aeabi_dcmpge>
 8005586:	9e01      	ldr	r6, [sp, #4]
 8005588:	4637      	mov	r7, r6
 800558a:	2800      	cmp	r0, #0
 800558c:	f040 8243 	bne.w	8005a16 <_dtoa_r+0x956>
 8005590:	9d00      	ldr	r5, [sp, #0]
 8005592:	2331      	movs	r3, #49	; 0x31
 8005594:	f805 3b01 	strb.w	r3, [r5], #1
 8005598:	f10a 0a01 	add.w	sl, sl, #1
 800559c:	e23f      	b.n	8005a1e <_dtoa_r+0x95e>
 800559e:	07f2      	lsls	r2, r6, #31
 80055a0:	d505      	bpl.n	80055ae <_dtoa_r+0x4ee>
 80055a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055a6:	f7fb f837 	bl	8000618 <__aeabi_dmul>
 80055aa:	3501      	adds	r5, #1
 80055ac:	2301      	movs	r3, #1
 80055ae:	1076      	asrs	r6, r6, #1
 80055b0:	3708      	adds	r7, #8
 80055b2:	e76c      	b.n	800548e <_dtoa_r+0x3ce>
 80055b4:	2502      	movs	r5, #2
 80055b6:	e76f      	b.n	8005498 <_dtoa_r+0x3d8>
 80055b8:	9b01      	ldr	r3, [sp, #4]
 80055ba:	f8cd a01c 	str.w	sl, [sp, #28]
 80055be:	930c      	str	r3, [sp, #48]	; 0x30
 80055c0:	e78d      	b.n	80054de <_dtoa_r+0x41e>
 80055c2:	9900      	ldr	r1, [sp, #0]
 80055c4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80055c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80055c8:	4b4e      	ldr	r3, [pc, #312]	; (8005704 <_dtoa_r+0x644>)
 80055ca:	ed9d 7b02 	vldr	d7, [sp, #8]
 80055ce:	4401      	add	r1, r0
 80055d0:	9102      	str	r1, [sp, #8]
 80055d2:	9908      	ldr	r1, [sp, #32]
 80055d4:	eeb0 8a47 	vmov.f32	s16, s14
 80055d8:	eef0 8a67 	vmov.f32	s17, s15
 80055dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80055e4:	2900      	cmp	r1, #0
 80055e6:	d045      	beq.n	8005674 <_dtoa_r+0x5b4>
 80055e8:	494c      	ldr	r1, [pc, #304]	; (800571c <_dtoa_r+0x65c>)
 80055ea:	2000      	movs	r0, #0
 80055ec:	f7fb f93e 	bl	800086c <__aeabi_ddiv>
 80055f0:	ec53 2b18 	vmov	r2, r3, d8
 80055f4:	f7fa fe58 	bl	80002a8 <__aeabi_dsub>
 80055f8:	9d00      	ldr	r5, [sp, #0]
 80055fa:	ec41 0b18 	vmov	d8, r0, r1
 80055fe:	4639      	mov	r1, r7
 8005600:	4630      	mov	r0, r6
 8005602:	f7fb fab9 	bl	8000b78 <__aeabi_d2iz>
 8005606:	900c      	str	r0, [sp, #48]	; 0x30
 8005608:	f7fa ff9c 	bl	8000544 <__aeabi_i2d>
 800560c:	4602      	mov	r2, r0
 800560e:	460b      	mov	r3, r1
 8005610:	4630      	mov	r0, r6
 8005612:	4639      	mov	r1, r7
 8005614:	f7fa fe48 	bl	80002a8 <__aeabi_dsub>
 8005618:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800561a:	3330      	adds	r3, #48	; 0x30
 800561c:	f805 3b01 	strb.w	r3, [r5], #1
 8005620:	ec53 2b18 	vmov	r2, r3, d8
 8005624:	4606      	mov	r6, r0
 8005626:	460f      	mov	r7, r1
 8005628:	f7fb fa68 	bl	8000afc <__aeabi_dcmplt>
 800562c:	2800      	cmp	r0, #0
 800562e:	d165      	bne.n	80056fc <_dtoa_r+0x63c>
 8005630:	4632      	mov	r2, r6
 8005632:	463b      	mov	r3, r7
 8005634:	4935      	ldr	r1, [pc, #212]	; (800570c <_dtoa_r+0x64c>)
 8005636:	2000      	movs	r0, #0
 8005638:	f7fa fe36 	bl	80002a8 <__aeabi_dsub>
 800563c:	ec53 2b18 	vmov	r2, r3, d8
 8005640:	f7fb fa5c 	bl	8000afc <__aeabi_dcmplt>
 8005644:	2800      	cmp	r0, #0
 8005646:	f040 80b9 	bne.w	80057bc <_dtoa_r+0x6fc>
 800564a:	9b02      	ldr	r3, [sp, #8]
 800564c:	429d      	cmp	r5, r3
 800564e:	f43f af75 	beq.w	800553c <_dtoa_r+0x47c>
 8005652:	4b2f      	ldr	r3, [pc, #188]	; (8005710 <_dtoa_r+0x650>)
 8005654:	ec51 0b18 	vmov	r0, r1, d8
 8005658:	2200      	movs	r2, #0
 800565a:	f7fa ffdd 	bl	8000618 <__aeabi_dmul>
 800565e:	4b2c      	ldr	r3, [pc, #176]	; (8005710 <_dtoa_r+0x650>)
 8005660:	ec41 0b18 	vmov	d8, r0, r1
 8005664:	2200      	movs	r2, #0
 8005666:	4630      	mov	r0, r6
 8005668:	4639      	mov	r1, r7
 800566a:	f7fa ffd5 	bl	8000618 <__aeabi_dmul>
 800566e:	4606      	mov	r6, r0
 8005670:	460f      	mov	r7, r1
 8005672:	e7c4      	b.n	80055fe <_dtoa_r+0x53e>
 8005674:	ec51 0b17 	vmov	r0, r1, d7
 8005678:	f7fa ffce 	bl	8000618 <__aeabi_dmul>
 800567c:	9b02      	ldr	r3, [sp, #8]
 800567e:	9d00      	ldr	r5, [sp, #0]
 8005680:	930c      	str	r3, [sp, #48]	; 0x30
 8005682:	ec41 0b18 	vmov	d8, r0, r1
 8005686:	4639      	mov	r1, r7
 8005688:	4630      	mov	r0, r6
 800568a:	f7fb fa75 	bl	8000b78 <__aeabi_d2iz>
 800568e:	9011      	str	r0, [sp, #68]	; 0x44
 8005690:	f7fa ff58 	bl	8000544 <__aeabi_i2d>
 8005694:	4602      	mov	r2, r0
 8005696:	460b      	mov	r3, r1
 8005698:	4630      	mov	r0, r6
 800569a:	4639      	mov	r1, r7
 800569c:	f7fa fe04 	bl	80002a8 <__aeabi_dsub>
 80056a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80056a2:	3330      	adds	r3, #48	; 0x30
 80056a4:	f805 3b01 	strb.w	r3, [r5], #1
 80056a8:	9b02      	ldr	r3, [sp, #8]
 80056aa:	429d      	cmp	r5, r3
 80056ac:	4606      	mov	r6, r0
 80056ae:	460f      	mov	r7, r1
 80056b0:	f04f 0200 	mov.w	r2, #0
 80056b4:	d134      	bne.n	8005720 <_dtoa_r+0x660>
 80056b6:	4b19      	ldr	r3, [pc, #100]	; (800571c <_dtoa_r+0x65c>)
 80056b8:	ec51 0b18 	vmov	r0, r1, d8
 80056bc:	f7fa fdf6 	bl	80002ac <__adddf3>
 80056c0:	4602      	mov	r2, r0
 80056c2:	460b      	mov	r3, r1
 80056c4:	4630      	mov	r0, r6
 80056c6:	4639      	mov	r1, r7
 80056c8:	f7fb fa36 	bl	8000b38 <__aeabi_dcmpgt>
 80056cc:	2800      	cmp	r0, #0
 80056ce:	d175      	bne.n	80057bc <_dtoa_r+0x6fc>
 80056d0:	ec53 2b18 	vmov	r2, r3, d8
 80056d4:	4911      	ldr	r1, [pc, #68]	; (800571c <_dtoa_r+0x65c>)
 80056d6:	2000      	movs	r0, #0
 80056d8:	f7fa fde6 	bl	80002a8 <__aeabi_dsub>
 80056dc:	4602      	mov	r2, r0
 80056de:	460b      	mov	r3, r1
 80056e0:	4630      	mov	r0, r6
 80056e2:	4639      	mov	r1, r7
 80056e4:	f7fb fa0a 	bl	8000afc <__aeabi_dcmplt>
 80056e8:	2800      	cmp	r0, #0
 80056ea:	f43f af27 	beq.w	800553c <_dtoa_r+0x47c>
 80056ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80056f0:	1e6b      	subs	r3, r5, #1
 80056f2:	930c      	str	r3, [sp, #48]	; 0x30
 80056f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80056f8:	2b30      	cmp	r3, #48	; 0x30
 80056fa:	d0f8      	beq.n	80056ee <_dtoa_r+0x62e>
 80056fc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005700:	e04a      	b.n	8005798 <_dtoa_r+0x6d8>
 8005702:	bf00      	nop
 8005704:	08009118 	.word	0x08009118
 8005708:	080090f0 	.word	0x080090f0
 800570c:	3ff00000 	.word	0x3ff00000
 8005710:	40240000 	.word	0x40240000
 8005714:	401c0000 	.word	0x401c0000
 8005718:	40140000 	.word	0x40140000
 800571c:	3fe00000 	.word	0x3fe00000
 8005720:	4baf      	ldr	r3, [pc, #700]	; (80059e0 <_dtoa_r+0x920>)
 8005722:	f7fa ff79 	bl	8000618 <__aeabi_dmul>
 8005726:	4606      	mov	r6, r0
 8005728:	460f      	mov	r7, r1
 800572a:	e7ac      	b.n	8005686 <_dtoa_r+0x5c6>
 800572c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005730:	9d00      	ldr	r5, [sp, #0]
 8005732:	4642      	mov	r2, r8
 8005734:	464b      	mov	r3, r9
 8005736:	4630      	mov	r0, r6
 8005738:	4639      	mov	r1, r7
 800573a:	f7fb f897 	bl	800086c <__aeabi_ddiv>
 800573e:	f7fb fa1b 	bl	8000b78 <__aeabi_d2iz>
 8005742:	9002      	str	r0, [sp, #8]
 8005744:	f7fa fefe 	bl	8000544 <__aeabi_i2d>
 8005748:	4642      	mov	r2, r8
 800574a:	464b      	mov	r3, r9
 800574c:	f7fa ff64 	bl	8000618 <__aeabi_dmul>
 8005750:	4602      	mov	r2, r0
 8005752:	460b      	mov	r3, r1
 8005754:	4630      	mov	r0, r6
 8005756:	4639      	mov	r1, r7
 8005758:	f7fa fda6 	bl	80002a8 <__aeabi_dsub>
 800575c:	9e02      	ldr	r6, [sp, #8]
 800575e:	9f01      	ldr	r7, [sp, #4]
 8005760:	3630      	adds	r6, #48	; 0x30
 8005762:	f805 6b01 	strb.w	r6, [r5], #1
 8005766:	9e00      	ldr	r6, [sp, #0]
 8005768:	1bae      	subs	r6, r5, r6
 800576a:	42b7      	cmp	r7, r6
 800576c:	4602      	mov	r2, r0
 800576e:	460b      	mov	r3, r1
 8005770:	d137      	bne.n	80057e2 <_dtoa_r+0x722>
 8005772:	f7fa fd9b 	bl	80002ac <__adddf3>
 8005776:	4642      	mov	r2, r8
 8005778:	464b      	mov	r3, r9
 800577a:	4606      	mov	r6, r0
 800577c:	460f      	mov	r7, r1
 800577e:	f7fb f9db 	bl	8000b38 <__aeabi_dcmpgt>
 8005782:	b9c8      	cbnz	r0, 80057b8 <_dtoa_r+0x6f8>
 8005784:	4642      	mov	r2, r8
 8005786:	464b      	mov	r3, r9
 8005788:	4630      	mov	r0, r6
 800578a:	4639      	mov	r1, r7
 800578c:	f7fb f9ac 	bl	8000ae8 <__aeabi_dcmpeq>
 8005790:	b110      	cbz	r0, 8005798 <_dtoa_r+0x6d8>
 8005792:	9b02      	ldr	r3, [sp, #8]
 8005794:	07d9      	lsls	r1, r3, #31
 8005796:	d40f      	bmi.n	80057b8 <_dtoa_r+0x6f8>
 8005798:	4620      	mov	r0, r4
 800579a:	4659      	mov	r1, fp
 800579c:	f000 fe58 	bl	8006450 <_Bfree>
 80057a0:	2300      	movs	r3, #0
 80057a2:	702b      	strb	r3, [r5, #0]
 80057a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80057a6:	f10a 0001 	add.w	r0, sl, #1
 80057aa:	6018      	str	r0, [r3, #0]
 80057ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	f43f acd8 	beq.w	8005164 <_dtoa_r+0xa4>
 80057b4:	601d      	str	r5, [r3, #0]
 80057b6:	e4d5      	b.n	8005164 <_dtoa_r+0xa4>
 80057b8:	f8cd a01c 	str.w	sl, [sp, #28]
 80057bc:	462b      	mov	r3, r5
 80057be:	461d      	mov	r5, r3
 80057c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80057c4:	2a39      	cmp	r2, #57	; 0x39
 80057c6:	d108      	bne.n	80057da <_dtoa_r+0x71a>
 80057c8:	9a00      	ldr	r2, [sp, #0]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d1f7      	bne.n	80057be <_dtoa_r+0x6fe>
 80057ce:	9a07      	ldr	r2, [sp, #28]
 80057d0:	9900      	ldr	r1, [sp, #0]
 80057d2:	3201      	adds	r2, #1
 80057d4:	9207      	str	r2, [sp, #28]
 80057d6:	2230      	movs	r2, #48	; 0x30
 80057d8:	700a      	strb	r2, [r1, #0]
 80057da:	781a      	ldrb	r2, [r3, #0]
 80057dc:	3201      	adds	r2, #1
 80057de:	701a      	strb	r2, [r3, #0]
 80057e0:	e78c      	b.n	80056fc <_dtoa_r+0x63c>
 80057e2:	4b7f      	ldr	r3, [pc, #508]	; (80059e0 <_dtoa_r+0x920>)
 80057e4:	2200      	movs	r2, #0
 80057e6:	f7fa ff17 	bl	8000618 <__aeabi_dmul>
 80057ea:	2200      	movs	r2, #0
 80057ec:	2300      	movs	r3, #0
 80057ee:	4606      	mov	r6, r0
 80057f0:	460f      	mov	r7, r1
 80057f2:	f7fb f979 	bl	8000ae8 <__aeabi_dcmpeq>
 80057f6:	2800      	cmp	r0, #0
 80057f8:	d09b      	beq.n	8005732 <_dtoa_r+0x672>
 80057fa:	e7cd      	b.n	8005798 <_dtoa_r+0x6d8>
 80057fc:	9a08      	ldr	r2, [sp, #32]
 80057fe:	2a00      	cmp	r2, #0
 8005800:	f000 80c4 	beq.w	800598c <_dtoa_r+0x8cc>
 8005804:	9a05      	ldr	r2, [sp, #20]
 8005806:	2a01      	cmp	r2, #1
 8005808:	f300 80a8 	bgt.w	800595c <_dtoa_r+0x89c>
 800580c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800580e:	2a00      	cmp	r2, #0
 8005810:	f000 80a0 	beq.w	8005954 <_dtoa_r+0x894>
 8005814:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005818:	9e06      	ldr	r6, [sp, #24]
 800581a:	4645      	mov	r5, r8
 800581c:	9a04      	ldr	r2, [sp, #16]
 800581e:	2101      	movs	r1, #1
 8005820:	441a      	add	r2, r3
 8005822:	4620      	mov	r0, r4
 8005824:	4498      	add	r8, r3
 8005826:	9204      	str	r2, [sp, #16]
 8005828:	f000 ff18 	bl	800665c <__i2b>
 800582c:	4607      	mov	r7, r0
 800582e:	2d00      	cmp	r5, #0
 8005830:	dd0b      	ble.n	800584a <_dtoa_r+0x78a>
 8005832:	9b04      	ldr	r3, [sp, #16]
 8005834:	2b00      	cmp	r3, #0
 8005836:	dd08      	ble.n	800584a <_dtoa_r+0x78a>
 8005838:	42ab      	cmp	r3, r5
 800583a:	9a04      	ldr	r2, [sp, #16]
 800583c:	bfa8      	it	ge
 800583e:	462b      	movge	r3, r5
 8005840:	eba8 0803 	sub.w	r8, r8, r3
 8005844:	1aed      	subs	r5, r5, r3
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	9304      	str	r3, [sp, #16]
 800584a:	9b06      	ldr	r3, [sp, #24]
 800584c:	b1fb      	cbz	r3, 800588e <_dtoa_r+0x7ce>
 800584e:	9b08      	ldr	r3, [sp, #32]
 8005850:	2b00      	cmp	r3, #0
 8005852:	f000 809f 	beq.w	8005994 <_dtoa_r+0x8d4>
 8005856:	2e00      	cmp	r6, #0
 8005858:	dd11      	ble.n	800587e <_dtoa_r+0x7be>
 800585a:	4639      	mov	r1, r7
 800585c:	4632      	mov	r2, r6
 800585e:	4620      	mov	r0, r4
 8005860:	f000 ffb8 	bl	80067d4 <__pow5mult>
 8005864:	465a      	mov	r2, fp
 8005866:	4601      	mov	r1, r0
 8005868:	4607      	mov	r7, r0
 800586a:	4620      	mov	r0, r4
 800586c:	f000 ff0c 	bl	8006688 <__multiply>
 8005870:	4659      	mov	r1, fp
 8005872:	9007      	str	r0, [sp, #28]
 8005874:	4620      	mov	r0, r4
 8005876:	f000 fdeb 	bl	8006450 <_Bfree>
 800587a:	9b07      	ldr	r3, [sp, #28]
 800587c:	469b      	mov	fp, r3
 800587e:	9b06      	ldr	r3, [sp, #24]
 8005880:	1b9a      	subs	r2, r3, r6
 8005882:	d004      	beq.n	800588e <_dtoa_r+0x7ce>
 8005884:	4659      	mov	r1, fp
 8005886:	4620      	mov	r0, r4
 8005888:	f000 ffa4 	bl	80067d4 <__pow5mult>
 800588c:	4683      	mov	fp, r0
 800588e:	2101      	movs	r1, #1
 8005890:	4620      	mov	r0, r4
 8005892:	f000 fee3 	bl	800665c <__i2b>
 8005896:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005898:	2b00      	cmp	r3, #0
 800589a:	4606      	mov	r6, r0
 800589c:	dd7c      	ble.n	8005998 <_dtoa_r+0x8d8>
 800589e:	461a      	mov	r2, r3
 80058a0:	4601      	mov	r1, r0
 80058a2:	4620      	mov	r0, r4
 80058a4:	f000 ff96 	bl	80067d4 <__pow5mult>
 80058a8:	9b05      	ldr	r3, [sp, #20]
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	4606      	mov	r6, r0
 80058ae:	dd76      	ble.n	800599e <_dtoa_r+0x8de>
 80058b0:	2300      	movs	r3, #0
 80058b2:	9306      	str	r3, [sp, #24]
 80058b4:	6933      	ldr	r3, [r6, #16]
 80058b6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80058ba:	6918      	ldr	r0, [r3, #16]
 80058bc:	f000 fe7e 	bl	80065bc <__hi0bits>
 80058c0:	f1c0 0020 	rsb	r0, r0, #32
 80058c4:	9b04      	ldr	r3, [sp, #16]
 80058c6:	4418      	add	r0, r3
 80058c8:	f010 001f 	ands.w	r0, r0, #31
 80058cc:	f000 8086 	beq.w	80059dc <_dtoa_r+0x91c>
 80058d0:	f1c0 0320 	rsb	r3, r0, #32
 80058d4:	2b04      	cmp	r3, #4
 80058d6:	dd7f      	ble.n	80059d8 <_dtoa_r+0x918>
 80058d8:	f1c0 001c 	rsb	r0, r0, #28
 80058dc:	9b04      	ldr	r3, [sp, #16]
 80058de:	4403      	add	r3, r0
 80058e0:	4480      	add	r8, r0
 80058e2:	4405      	add	r5, r0
 80058e4:	9304      	str	r3, [sp, #16]
 80058e6:	f1b8 0f00 	cmp.w	r8, #0
 80058ea:	dd05      	ble.n	80058f8 <_dtoa_r+0x838>
 80058ec:	4659      	mov	r1, fp
 80058ee:	4642      	mov	r2, r8
 80058f0:	4620      	mov	r0, r4
 80058f2:	f000 ffc9 	bl	8006888 <__lshift>
 80058f6:	4683      	mov	fp, r0
 80058f8:	9b04      	ldr	r3, [sp, #16]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	dd05      	ble.n	800590a <_dtoa_r+0x84a>
 80058fe:	4631      	mov	r1, r6
 8005900:	461a      	mov	r2, r3
 8005902:	4620      	mov	r0, r4
 8005904:	f000 ffc0 	bl	8006888 <__lshift>
 8005908:	4606      	mov	r6, r0
 800590a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800590c:	2b00      	cmp	r3, #0
 800590e:	d069      	beq.n	80059e4 <_dtoa_r+0x924>
 8005910:	4631      	mov	r1, r6
 8005912:	4658      	mov	r0, fp
 8005914:	f001 f824 	bl	8006960 <__mcmp>
 8005918:	2800      	cmp	r0, #0
 800591a:	da63      	bge.n	80059e4 <_dtoa_r+0x924>
 800591c:	2300      	movs	r3, #0
 800591e:	4659      	mov	r1, fp
 8005920:	220a      	movs	r2, #10
 8005922:	4620      	mov	r0, r4
 8005924:	f000 fdb6 	bl	8006494 <__multadd>
 8005928:	9b08      	ldr	r3, [sp, #32]
 800592a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800592e:	4683      	mov	fp, r0
 8005930:	2b00      	cmp	r3, #0
 8005932:	f000 818f 	beq.w	8005c54 <_dtoa_r+0xb94>
 8005936:	4639      	mov	r1, r7
 8005938:	2300      	movs	r3, #0
 800593a:	220a      	movs	r2, #10
 800593c:	4620      	mov	r0, r4
 800593e:	f000 fda9 	bl	8006494 <__multadd>
 8005942:	f1b9 0f00 	cmp.w	r9, #0
 8005946:	4607      	mov	r7, r0
 8005948:	f300 808e 	bgt.w	8005a68 <_dtoa_r+0x9a8>
 800594c:	9b05      	ldr	r3, [sp, #20]
 800594e:	2b02      	cmp	r3, #2
 8005950:	dc50      	bgt.n	80059f4 <_dtoa_r+0x934>
 8005952:	e089      	b.n	8005a68 <_dtoa_r+0x9a8>
 8005954:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005956:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800595a:	e75d      	b.n	8005818 <_dtoa_r+0x758>
 800595c:	9b01      	ldr	r3, [sp, #4]
 800595e:	1e5e      	subs	r6, r3, #1
 8005960:	9b06      	ldr	r3, [sp, #24]
 8005962:	42b3      	cmp	r3, r6
 8005964:	bfbf      	itttt	lt
 8005966:	9b06      	ldrlt	r3, [sp, #24]
 8005968:	9606      	strlt	r6, [sp, #24]
 800596a:	1af2      	sublt	r2, r6, r3
 800596c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800596e:	bfb6      	itet	lt
 8005970:	189b      	addlt	r3, r3, r2
 8005972:	1b9e      	subge	r6, r3, r6
 8005974:	930d      	strlt	r3, [sp, #52]	; 0x34
 8005976:	9b01      	ldr	r3, [sp, #4]
 8005978:	bfb8      	it	lt
 800597a:	2600      	movlt	r6, #0
 800597c:	2b00      	cmp	r3, #0
 800597e:	bfb5      	itete	lt
 8005980:	eba8 0503 	sublt.w	r5, r8, r3
 8005984:	9b01      	ldrge	r3, [sp, #4]
 8005986:	2300      	movlt	r3, #0
 8005988:	4645      	movge	r5, r8
 800598a:	e747      	b.n	800581c <_dtoa_r+0x75c>
 800598c:	9e06      	ldr	r6, [sp, #24]
 800598e:	9f08      	ldr	r7, [sp, #32]
 8005990:	4645      	mov	r5, r8
 8005992:	e74c      	b.n	800582e <_dtoa_r+0x76e>
 8005994:	9a06      	ldr	r2, [sp, #24]
 8005996:	e775      	b.n	8005884 <_dtoa_r+0x7c4>
 8005998:	9b05      	ldr	r3, [sp, #20]
 800599a:	2b01      	cmp	r3, #1
 800599c:	dc18      	bgt.n	80059d0 <_dtoa_r+0x910>
 800599e:	9b02      	ldr	r3, [sp, #8]
 80059a0:	b9b3      	cbnz	r3, 80059d0 <_dtoa_r+0x910>
 80059a2:	9b03      	ldr	r3, [sp, #12]
 80059a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059a8:	b9a3      	cbnz	r3, 80059d4 <_dtoa_r+0x914>
 80059aa:	9b03      	ldr	r3, [sp, #12]
 80059ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80059b0:	0d1b      	lsrs	r3, r3, #20
 80059b2:	051b      	lsls	r3, r3, #20
 80059b4:	b12b      	cbz	r3, 80059c2 <_dtoa_r+0x902>
 80059b6:	9b04      	ldr	r3, [sp, #16]
 80059b8:	3301      	adds	r3, #1
 80059ba:	9304      	str	r3, [sp, #16]
 80059bc:	f108 0801 	add.w	r8, r8, #1
 80059c0:	2301      	movs	r3, #1
 80059c2:	9306      	str	r3, [sp, #24]
 80059c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f47f af74 	bne.w	80058b4 <_dtoa_r+0x7f4>
 80059cc:	2001      	movs	r0, #1
 80059ce:	e779      	b.n	80058c4 <_dtoa_r+0x804>
 80059d0:	2300      	movs	r3, #0
 80059d2:	e7f6      	b.n	80059c2 <_dtoa_r+0x902>
 80059d4:	9b02      	ldr	r3, [sp, #8]
 80059d6:	e7f4      	b.n	80059c2 <_dtoa_r+0x902>
 80059d8:	d085      	beq.n	80058e6 <_dtoa_r+0x826>
 80059da:	4618      	mov	r0, r3
 80059dc:	301c      	adds	r0, #28
 80059de:	e77d      	b.n	80058dc <_dtoa_r+0x81c>
 80059e0:	40240000 	.word	0x40240000
 80059e4:	9b01      	ldr	r3, [sp, #4]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	dc38      	bgt.n	8005a5c <_dtoa_r+0x99c>
 80059ea:	9b05      	ldr	r3, [sp, #20]
 80059ec:	2b02      	cmp	r3, #2
 80059ee:	dd35      	ble.n	8005a5c <_dtoa_r+0x99c>
 80059f0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80059f4:	f1b9 0f00 	cmp.w	r9, #0
 80059f8:	d10d      	bne.n	8005a16 <_dtoa_r+0x956>
 80059fa:	4631      	mov	r1, r6
 80059fc:	464b      	mov	r3, r9
 80059fe:	2205      	movs	r2, #5
 8005a00:	4620      	mov	r0, r4
 8005a02:	f000 fd47 	bl	8006494 <__multadd>
 8005a06:	4601      	mov	r1, r0
 8005a08:	4606      	mov	r6, r0
 8005a0a:	4658      	mov	r0, fp
 8005a0c:	f000 ffa8 	bl	8006960 <__mcmp>
 8005a10:	2800      	cmp	r0, #0
 8005a12:	f73f adbd 	bgt.w	8005590 <_dtoa_r+0x4d0>
 8005a16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a18:	9d00      	ldr	r5, [sp, #0]
 8005a1a:	ea6f 0a03 	mvn.w	sl, r3
 8005a1e:	f04f 0800 	mov.w	r8, #0
 8005a22:	4631      	mov	r1, r6
 8005a24:	4620      	mov	r0, r4
 8005a26:	f000 fd13 	bl	8006450 <_Bfree>
 8005a2a:	2f00      	cmp	r7, #0
 8005a2c:	f43f aeb4 	beq.w	8005798 <_dtoa_r+0x6d8>
 8005a30:	f1b8 0f00 	cmp.w	r8, #0
 8005a34:	d005      	beq.n	8005a42 <_dtoa_r+0x982>
 8005a36:	45b8      	cmp	r8, r7
 8005a38:	d003      	beq.n	8005a42 <_dtoa_r+0x982>
 8005a3a:	4641      	mov	r1, r8
 8005a3c:	4620      	mov	r0, r4
 8005a3e:	f000 fd07 	bl	8006450 <_Bfree>
 8005a42:	4639      	mov	r1, r7
 8005a44:	4620      	mov	r0, r4
 8005a46:	f000 fd03 	bl	8006450 <_Bfree>
 8005a4a:	e6a5      	b.n	8005798 <_dtoa_r+0x6d8>
 8005a4c:	2600      	movs	r6, #0
 8005a4e:	4637      	mov	r7, r6
 8005a50:	e7e1      	b.n	8005a16 <_dtoa_r+0x956>
 8005a52:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005a54:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005a58:	4637      	mov	r7, r6
 8005a5a:	e599      	b.n	8005590 <_dtoa_r+0x4d0>
 8005a5c:	9b08      	ldr	r3, [sp, #32]
 8005a5e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	f000 80fd 	beq.w	8005c62 <_dtoa_r+0xba2>
 8005a68:	2d00      	cmp	r5, #0
 8005a6a:	dd05      	ble.n	8005a78 <_dtoa_r+0x9b8>
 8005a6c:	4639      	mov	r1, r7
 8005a6e:	462a      	mov	r2, r5
 8005a70:	4620      	mov	r0, r4
 8005a72:	f000 ff09 	bl	8006888 <__lshift>
 8005a76:	4607      	mov	r7, r0
 8005a78:	9b06      	ldr	r3, [sp, #24]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d05c      	beq.n	8005b38 <_dtoa_r+0xa78>
 8005a7e:	6879      	ldr	r1, [r7, #4]
 8005a80:	4620      	mov	r0, r4
 8005a82:	f000 fca5 	bl	80063d0 <_Balloc>
 8005a86:	4605      	mov	r5, r0
 8005a88:	b928      	cbnz	r0, 8005a96 <_dtoa_r+0x9d6>
 8005a8a:	4b80      	ldr	r3, [pc, #512]	; (8005c8c <_dtoa_r+0xbcc>)
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005a92:	f7ff bb2e 	b.w	80050f2 <_dtoa_r+0x32>
 8005a96:	693a      	ldr	r2, [r7, #16]
 8005a98:	3202      	adds	r2, #2
 8005a9a:	0092      	lsls	r2, r2, #2
 8005a9c:	f107 010c 	add.w	r1, r7, #12
 8005aa0:	300c      	adds	r0, #12
 8005aa2:	f000 fc87 	bl	80063b4 <memcpy>
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	4629      	mov	r1, r5
 8005aaa:	4620      	mov	r0, r4
 8005aac:	f000 feec 	bl	8006888 <__lshift>
 8005ab0:	9b00      	ldr	r3, [sp, #0]
 8005ab2:	3301      	adds	r3, #1
 8005ab4:	9301      	str	r3, [sp, #4]
 8005ab6:	9b00      	ldr	r3, [sp, #0]
 8005ab8:	444b      	add	r3, r9
 8005aba:	9307      	str	r3, [sp, #28]
 8005abc:	9b02      	ldr	r3, [sp, #8]
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	46b8      	mov	r8, r7
 8005ac4:	9306      	str	r3, [sp, #24]
 8005ac6:	4607      	mov	r7, r0
 8005ac8:	9b01      	ldr	r3, [sp, #4]
 8005aca:	4631      	mov	r1, r6
 8005acc:	3b01      	subs	r3, #1
 8005ace:	4658      	mov	r0, fp
 8005ad0:	9302      	str	r3, [sp, #8]
 8005ad2:	f7ff fa67 	bl	8004fa4 <quorem>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	3330      	adds	r3, #48	; 0x30
 8005ada:	9004      	str	r0, [sp, #16]
 8005adc:	4641      	mov	r1, r8
 8005ade:	4658      	mov	r0, fp
 8005ae0:	9308      	str	r3, [sp, #32]
 8005ae2:	f000 ff3d 	bl	8006960 <__mcmp>
 8005ae6:	463a      	mov	r2, r7
 8005ae8:	4681      	mov	r9, r0
 8005aea:	4631      	mov	r1, r6
 8005aec:	4620      	mov	r0, r4
 8005aee:	f000 ff53 	bl	8006998 <__mdiff>
 8005af2:	68c2      	ldr	r2, [r0, #12]
 8005af4:	9b08      	ldr	r3, [sp, #32]
 8005af6:	4605      	mov	r5, r0
 8005af8:	bb02      	cbnz	r2, 8005b3c <_dtoa_r+0xa7c>
 8005afa:	4601      	mov	r1, r0
 8005afc:	4658      	mov	r0, fp
 8005afe:	f000 ff2f 	bl	8006960 <__mcmp>
 8005b02:	9b08      	ldr	r3, [sp, #32]
 8005b04:	4602      	mov	r2, r0
 8005b06:	4629      	mov	r1, r5
 8005b08:	4620      	mov	r0, r4
 8005b0a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8005b0e:	f000 fc9f 	bl	8006450 <_Bfree>
 8005b12:	9b05      	ldr	r3, [sp, #20]
 8005b14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b16:	9d01      	ldr	r5, [sp, #4]
 8005b18:	ea43 0102 	orr.w	r1, r3, r2
 8005b1c:	9b06      	ldr	r3, [sp, #24]
 8005b1e:	430b      	orrs	r3, r1
 8005b20:	9b08      	ldr	r3, [sp, #32]
 8005b22:	d10d      	bne.n	8005b40 <_dtoa_r+0xa80>
 8005b24:	2b39      	cmp	r3, #57	; 0x39
 8005b26:	d029      	beq.n	8005b7c <_dtoa_r+0xabc>
 8005b28:	f1b9 0f00 	cmp.w	r9, #0
 8005b2c:	dd01      	ble.n	8005b32 <_dtoa_r+0xa72>
 8005b2e:	9b04      	ldr	r3, [sp, #16]
 8005b30:	3331      	adds	r3, #49	; 0x31
 8005b32:	9a02      	ldr	r2, [sp, #8]
 8005b34:	7013      	strb	r3, [r2, #0]
 8005b36:	e774      	b.n	8005a22 <_dtoa_r+0x962>
 8005b38:	4638      	mov	r0, r7
 8005b3a:	e7b9      	b.n	8005ab0 <_dtoa_r+0x9f0>
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	e7e2      	b.n	8005b06 <_dtoa_r+0xa46>
 8005b40:	f1b9 0f00 	cmp.w	r9, #0
 8005b44:	db06      	blt.n	8005b54 <_dtoa_r+0xa94>
 8005b46:	9905      	ldr	r1, [sp, #20]
 8005b48:	ea41 0909 	orr.w	r9, r1, r9
 8005b4c:	9906      	ldr	r1, [sp, #24]
 8005b4e:	ea59 0101 	orrs.w	r1, r9, r1
 8005b52:	d120      	bne.n	8005b96 <_dtoa_r+0xad6>
 8005b54:	2a00      	cmp	r2, #0
 8005b56:	ddec      	ble.n	8005b32 <_dtoa_r+0xa72>
 8005b58:	4659      	mov	r1, fp
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	4620      	mov	r0, r4
 8005b5e:	9301      	str	r3, [sp, #4]
 8005b60:	f000 fe92 	bl	8006888 <__lshift>
 8005b64:	4631      	mov	r1, r6
 8005b66:	4683      	mov	fp, r0
 8005b68:	f000 fefa 	bl	8006960 <__mcmp>
 8005b6c:	2800      	cmp	r0, #0
 8005b6e:	9b01      	ldr	r3, [sp, #4]
 8005b70:	dc02      	bgt.n	8005b78 <_dtoa_r+0xab8>
 8005b72:	d1de      	bne.n	8005b32 <_dtoa_r+0xa72>
 8005b74:	07da      	lsls	r2, r3, #31
 8005b76:	d5dc      	bpl.n	8005b32 <_dtoa_r+0xa72>
 8005b78:	2b39      	cmp	r3, #57	; 0x39
 8005b7a:	d1d8      	bne.n	8005b2e <_dtoa_r+0xa6e>
 8005b7c:	9a02      	ldr	r2, [sp, #8]
 8005b7e:	2339      	movs	r3, #57	; 0x39
 8005b80:	7013      	strb	r3, [r2, #0]
 8005b82:	462b      	mov	r3, r5
 8005b84:	461d      	mov	r5, r3
 8005b86:	3b01      	subs	r3, #1
 8005b88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005b8c:	2a39      	cmp	r2, #57	; 0x39
 8005b8e:	d050      	beq.n	8005c32 <_dtoa_r+0xb72>
 8005b90:	3201      	adds	r2, #1
 8005b92:	701a      	strb	r2, [r3, #0]
 8005b94:	e745      	b.n	8005a22 <_dtoa_r+0x962>
 8005b96:	2a00      	cmp	r2, #0
 8005b98:	dd03      	ble.n	8005ba2 <_dtoa_r+0xae2>
 8005b9a:	2b39      	cmp	r3, #57	; 0x39
 8005b9c:	d0ee      	beq.n	8005b7c <_dtoa_r+0xabc>
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	e7c7      	b.n	8005b32 <_dtoa_r+0xa72>
 8005ba2:	9a01      	ldr	r2, [sp, #4]
 8005ba4:	9907      	ldr	r1, [sp, #28]
 8005ba6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005baa:	428a      	cmp	r2, r1
 8005bac:	d02a      	beq.n	8005c04 <_dtoa_r+0xb44>
 8005bae:	4659      	mov	r1, fp
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	220a      	movs	r2, #10
 8005bb4:	4620      	mov	r0, r4
 8005bb6:	f000 fc6d 	bl	8006494 <__multadd>
 8005bba:	45b8      	cmp	r8, r7
 8005bbc:	4683      	mov	fp, r0
 8005bbe:	f04f 0300 	mov.w	r3, #0
 8005bc2:	f04f 020a 	mov.w	r2, #10
 8005bc6:	4641      	mov	r1, r8
 8005bc8:	4620      	mov	r0, r4
 8005bca:	d107      	bne.n	8005bdc <_dtoa_r+0xb1c>
 8005bcc:	f000 fc62 	bl	8006494 <__multadd>
 8005bd0:	4680      	mov	r8, r0
 8005bd2:	4607      	mov	r7, r0
 8005bd4:	9b01      	ldr	r3, [sp, #4]
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	9301      	str	r3, [sp, #4]
 8005bda:	e775      	b.n	8005ac8 <_dtoa_r+0xa08>
 8005bdc:	f000 fc5a 	bl	8006494 <__multadd>
 8005be0:	4639      	mov	r1, r7
 8005be2:	4680      	mov	r8, r0
 8005be4:	2300      	movs	r3, #0
 8005be6:	220a      	movs	r2, #10
 8005be8:	4620      	mov	r0, r4
 8005bea:	f000 fc53 	bl	8006494 <__multadd>
 8005bee:	4607      	mov	r7, r0
 8005bf0:	e7f0      	b.n	8005bd4 <_dtoa_r+0xb14>
 8005bf2:	f1b9 0f00 	cmp.w	r9, #0
 8005bf6:	9a00      	ldr	r2, [sp, #0]
 8005bf8:	bfcc      	ite	gt
 8005bfa:	464d      	movgt	r5, r9
 8005bfc:	2501      	movle	r5, #1
 8005bfe:	4415      	add	r5, r2
 8005c00:	f04f 0800 	mov.w	r8, #0
 8005c04:	4659      	mov	r1, fp
 8005c06:	2201      	movs	r2, #1
 8005c08:	4620      	mov	r0, r4
 8005c0a:	9301      	str	r3, [sp, #4]
 8005c0c:	f000 fe3c 	bl	8006888 <__lshift>
 8005c10:	4631      	mov	r1, r6
 8005c12:	4683      	mov	fp, r0
 8005c14:	f000 fea4 	bl	8006960 <__mcmp>
 8005c18:	2800      	cmp	r0, #0
 8005c1a:	dcb2      	bgt.n	8005b82 <_dtoa_r+0xac2>
 8005c1c:	d102      	bne.n	8005c24 <_dtoa_r+0xb64>
 8005c1e:	9b01      	ldr	r3, [sp, #4]
 8005c20:	07db      	lsls	r3, r3, #31
 8005c22:	d4ae      	bmi.n	8005b82 <_dtoa_r+0xac2>
 8005c24:	462b      	mov	r3, r5
 8005c26:	461d      	mov	r5, r3
 8005c28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c2c:	2a30      	cmp	r2, #48	; 0x30
 8005c2e:	d0fa      	beq.n	8005c26 <_dtoa_r+0xb66>
 8005c30:	e6f7      	b.n	8005a22 <_dtoa_r+0x962>
 8005c32:	9a00      	ldr	r2, [sp, #0]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d1a5      	bne.n	8005b84 <_dtoa_r+0xac4>
 8005c38:	f10a 0a01 	add.w	sl, sl, #1
 8005c3c:	2331      	movs	r3, #49	; 0x31
 8005c3e:	e779      	b.n	8005b34 <_dtoa_r+0xa74>
 8005c40:	4b13      	ldr	r3, [pc, #76]	; (8005c90 <_dtoa_r+0xbd0>)
 8005c42:	f7ff baaf 	b.w	80051a4 <_dtoa_r+0xe4>
 8005c46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	f47f aa86 	bne.w	800515a <_dtoa_r+0x9a>
 8005c4e:	4b11      	ldr	r3, [pc, #68]	; (8005c94 <_dtoa_r+0xbd4>)
 8005c50:	f7ff baa8 	b.w	80051a4 <_dtoa_r+0xe4>
 8005c54:	f1b9 0f00 	cmp.w	r9, #0
 8005c58:	dc03      	bgt.n	8005c62 <_dtoa_r+0xba2>
 8005c5a:	9b05      	ldr	r3, [sp, #20]
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	f73f aec9 	bgt.w	80059f4 <_dtoa_r+0x934>
 8005c62:	9d00      	ldr	r5, [sp, #0]
 8005c64:	4631      	mov	r1, r6
 8005c66:	4658      	mov	r0, fp
 8005c68:	f7ff f99c 	bl	8004fa4 <quorem>
 8005c6c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005c70:	f805 3b01 	strb.w	r3, [r5], #1
 8005c74:	9a00      	ldr	r2, [sp, #0]
 8005c76:	1aaa      	subs	r2, r5, r2
 8005c78:	4591      	cmp	r9, r2
 8005c7a:	ddba      	ble.n	8005bf2 <_dtoa_r+0xb32>
 8005c7c:	4659      	mov	r1, fp
 8005c7e:	2300      	movs	r3, #0
 8005c80:	220a      	movs	r2, #10
 8005c82:	4620      	mov	r0, r4
 8005c84:	f000 fc06 	bl	8006494 <__multadd>
 8005c88:	4683      	mov	fp, r0
 8005c8a:	e7eb      	b.n	8005c64 <_dtoa_r+0xba4>
 8005c8c:	08008ffc 	.word	0x08008ffc
 8005c90:	08008dfc 	.word	0x08008dfc
 8005c94:	08008f79 	.word	0x08008f79

08005c98 <rshift>:
 8005c98:	6903      	ldr	r3, [r0, #16]
 8005c9a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005c9e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005ca2:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005ca6:	f100 0414 	add.w	r4, r0, #20
 8005caa:	dd45      	ble.n	8005d38 <rshift+0xa0>
 8005cac:	f011 011f 	ands.w	r1, r1, #31
 8005cb0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005cb4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005cb8:	d10c      	bne.n	8005cd4 <rshift+0x3c>
 8005cba:	f100 0710 	add.w	r7, r0, #16
 8005cbe:	4629      	mov	r1, r5
 8005cc0:	42b1      	cmp	r1, r6
 8005cc2:	d334      	bcc.n	8005d2e <rshift+0x96>
 8005cc4:	1a9b      	subs	r3, r3, r2
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	1eea      	subs	r2, r5, #3
 8005cca:	4296      	cmp	r6, r2
 8005ccc:	bf38      	it	cc
 8005cce:	2300      	movcc	r3, #0
 8005cd0:	4423      	add	r3, r4
 8005cd2:	e015      	b.n	8005d00 <rshift+0x68>
 8005cd4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005cd8:	f1c1 0820 	rsb	r8, r1, #32
 8005cdc:	40cf      	lsrs	r7, r1
 8005cde:	f105 0e04 	add.w	lr, r5, #4
 8005ce2:	46a1      	mov	r9, r4
 8005ce4:	4576      	cmp	r6, lr
 8005ce6:	46f4      	mov	ip, lr
 8005ce8:	d815      	bhi.n	8005d16 <rshift+0x7e>
 8005cea:	1a9b      	subs	r3, r3, r2
 8005cec:	009a      	lsls	r2, r3, #2
 8005cee:	3a04      	subs	r2, #4
 8005cf0:	3501      	adds	r5, #1
 8005cf2:	42ae      	cmp	r6, r5
 8005cf4:	bf38      	it	cc
 8005cf6:	2200      	movcc	r2, #0
 8005cf8:	18a3      	adds	r3, r4, r2
 8005cfa:	50a7      	str	r7, [r4, r2]
 8005cfc:	b107      	cbz	r7, 8005d00 <rshift+0x68>
 8005cfe:	3304      	adds	r3, #4
 8005d00:	1b1a      	subs	r2, r3, r4
 8005d02:	42a3      	cmp	r3, r4
 8005d04:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005d08:	bf08      	it	eq
 8005d0a:	2300      	moveq	r3, #0
 8005d0c:	6102      	str	r2, [r0, #16]
 8005d0e:	bf08      	it	eq
 8005d10:	6143      	streq	r3, [r0, #20]
 8005d12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005d16:	f8dc c000 	ldr.w	ip, [ip]
 8005d1a:	fa0c fc08 	lsl.w	ip, ip, r8
 8005d1e:	ea4c 0707 	orr.w	r7, ip, r7
 8005d22:	f849 7b04 	str.w	r7, [r9], #4
 8005d26:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005d2a:	40cf      	lsrs	r7, r1
 8005d2c:	e7da      	b.n	8005ce4 <rshift+0x4c>
 8005d2e:	f851 cb04 	ldr.w	ip, [r1], #4
 8005d32:	f847 cf04 	str.w	ip, [r7, #4]!
 8005d36:	e7c3      	b.n	8005cc0 <rshift+0x28>
 8005d38:	4623      	mov	r3, r4
 8005d3a:	e7e1      	b.n	8005d00 <rshift+0x68>

08005d3c <__hexdig_fun>:
 8005d3c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005d40:	2b09      	cmp	r3, #9
 8005d42:	d802      	bhi.n	8005d4a <__hexdig_fun+0xe>
 8005d44:	3820      	subs	r0, #32
 8005d46:	b2c0      	uxtb	r0, r0
 8005d48:	4770      	bx	lr
 8005d4a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005d4e:	2b05      	cmp	r3, #5
 8005d50:	d801      	bhi.n	8005d56 <__hexdig_fun+0x1a>
 8005d52:	3847      	subs	r0, #71	; 0x47
 8005d54:	e7f7      	b.n	8005d46 <__hexdig_fun+0xa>
 8005d56:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005d5a:	2b05      	cmp	r3, #5
 8005d5c:	d801      	bhi.n	8005d62 <__hexdig_fun+0x26>
 8005d5e:	3827      	subs	r0, #39	; 0x27
 8005d60:	e7f1      	b.n	8005d46 <__hexdig_fun+0xa>
 8005d62:	2000      	movs	r0, #0
 8005d64:	4770      	bx	lr
	...

08005d68 <__gethex>:
 8005d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d6c:	ed2d 8b02 	vpush	{d8}
 8005d70:	b089      	sub	sp, #36	; 0x24
 8005d72:	ee08 0a10 	vmov	s16, r0
 8005d76:	9304      	str	r3, [sp, #16]
 8005d78:	4bbc      	ldr	r3, [pc, #752]	; (800606c <__gethex+0x304>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	9301      	str	r3, [sp, #4]
 8005d7e:	4618      	mov	r0, r3
 8005d80:	468b      	mov	fp, r1
 8005d82:	4690      	mov	r8, r2
 8005d84:	f7fa fa34 	bl	80001f0 <strlen>
 8005d88:	9b01      	ldr	r3, [sp, #4]
 8005d8a:	f8db 2000 	ldr.w	r2, [fp]
 8005d8e:	4403      	add	r3, r0
 8005d90:	4682      	mov	sl, r0
 8005d92:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005d96:	9305      	str	r3, [sp, #20]
 8005d98:	1c93      	adds	r3, r2, #2
 8005d9a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8005d9e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005da2:	32fe      	adds	r2, #254	; 0xfe
 8005da4:	18d1      	adds	r1, r2, r3
 8005da6:	461f      	mov	r7, r3
 8005da8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005dac:	9100      	str	r1, [sp, #0]
 8005dae:	2830      	cmp	r0, #48	; 0x30
 8005db0:	d0f8      	beq.n	8005da4 <__gethex+0x3c>
 8005db2:	f7ff ffc3 	bl	8005d3c <__hexdig_fun>
 8005db6:	4604      	mov	r4, r0
 8005db8:	2800      	cmp	r0, #0
 8005dba:	d13a      	bne.n	8005e32 <__gethex+0xca>
 8005dbc:	9901      	ldr	r1, [sp, #4]
 8005dbe:	4652      	mov	r2, sl
 8005dc0:	4638      	mov	r0, r7
 8005dc2:	f001 f9ed 	bl	80071a0 <strncmp>
 8005dc6:	4605      	mov	r5, r0
 8005dc8:	2800      	cmp	r0, #0
 8005dca:	d168      	bne.n	8005e9e <__gethex+0x136>
 8005dcc:	f817 000a 	ldrb.w	r0, [r7, sl]
 8005dd0:	eb07 060a 	add.w	r6, r7, sl
 8005dd4:	f7ff ffb2 	bl	8005d3c <__hexdig_fun>
 8005dd8:	2800      	cmp	r0, #0
 8005dda:	d062      	beq.n	8005ea2 <__gethex+0x13a>
 8005ddc:	4633      	mov	r3, r6
 8005dde:	7818      	ldrb	r0, [r3, #0]
 8005de0:	2830      	cmp	r0, #48	; 0x30
 8005de2:	461f      	mov	r7, r3
 8005de4:	f103 0301 	add.w	r3, r3, #1
 8005de8:	d0f9      	beq.n	8005dde <__gethex+0x76>
 8005dea:	f7ff ffa7 	bl	8005d3c <__hexdig_fun>
 8005dee:	2301      	movs	r3, #1
 8005df0:	fab0 f480 	clz	r4, r0
 8005df4:	0964      	lsrs	r4, r4, #5
 8005df6:	4635      	mov	r5, r6
 8005df8:	9300      	str	r3, [sp, #0]
 8005dfa:	463a      	mov	r2, r7
 8005dfc:	4616      	mov	r6, r2
 8005dfe:	3201      	adds	r2, #1
 8005e00:	7830      	ldrb	r0, [r6, #0]
 8005e02:	f7ff ff9b 	bl	8005d3c <__hexdig_fun>
 8005e06:	2800      	cmp	r0, #0
 8005e08:	d1f8      	bne.n	8005dfc <__gethex+0x94>
 8005e0a:	9901      	ldr	r1, [sp, #4]
 8005e0c:	4652      	mov	r2, sl
 8005e0e:	4630      	mov	r0, r6
 8005e10:	f001 f9c6 	bl	80071a0 <strncmp>
 8005e14:	b980      	cbnz	r0, 8005e38 <__gethex+0xd0>
 8005e16:	b94d      	cbnz	r5, 8005e2c <__gethex+0xc4>
 8005e18:	eb06 050a 	add.w	r5, r6, sl
 8005e1c:	462a      	mov	r2, r5
 8005e1e:	4616      	mov	r6, r2
 8005e20:	3201      	adds	r2, #1
 8005e22:	7830      	ldrb	r0, [r6, #0]
 8005e24:	f7ff ff8a 	bl	8005d3c <__hexdig_fun>
 8005e28:	2800      	cmp	r0, #0
 8005e2a:	d1f8      	bne.n	8005e1e <__gethex+0xb6>
 8005e2c:	1bad      	subs	r5, r5, r6
 8005e2e:	00ad      	lsls	r5, r5, #2
 8005e30:	e004      	b.n	8005e3c <__gethex+0xd4>
 8005e32:	2400      	movs	r4, #0
 8005e34:	4625      	mov	r5, r4
 8005e36:	e7e0      	b.n	8005dfa <__gethex+0x92>
 8005e38:	2d00      	cmp	r5, #0
 8005e3a:	d1f7      	bne.n	8005e2c <__gethex+0xc4>
 8005e3c:	7833      	ldrb	r3, [r6, #0]
 8005e3e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005e42:	2b50      	cmp	r3, #80	; 0x50
 8005e44:	d13b      	bne.n	8005ebe <__gethex+0x156>
 8005e46:	7873      	ldrb	r3, [r6, #1]
 8005e48:	2b2b      	cmp	r3, #43	; 0x2b
 8005e4a:	d02c      	beq.n	8005ea6 <__gethex+0x13e>
 8005e4c:	2b2d      	cmp	r3, #45	; 0x2d
 8005e4e:	d02e      	beq.n	8005eae <__gethex+0x146>
 8005e50:	1c71      	adds	r1, r6, #1
 8005e52:	f04f 0900 	mov.w	r9, #0
 8005e56:	7808      	ldrb	r0, [r1, #0]
 8005e58:	f7ff ff70 	bl	8005d3c <__hexdig_fun>
 8005e5c:	1e43      	subs	r3, r0, #1
 8005e5e:	b2db      	uxtb	r3, r3
 8005e60:	2b18      	cmp	r3, #24
 8005e62:	d82c      	bhi.n	8005ebe <__gethex+0x156>
 8005e64:	f1a0 0210 	sub.w	r2, r0, #16
 8005e68:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005e6c:	f7ff ff66 	bl	8005d3c <__hexdig_fun>
 8005e70:	1e43      	subs	r3, r0, #1
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	2b18      	cmp	r3, #24
 8005e76:	d91d      	bls.n	8005eb4 <__gethex+0x14c>
 8005e78:	f1b9 0f00 	cmp.w	r9, #0
 8005e7c:	d000      	beq.n	8005e80 <__gethex+0x118>
 8005e7e:	4252      	negs	r2, r2
 8005e80:	4415      	add	r5, r2
 8005e82:	f8cb 1000 	str.w	r1, [fp]
 8005e86:	b1e4      	cbz	r4, 8005ec2 <__gethex+0x15a>
 8005e88:	9b00      	ldr	r3, [sp, #0]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	bf14      	ite	ne
 8005e8e:	2700      	movne	r7, #0
 8005e90:	2706      	moveq	r7, #6
 8005e92:	4638      	mov	r0, r7
 8005e94:	b009      	add	sp, #36	; 0x24
 8005e96:	ecbd 8b02 	vpop	{d8}
 8005e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e9e:	463e      	mov	r6, r7
 8005ea0:	4625      	mov	r5, r4
 8005ea2:	2401      	movs	r4, #1
 8005ea4:	e7ca      	b.n	8005e3c <__gethex+0xd4>
 8005ea6:	f04f 0900 	mov.w	r9, #0
 8005eaa:	1cb1      	adds	r1, r6, #2
 8005eac:	e7d3      	b.n	8005e56 <__gethex+0xee>
 8005eae:	f04f 0901 	mov.w	r9, #1
 8005eb2:	e7fa      	b.n	8005eaa <__gethex+0x142>
 8005eb4:	230a      	movs	r3, #10
 8005eb6:	fb03 0202 	mla	r2, r3, r2, r0
 8005eba:	3a10      	subs	r2, #16
 8005ebc:	e7d4      	b.n	8005e68 <__gethex+0x100>
 8005ebe:	4631      	mov	r1, r6
 8005ec0:	e7df      	b.n	8005e82 <__gethex+0x11a>
 8005ec2:	1bf3      	subs	r3, r6, r7
 8005ec4:	3b01      	subs	r3, #1
 8005ec6:	4621      	mov	r1, r4
 8005ec8:	2b07      	cmp	r3, #7
 8005eca:	dc0b      	bgt.n	8005ee4 <__gethex+0x17c>
 8005ecc:	ee18 0a10 	vmov	r0, s16
 8005ed0:	f000 fa7e 	bl	80063d0 <_Balloc>
 8005ed4:	4604      	mov	r4, r0
 8005ed6:	b940      	cbnz	r0, 8005eea <__gethex+0x182>
 8005ed8:	4b65      	ldr	r3, [pc, #404]	; (8006070 <__gethex+0x308>)
 8005eda:	4602      	mov	r2, r0
 8005edc:	21de      	movs	r1, #222	; 0xde
 8005ede:	4865      	ldr	r0, [pc, #404]	; (8006074 <__gethex+0x30c>)
 8005ee0:	f001 f97e 	bl	80071e0 <__assert_func>
 8005ee4:	3101      	adds	r1, #1
 8005ee6:	105b      	asrs	r3, r3, #1
 8005ee8:	e7ee      	b.n	8005ec8 <__gethex+0x160>
 8005eea:	f100 0914 	add.w	r9, r0, #20
 8005eee:	f04f 0b00 	mov.w	fp, #0
 8005ef2:	f1ca 0301 	rsb	r3, sl, #1
 8005ef6:	f8cd 9008 	str.w	r9, [sp, #8]
 8005efa:	f8cd b000 	str.w	fp, [sp]
 8005efe:	9306      	str	r3, [sp, #24]
 8005f00:	42b7      	cmp	r7, r6
 8005f02:	d340      	bcc.n	8005f86 <__gethex+0x21e>
 8005f04:	9802      	ldr	r0, [sp, #8]
 8005f06:	9b00      	ldr	r3, [sp, #0]
 8005f08:	f840 3b04 	str.w	r3, [r0], #4
 8005f0c:	eba0 0009 	sub.w	r0, r0, r9
 8005f10:	1080      	asrs	r0, r0, #2
 8005f12:	0146      	lsls	r6, r0, #5
 8005f14:	6120      	str	r0, [r4, #16]
 8005f16:	4618      	mov	r0, r3
 8005f18:	f000 fb50 	bl	80065bc <__hi0bits>
 8005f1c:	1a30      	subs	r0, r6, r0
 8005f1e:	f8d8 6000 	ldr.w	r6, [r8]
 8005f22:	42b0      	cmp	r0, r6
 8005f24:	dd63      	ble.n	8005fee <__gethex+0x286>
 8005f26:	1b87      	subs	r7, r0, r6
 8005f28:	4639      	mov	r1, r7
 8005f2a:	4620      	mov	r0, r4
 8005f2c:	f000 feea 	bl	8006d04 <__any_on>
 8005f30:	4682      	mov	sl, r0
 8005f32:	b1a8      	cbz	r0, 8005f60 <__gethex+0x1f8>
 8005f34:	1e7b      	subs	r3, r7, #1
 8005f36:	1159      	asrs	r1, r3, #5
 8005f38:	f003 021f 	and.w	r2, r3, #31
 8005f3c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005f40:	f04f 0a01 	mov.w	sl, #1
 8005f44:	fa0a f202 	lsl.w	r2, sl, r2
 8005f48:	420a      	tst	r2, r1
 8005f4a:	d009      	beq.n	8005f60 <__gethex+0x1f8>
 8005f4c:	4553      	cmp	r3, sl
 8005f4e:	dd05      	ble.n	8005f5c <__gethex+0x1f4>
 8005f50:	1eb9      	subs	r1, r7, #2
 8005f52:	4620      	mov	r0, r4
 8005f54:	f000 fed6 	bl	8006d04 <__any_on>
 8005f58:	2800      	cmp	r0, #0
 8005f5a:	d145      	bne.n	8005fe8 <__gethex+0x280>
 8005f5c:	f04f 0a02 	mov.w	sl, #2
 8005f60:	4639      	mov	r1, r7
 8005f62:	4620      	mov	r0, r4
 8005f64:	f7ff fe98 	bl	8005c98 <rshift>
 8005f68:	443d      	add	r5, r7
 8005f6a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005f6e:	42ab      	cmp	r3, r5
 8005f70:	da4c      	bge.n	800600c <__gethex+0x2a4>
 8005f72:	ee18 0a10 	vmov	r0, s16
 8005f76:	4621      	mov	r1, r4
 8005f78:	f000 fa6a 	bl	8006450 <_Bfree>
 8005f7c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005f7e:	2300      	movs	r3, #0
 8005f80:	6013      	str	r3, [r2, #0]
 8005f82:	27a3      	movs	r7, #163	; 0xa3
 8005f84:	e785      	b.n	8005e92 <__gethex+0x12a>
 8005f86:	1e73      	subs	r3, r6, #1
 8005f88:	9a05      	ldr	r2, [sp, #20]
 8005f8a:	9303      	str	r3, [sp, #12]
 8005f8c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d019      	beq.n	8005fc8 <__gethex+0x260>
 8005f94:	f1bb 0f20 	cmp.w	fp, #32
 8005f98:	d107      	bne.n	8005faa <__gethex+0x242>
 8005f9a:	9b02      	ldr	r3, [sp, #8]
 8005f9c:	9a00      	ldr	r2, [sp, #0]
 8005f9e:	f843 2b04 	str.w	r2, [r3], #4
 8005fa2:	9302      	str	r3, [sp, #8]
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	9300      	str	r3, [sp, #0]
 8005fa8:	469b      	mov	fp, r3
 8005faa:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8005fae:	f7ff fec5 	bl	8005d3c <__hexdig_fun>
 8005fb2:	9b00      	ldr	r3, [sp, #0]
 8005fb4:	f000 000f 	and.w	r0, r0, #15
 8005fb8:	fa00 f00b 	lsl.w	r0, r0, fp
 8005fbc:	4303      	orrs	r3, r0
 8005fbe:	9300      	str	r3, [sp, #0]
 8005fc0:	f10b 0b04 	add.w	fp, fp, #4
 8005fc4:	9b03      	ldr	r3, [sp, #12]
 8005fc6:	e00d      	b.n	8005fe4 <__gethex+0x27c>
 8005fc8:	9b03      	ldr	r3, [sp, #12]
 8005fca:	9a06      	ldr	r2, [sp, #24]
 8005fcc:	4413      	add	r3, r2
 8005fce:	42bb      	cmp	r3, r7
 8005fd0:	d3e0      	bcc.n	8005f94 <__gethex+0x22c>
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	9901      	ldr	r1, [sp, #4]
 8005fd6:	9307      	str	r3, [sp, #28]
 8005fd8:	4652      	mov	r2, sl
 8005fda:	f001 f8e1 	bl	80071a0 <strncmp>
 8005fde:	9b07      	ldr	r3, [sp, #28]
 8005fe0:	2800      	cmp	r0, #0
 8005fe2:	d1d7      	bne.n	8005f94 <__gethex+0x22c>
 8005fe4:	461e      	mov	r6, r3
 8005fe6:	e78b      	b.n	8005f00 <__gethex+0x198>
 8005fe8:	f04f 0a03 	mov.w	sl, #3
 8005fec:	e7b8      	b.n	8005f60 <__gethex+0x1f8>
 8005fee:	da0a      	bge.n	8006006 <__gethex+0x29e>
 8005ff0:	1a37      	subs	r7, r6, r0
 8005ff2:	4621      	mov	r1, r4
 8005ff4:	ee18 0a10 	vmov	r0, s16
 8005ff8:	463a      	mov	r2, r7
 8005ffa:	f000 fc45 	bl	8006888 <__lshift>
 8005ffe:	1bed      	subs	r5, r5, r7
 8006000:	4604      	mov	r4, r0
 8006002:	f100 0914 	add.w	r9, r0, #20
 8006006:	f04f 0a00 	mov.w	sl, #0
 800600a:	e7ae      	b.n	8005f6a <__gethex+0x202>
 800600c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006010:	42a8      	cmp	r0, r5
 8006012:	dd72      	ble.n	80060fa <__gethex+0x392>
 8006014:	1b45      	subs	r5, r0, r5
 8006016:	42ae      	cmp	r6, r5
 8006018:	dc36      	bgt.n	8006088 <__gethex+0x320>
 800601a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800601e:	2b02      	cmp	r3, #2
 8006020:	d02a      	beq.n	8006078 <__gethex+0x310>
 8006022:	2b03      	cmp	r3, #3
 8006024:	d02c      	beq.n	8006080 <__gethex+0x318>
 8006026:	2b01      	cmp	r3, #1
 8006028:	d115      	bne.n	8006056 <__gethex+0x2ee>
 800602a:	42ae      	cmp	r6, r5
 800602c:	d113      	bne.n	8006056 <__gethex+0x2ee>
 800602e:	2e01      	cmp	r6, #1
 8006030:	d10b      	bne.n	800604a <__gethex+0x2e2>
 8006032:	9a04      	ldr	r2, [sp, #16]
 8006034:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006038:	6013      	str	r3, [r2, #0]
 800603a:	2301      	movs	r3, #1
 800603c:	6123      	str	r3, [r4, #16]
 800603e:	f8c9 3000 	str.w	r3, [r9]
 8006042:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006044:	2762      	movs	r7, #98	; 0x62
 8006046:	601c      	str	r4, [r3, #0]
 8006048:	e723      	b.n	8005e92 <__gethex+0x12a>
 800604a:	1e71      	subs	r1, r6, #1
 800604c:	4620      	mov	r0, r4
 800604e:	f000 fe59 	bl	8006d04 <__any_on>
 8006052:	2800      	cmp	r0, #0
 8006054:	d1ed      	bne.n	8006032 <__gethex+0x2ca>
 8006056:	ee18 0a10 	vmov	r0, s16
 800605a:	4621      	mov	r1, r4
 800605c:	f000 f9f8 	bl	8006450 <_Bfree>
 8006060:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006062:	2300      	movs	r3, #0
 8006064:	6013      	str	r3, [r2, #0]
 8006066:	2750      	movs	r7, #80	; 0x50
 8006068:	e713      	b.n	8005e92 <__gethex+0x12a>
 800606a:	bf00      	nop
 800606c:	08009078 	.word	0x08009078
 8006070:	08008ffc 	.word	0x08008ffc
 8006074:	0800900d 	.word	0x0800900d
 8006078:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1eb      	bne.n	8006056 <__gethex+0x2ee>
 800607e:	e7d8      	b.n	8006032 <__gethex+0x2ca>
 8006080:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006082:	2b00      	cmp	r3, #0
 8006084:	d1d5      	bne.n	8006032 <__gethex+0x2ca>
 8006086:	e7e6      	b.n	8006056 <__gethex+0x2ee>
 8006088:	1e6f      	subs	r7, r5, #1
 800608a:	f1ba 0f00 	cmp.w	sl, #0
 800608e:	d131      	bne.n	80060f4 <__gethex+0x38c>
 8006090:	b127      	cbz	r7, 800609c <__gethex+0x334>
 8006092:	4639      	mov	r1, r7
 8006094:	4620      	mov	r0, r4
 8006096:	f000 fe35 	bl	8006d04 <__any_on>
 800609a:	4682      	mov	sl, r0
 800609c:	117b      	asrs	r3, r7, #5
 800609e:	2101      	movs	r1, #1
 80060a0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80060a4:	f007 071f 	and.w	r7, r7, #31
 80060a8:	fa01 f707 	lsl.w	r7, r1, r7
 80060ac:	421f      	tst	r7, r3
 80060ae:	4629      	mov	r1, r5
 80060b0:	4620      	mov	r0, r4
 80060b2:	bf18      	it	ne
 80060b4:	f04a 0a02 	orrne.w	sl, sl, #2
 80060b8:	1b76      	subs	r6, r6, r5
 80060ba:	f7ff fded 	bl	8005c98 <rshift>
 80060be:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80060c2:	2702      	movs	r7, #2
 80060c4:	f1ba 0f00 	cmp.w	sl, #0
 80060c8:	d048      	beq.n	800615c <__gethex+0x3f4>
 80060ca:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80060ce:	2b02      	cmp	r3, #2
 80060d0:	d015      	beq.n	80060fe <__gethex+0x396>
 80060d2:	2b03      	cmp	r3, #3
 80060d4:	d017      	beq.n	8006106 <__gethex+0x39e>
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d109      	bne.n	80060ee <__gethex+0x386>
 80060da:	f01a 0f02 	tst.w	sl, #2
 80060de:	d006      	beq.n	80060ee <__gethex+0x386>
 80060e0:	f8d9 0000 	ldr.w	r0, [r9]
 80060e4:	ea4a 0a00 	orr.w	sl, sl, r0
 80060e8:	f01a 0f01 	tst.w	sl, #1
 80060ec:	d10e      	bne.n	800610c <__gethex+0x3a4>
 80060ee:	f047 0710 	orr.w	r7, r7, #16
 80060f2:	e033      	b.n	800615c <__gethex+0x3f4>
 80060f4:	f04f 0a01 	mov.w	sl, #1
 80060f8:	e7d0      	b.n	800609c <__gethex+0x334>
 80060fa:	2701      	movs	r7, #1
 80060fc:	e7e2      	b.n	80060c4 <__gethex+0x35c>
 80060fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006100:	f1c3 0301 	rsb	r3, r3, #1
 8006104:	9315      	str	r3, [sp, #84]	; 0x54
 8006106:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006108:	2b00      	cmp	r3, #0
 800610a:	d0f0      	beq.n	80060ee <__gethex+0x386>
 800610c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006110:	f104 0314 	add.w	r3, r4, #20
 8006114:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006118:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800611c:	f04f 0c00 	mov.w	ip, #0
 8006120:	4618      	mov	r0, r3
 8006122:	f853 2b04 	ldr.w	r2, [r3], #4
 8006126:	f1b2 3fff 	cmp.w	r2, #4294967295
 800612a:	d01c      	beq.n	8006166 <__gethex+0x3fe>
 800612c:	3201      	adds	r2, #1
 800612e:	6002      	str	r2, [r0, #0]
 8006130:	2f02      	cmp	r7, #2
 8006132:	f104 0314 	add.w	r3, r4, #20
 8006136:	d13f      	bne.n	80061b8 <__gethex+0x450>
 8006138:	f8d8 2000 	ldr.w	r2, [r8]
 800613c:	3a01      	subs	r2, #1
 800613e:	42b2      	cmp	r2, r6
 8006140:	d10a      	bne.n	8006158 <__gethex+0x3f0>
 8006142:	1171      	asrs	r1, r6, #5
 8006144:	2201      	movs	r2, #1
 8006146:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800614a:	f006 061f 	and.w	r6, r6, #31
 800614e:	fa02 f606 	lsl.w	r6, r2, r6
 8006152:	421e      	tst	r6, r3
 8006154:	bf18      	it	ne
 8006156:	4617      	movne	r7, r2
 8006158:	f047 0720 	orr.w	r7, r7, #32
 800615c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800615e:	601c      	str	r4, [r3, #0]
 8006160:	9b04      	ldr	r3, [sp, #16]
 8006162:	601d      	str	r5, [r3, #0]
 8006164:	e695      	b.n	8005e92 <__gethex+0x12a>
 8006166:	4299      	cmp	r1, r3
 8006168:	f843 cc04 	str.w	ip, [r3, #-4]
 800616c:	d8d8      	bhi.n	8006120 <__gethex+0x3b8>
 800616e:	68a3      	ldr	r3, [r4, #8]
 8006170:	459b      	cmp	fp, r3
 8006172:	db19      	blt.n	80061a8 <__gethex+0x440>
 8006174:	6861      	ldr	r1, [r4, #4]
 8006176:	ee18 0a10 	vmov	r0, s16
 800617a:	3101      	adds	r1, #1
 800617c:	f000 f928 	bl	80063d0 <_Balloc>
 8006180:	4681      	mov	r9, r0
 8006182:	b918      	cbnz	r0, 800618c <__gethex+0x424>
 8006184:	4b1a      	ldr	r3, [pc, #104]	; (80061f0 <__gethex+0x488>)
 8006186:	4602      	mov	r2, r0
 8006188:	2184      	movs	r1, #132	; 0x84
 800618a:	e6a8      	b.n	8005ede <__gethex+0x176>
 800618c:	6922      	ldr	r2, [r4, #16]
 800618e:	3202      	adds	r2, #2
 8006190:	f104 010c 	add.w	r1, r4, #12
 8006194:	0092      	lsls	r2, r2, #2
 8006196:	300c      	adds	r0, #12
 8006198:	f000 f90c 	bl	80063b4 <memcpy>
 800619c:	4621      	mov	r1, r4
 800619e:	ee18 0a10 	vmov	r0, s16
 80061a2:	f000 f955 	bl	8006450 <_Bfree>
 80061a6:	464c      	mov	r4, r9
 80061a8:	6923      	ldr	r3, [r4, #16]
 80061aa:	1c5a      	adds	r2, r3, #1
 80061ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80061b0:	6122      	str	r2, [r4, #16]
 80061b2:	2201      	movs	r2, #1
 80061b4:	615a      	str	r2, [r3, #20]
 80061b6:	e7bb      	b.n	8006130 <__gethex+0x3c8>
 80061b8:	6922      	ldr	r2, [r4, #16]
 80061ba:	455a      	cmp	r2, fp
 80061bc:	dd0b      	ble.n	80061d6 <__gethex+0x46e>
 80061be:	2101      	movs	r1, #1
 80061c0:	4620      	mov	r0, r4
 80061c2:	f7ff fd69 	bl	8005c98 <rshift>
 80061c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80061ca:	3501      	adds	r5, #1
 80061cc:	42ab      	cmp	r3, r5
 80061ce:	f6ff aed0 	blt.w	8005f72 <__gethex+0x20a>
 80061d2:	2701      	movs	r7, #1
 80061d4:	e7c0      	b.n	8006158 <__gethex+0x3f0>
 80061d6:	f016 061f 	ands.w	r6, r6, #31
 80061da:	d0fa      	beq.n	80061d2 <__gethex+0x46a>
 80061dc:	449a      	add	sl, r3
 80061de:	f1c6 0620 	rsb	r6, r6, #32
 80061e2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80061e6:	f000 f9e9 	bl	80065bc <__hi0bits>
 80061ea:	42b0      	cmp	r0, r6
 80061ec:	dbe7      	blt.n	80061be <__gethex+0x456>
 80061ee:	e7f0      	b.n	80061d2 <__gethex+0x46a>
 80061f0:	08008ffc 	.word	0x08008ffc

080061f4 <L_shift>:
 80061f4:	f1c2 0208 	rsb	r2, r2, #8
 80061f8:	0092      	lsls	r2, r2, #2
 80061fa:	b570      	push	{r4, r5, r6, lr}
 80061fc:	f1c2 0620 	rsb	r6, r2, #32
 8006200:	6843      	ldr	r3, [r0, #4]
 8006202:	6804      	ldr	r4, [r0, #0]
 8006204:	fa03 f506 	lsl.w	r5, r3, r6
 8006208:	432c      	orrs	r4, r5
 800620a:	40d3      	lsrs	r3, r2
 800620c:	6004      	str	r4, [r0, #0]
 800620e:	f840 3f04 	str.w	r3, [r0, #4]!
 8006212:	4288      	cmp	r0, r1
 8006214:	d3f4      	bcc.n	8006200 <L_shift+0xc>
 8006216:	bd70      	pop	{r4, r5, r6, pc}

08006218 <__match>:
 8006218:	b530      	push	{r4, r5, lr}
 800621a:	6803      	ldr	r3, [r0, #0]
 800621c:	3301      	adds	r3, #1
 800621e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006222:	b914      	cbnz	r4, 800622a <__match+0x12>
 8006224:	6003      	str	r3, [r0, #0]
 8006226:	2001      	movs	r0, #1
 8006228:	bd30      	pop	{r4, r5, pc}
 800622a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800622e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006232:	2d19      	cmp	r5, #25
 8006234:	bf98      	it	ls
 8006236:	3220      	addls	r2, #32
 8006238:	42a2      	cmp	r2, r4
 800623a:	d0f0      	beq.n	800621e <__match+0x6>
 800623c:	2000      	movs	r0, #0
 800623e:	e7f3      	b.n	8006228 <__match+0x10>

08006240 <__hexnan>:
 8006240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006244:	680b      	ldr	r3, [r1, #0]
 8006246:	6801      	ldr	r1, [r0, #0]
 8006248:	115e      	asrs	r6, r3, #5
 800624a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800624e:	f013 031f 	ands.w	r3, r3, #31
 8006252:	b087      	sub	sp, #28
 8006254:	bf18      	it	ne
 8006256:	3604      	addne	r6, #4
 8006258:	2500      	movs	r5, #0
 800625a:	1f37      	subs	r7, r6, #4
 800625c:	4682      	mov	sl, r0
 800625e:	4690      	mov	r8, r2
 8006260:	9301      	str	r3, [sp, #4]
 8006262:	f846 5c04 	str.w	r5, [r6, #-4]
 8006266:	46b9      	mov	r9, r7
 8006268:	463c      	mov	r4, r7
 800626a:	9502      	str	r5, [sp, #8]
 800626c:	46ab      	mov	fp, r5
 800626e:	784a      	ldrb	r2, [r1, #1]
 8006270:	1c4b      	adds	r3, r1, #1
 8006272:	9303      	str	r3, [sp, #12]
 8006274:	b342      	cbz	r2, 80062c8 <__hexnan+0x88>
 8006276:	4610      	mov	r0, r2
 8006278:	9105      	str	r1, [sp, #20]
 800627a:	9204      	str	r2, [sp, #16]
 800627c:	f7ff fd5e 	bl	8005d3c <__hexdig_fun>
 8006280:	2800      	cmp	r0, #0
 8006282:	d14f      	bne.n	8006324 <__hexnan+0xe4>
 8006284:	9a04      	ldr	r2, [sp, #16]
 8006286:	9905      	ldr	r1, [sp, #20]
 8006288:	2a20      	cmp	r2, #32
 800628a:	d818      	bhi.n	80062be <__hexnan+0x7e>
 800628c:	9b02      	ldr	r3, [sp, #8]
 800628e:	459b      	cmp	fp, r3
 8006290:	dd13      	ble.n	80062ba <__hexnan+0x7a>
 8006292:	454c      	cmp	r4, r9
 8006294:	d206      	bcs.n	80062a4 <__hexnan+0x64>
 8006296:	2d07      	cmp	r5, #7
 8006298:	dc04      	bgt.n	80062a4 <__hexnan+0x64>
 800629a:	462a      	mov	r2, r5
 800629c:	4649      	mov	r1, r9
 800629e:	4620      	mov	r0, r4
 80062a0:	f7ff ffa8 	bl	80061f4 <L_shift>
 80062a4:	4544      	cmp	r4, r8
 80062a6:	d950      	bls.n	800634a <__hexnan+0x10a>
 80062a8:	2300      	movs	r3, #0
 80062aa:	f1a4 0904 	sub.w	r9, r4, #4
 80062ae:	f844 3c04 	str.w	r3, [r4, #-4]
 80062b2:	f8cd b008 	str.w	fp, [sp, #8]
 80062b6:	464c      	mov	r4, r9
 80062b8:	461d      	mov	r5, r3
 80062ba:	9903      	ldr	r1, [sp, #12]
 80062bc:	e7d7      	b.n	800626e <__hexnan+0x2e>
 80062be:	2a29      	cmp	r2, #41	; 0x29
 80062c0:	d156      	bne.n	8006370 <__hexnan+0x130>
 80062c2:	3102      	adds	r1, #2
 80062c4:	f8ca 1000 	str.w	r1, [sl]
 80062c8:	f1bb 0f00 	cmp.w	fp, #0
 80062cc:	d050      	beq.n	8006370 <__hexnan+0x130>
 80062ce:	454c      	cmp	r4, r9
 80062d0:	d206      	bcs.n	80062e0 <__hexnan+0xa0>
 80062d2:	2d07      	cmp	r5, #7
 80062d4:	dc04      	bgt.n	80062e0 <__hexnan+0xa0>
 80062d6:	462a      	mov	r2, r5
 80062d8:	4649      	mov	r1, r9
 80062da:	4620      	mov	r0, r4
 80062dc:	f7ff ff8a 	bl	80061f4 <L_shift>
 80062e0:	4544      	cmp	r4, r8
 80062e2:	d934      	bls.n	800634e <__hexnan+0x10e>
 80062e4:	f1a8 0204 	sub.w	r2, r8, #4
 80062e8:	4623      	mov	r3, r4
 80062ea:	f853 1b04 	ldr.w	r1, [r3], #4
 80062ee:	f842 1f04 	str.w	r1, [r2, #4]!
 80062f2:	429f      	cmp	r7, r3
 80062f4:	d2f9      	bcs.n	80062ea <__hexnan+0xaa>
 80062f6:	1b3b      	subs	r3, r7, r4
 80062f8:	f023 0303 	bic.w	r3, r3, #3
 80062fc:	3304      	adds	r3, #4
 80062fe:	3401      	adds	r4, #1
 8006300:	3e03      	subs	r6, #3
 8006302:	42b4      	cmp	r4, r6
 8006304:	bf88      	it	hi
 8006306:	2304      	movhi	r3, #4
 8006308:	4443      	add	r3, r8
 800630a:	2200      	movs	r2, #0
 800630c:	f843 2b04 	str.w	r2, [r3], #4
 8006310:	429f      	cmp	r7, r3
 8006312:	d2fb      	bcs.n	800630c <__hexnan+0xcc>
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	b91b      	cbnz	r3, 8006320 <__hexnan+0xe0>
 8006318:	4547      	cmp	r7, r8
 800631a:	d127      	bne.n	800636c <__hexnan+0x12c>
 800631c:	2301      	movs	r3, #1
 800631e:	603b      	str	r3, [r7, #0]
 8006320:	2005      	movs	r0, #5
 8006322:	e026      	b.n	8006372 <__hexnan+0x132>
 8006324:	3501      	adds	r5, #1
 8006326:	2d08      	cmp	r5, #8
 8006328:	f10b 0b01 	add.w	fp, fp, #1
 800632c:	dd06      	ble.n	800633c <__hexnan+0xfc>
 800632e:	4544      	cmp	r4, r8
 8006330:	d9c3      	bls.n	80062ba <__hexnan+0x7a>
 8006332:	2300      	movs	r3, #0
 8006334:	f844 3c04 	str.w	r3, [r4, #-4]
 8006338:	2501      	movs	r5, #1
 800633a:	3c04      	subs	r4, #4
 800633c:	6822      	ldr	r2, [r4, #0]
 800633e:	f000 000f 	and.w	r0, r0, #15
 8006342:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8006346:	6022      	str	r2, [r4, #0]
 8006348:	e7b7      	b.n	80062ba <__hexnan+0x7a>
 800634a:	2508      	movs	r5, #8
 800634c:	e7b5      	b.n	80062ba <__hexnan+0x7a>
 800634e:	9b01      	ldr	r3, [sp, #4]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d0df      	beq.n	8006314 <__hexnan+0xd4>
 8006354:	f04f 32ff 	mov.w	r2, #4294967295
 8006358:	f1c3 0320 	rsb	r3, r3, #32
 800635c:	fa22 f303 	lsr.w	r3, r2, r3
 8006360:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006364:	401a      	ands	r2, r3
 8006366:	f846 2c04 	str.w	r2, [r6, #-4]
 800636a:	e7d3      	b.n	8006314 <__hexnan+0xd4>
 800636c:	3f04      	subs	r7, #4
 800636e:	e7d1      	b.n	8006314 <__hexnan+0xd4>
 8006370:	2004      	movs	r0, #4
 8006372:	b007      	add	sp, #28
 8006374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006378 <_localeconv_r>:
 8006378:	4800      	ldr	r0, [pc, #0]	; (800637c <_localeconv_r+0x4>)
 800637a:	4770      	bx	lr
 800637c:	20000168 	.word	0x20000168

08006380 <malloc>:
 8006380:	4b02      	ldr	r3, [pc, #8]	; (800638c <malloc+0xc>)
 8006382:	4601      	mov	r1, r0
 8006384:	6818      	ldr	r0, [r3, #0]
 8006386:	f000 bd3d 	b.w	8006e04 <_malloc_r>
 800638a:	bf00      	nop
 800638c:	20000010 	.word	0x20000010

08006390 <__ascii_mbtowc>:
 8006390:	b082      	sub	sp, #8
 8006392:	b901      	cbnz	r1, 8006396 <__ascii_mbtowc+0x6>
 8006394:	a901      	add	r1, sp, #4
 8006396:	b142      	cbz	r2, 80063aa <__ascii_mbtowc+0x1a>
 8006398:	b14b      	cbz	r3, 80063ae <__ascii_mbtowc+0x1e>
 800639a:	7813      	ldrb	r3, [r2, #0]
 800639c:	600b      	str	r3, [r1, #0]
 800639e:	7812      	ldrb	r2, [r2, #0]
 80063a0:	1e10      	subs	r0, r2, #0
 80063a2:	bf18      	it	ne
 80063a4:	2001      	movne	r0, #1
 80063a6:	b002      	add	sp, #8
 80063a8:	4770      	bx	lr
 80063aa:	4610      	mov	r0, r2
 80063ac:	e7fb      	b.n	80063a6 <__ascii_mbtowc+0x16>
 80063ae:	f06f 0001 	mvn.w	r0, #1
 80063b2:	e7f8      	b.n	80063a6 <__ascii_mbtowc+0x16>

080063b4 <memcpy>:
 80063b4:	440a      	add	r2, r1
 80063b6:	4291      	cmp	r1, r2
 80063b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80063bc:	d100      	bne.n	80063c0 <memcpy+0xc>
 80063be:	4770      	bx	lr
 80063c0:	b510      	push	{r4, lr}
 80063c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80063ca:	4291      	cmp	r1, r2
 80063cc:	d1f9      	bne.n	80063c2 <memcpy+0xe>
 80063ce:	bd10      	pop	{r4, pc}

080063d0 <_Balloc>:
 80063d0:	b570      	push	{r4, r5, r6, lr}
 80063d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80063d4:	4604      	mov	r4, r0
 80063d6:	460d      	mov	r5, r1
 80063d8:	b976      	cbnz	r6, 80063f8 <_Balloc+0x28>
 80063da:	2010      	movs	r0, #16
 80063dc:	f7ff ffd0 	bl	8006380 <malloc>
 80063e0:	4602      	mov	r2, r0
 80063e2:	6260      	str	r0, [r4, #36]	; 0x24
 80063e4:	b920      	cbnz	r0, 80063f0 <_Balloc+0x20>
 80063e6:	4b18      	ldr	r3, [pc, #96]	; (8006448 <_Balloc+0x78>)
 80063e8:	4818      	ldr	r0, [pc, #96]	; (800644c <_Balloc+0x7c>)
 80063ea:	2166      	movs	r1, #102	; 0x66
 80063ec:	f000 fef8 	bl	80071e0 <__assert_func>
 80063f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063f4:	6006      	str	r6, [r0, #0]
 80063f6:	60c6      	str	r6, [r0, #12]
 80063f8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80063fa:	68f3      	ldr	r3, [r6, #12]
 80063fc:	b183      	cbz	r3, 8006420 <_Balloc+0x50>
 80063fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006406:	b9b8      	cbnz	r0, 8006438 <_Balloc+0x68>
 8006408:	2101      	movs	r1, #1
 800640a:	fa01 f605 	lsl.w	r6, r1, r5
 800640e:	1d72      	adds	r2, r6, #5
 8006410:	0092      	lsls	r2, r2, #2
 8006412:	4620      	mov	r0, r4
 8006414:	f000 fc97 	bl	8006d46 <_calloc_r>
 8006418:	b160      	cbz	r0, 8006434 <_Balloc+0x64>
 800641a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800641e:	e00e      	b.n	800643e <_Balloc+0x6e>
 8006420:	2221      	movs	r2, #33	; 0x21
 8006422:	2104      	movs	r1, #4
 8006424:	4620      	mov	r0, r4
 8006426:	f000 fc8e 	bl	8006d46 <_calloc_r>
 800642a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800642c:	60f0      	str	r0, [r6, #12]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d1e4      	bne.n	80063fe <_Balloc+0x2e>
 8006434:	2000      	movs	r0, #0
 8006436:	bd70      	pop	{r4, r5, r6, pc}
 8006438:	6802      	ldr	r2, [r0, #0]
 800643a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800643e:	2300      	movs	r3, #0
 8006440:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006444:	e7f7      	b.n	8006436 <_Balloc+0x66>
 8006446:	bf00      	nop
 8006448:	08008f86 	.word	0x08008f86
 800644c:	0800908c 	.word	0x0800908c

08006450 <_Bfree>:
 8006450:	b570      	push	{r4, r5, r6, lr}
 8006452:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006454:	4605      	mov	r5, r0
 8006456:	460c      	mov	r4, r1
 8006458:	b976      	cbnz	r6, 8006478 <_Bfree+0x28>
 800645a:	2010      	movs	r0, #16
 800645c:	f7ff ff90 	bl	8006380 <malloc>
 8006460:	4602      	mov	r2, r0
 8006462:	6268      	str	r0, [r5, #36]	; 0x24
 8006464:	b920      	cbnz	r0, 8006470 <_Bfree+0x20>
 8006466:	4b09      	ldr	r3, [pc, #36]	; (800648c <_Bfree+0x3c>)
 8006468:	4809      	ldr	r0, [pc, #36]	; (8006490 <_Bfree+0x40>)
 800646a:	218a      	movs	r1, #138	; 0x8a
 800646c:	f000 feb8 	bl	80071e0 <__assert_func>
 8006470:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006474:	6006      	str	r6, [r0, #0]
 8006476:	60c6      	str	r6, [r0, #12]
 8006478:	b13c      	cbz	r4, 800648a <_Bfree+0x3a>
 800647a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800647c:	6862      	ldr	r2, [r4, #4]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006484:	6021      	str	r1, [r4, #0]
 8006486:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800648a:	bd70      	pop	{r4, r5, r6, pc}
 800648c:	08008f86 	.word	0x08008f86
 8006490:	0800908c 	.word	0x0800908c

08006494 <__multadd>:
 8006494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006498:	690e      	ldr	r6, [r1, #16]
 800649a:	4607      	mov	r7, r0
 800649c:	4698      	mov	r8, r3
 800649e:	460c      	mov	r4, r1
 80064a0:	f101 0014 	add.w	r0, r1, #20
 80064a4:	2300      	movs	r3, #0
 80064a6:	6805      	ldr	r5, [r0, #0]
 80064a8:	b2a9      	uxth	r1, r5
 80064aa:	fb02 8101 	mla	r1, r2, r1, r8
 80064ae:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80064b2:	0c2d      	lsrs	r5, r5, #16
 80064b4:	fb02 c505 	mla	r5, r2, r5, ip
 80064b8:	b289      	uxth	r1, r1
 80064ba:	3301      	adds	r3, #1
 80064bc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80064c0:	429e      	cmp	r6, r3
 80064c2:	f840 1b04 	str.w	r1, [r0], #4
 80064c6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80064ca:	dcec      	bgt.n	80064a6 <__multadd+0x12>
 80064cc:	f1b8 0f00 	cmp.w	r8, #0
 80064d0:	d022      	beq.n	8006518 <__multadd+0x84>
 80064d2:	68a3      	ldr	r3, [r4, #8]
 80064d4:	42b3      	cmp	r3, r6
 80064d6:	dc19      	bgt.n	800650c <__multadd+0x78>
 80064d8:	6861      	ldr	r1, [r4, #4]
 80064da:	4638      	mov	r0, r7
 80064dc:	3101      	adds	r1, #1
 80064de:	f7ff ff77 	bl	80063d0 <_Balloc>
 80064e2:	4605      	mov	r5, r0
 80064e4:	b928      	cbnz	r0, 80064f2 <__multadd+0x5e>
 80064e6:	4602      	mov	r2, r0
 80064e8:	4b0d      	ldr	r3, [pc, #52]	; (8006520 <__multadd+0x8c>)
 80064ea:	480e      	ldr	r0, [pc, #56]	; (8006524 <__multadd+0x90>)
 80064ec:	21b5      	movs	r1, #181	; 0xb5
 80064ee:	f000 fe77 	bl	80071e0 <__assert_func>
 80064f2:	6922      	ldr	r2, [r4, #16]
 80064f4:	3202      	adds	r2, #2
 80064f6:	f104 010c 	add.w	r1, r4, #12
 80064fa:	0092      	lsls	r2, r2, #2
 80064fc:	300c      	adds	r0, #12
 80064fe:	f7ff ff59 	bl	80063b4 <memcpy>
 8006502:	4621      	mov	r1, r4
 8006504:	4638      	mov	r0, r7
 8006506:	f7ff ffa3 	bl	8006450 <_Bfree>
 800650a:	462c      	mov	r4, r5
 800650c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006510:	3601      	adds	r6, #1
 8006512:	f8c3 8014 	str.w	r8, [r3, #20]
 8006516:	6126      	str	r6, [r4, #16]
 8006518:	4620      	mov	r0, r4
 800651a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800651e:	bf00      	nop
 8006520:	08008ffc 	.word	0x08008ffc
 8006524:	0800908c 	.word	0x0800908c

08006528 <__s2b>:
 8006528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800652c:	460c      	mov	r4, r1
 800652e:	4615      	mov	r5, r2
 8006530:	461f      	mov	r7, r3
 8006532:	2209      	movs	r2, #9
 8006534:	3308      	adds	r3, #8
 8006536:	4606      	mov	r6, r0
 8006538:	fb93 f3f2 	sdiv	r3, r3, r2
 800653c:	2100      	movs	r1, #0
 800653e:	2201      	movs	r2, #1
 8006540:	429a      	cmp	r2, r3
 8006542:	db09      	blt.n	8006558 <__s2b+0x30>
 8006544:	4630      	mov	r0, r6
 8006546:	f7ff ff43 	bl	80063d0 <_Balloc>
 800654a:	b940      	cbnz	r0, 800655e <__s2b+0x36>
 800654c:	4602      	mov	r2, r0
 800654e:	4b19      	ldr	r3, [pc, #100]	; (80065b4 <__s2b+0x8c>)
 8006550:	4819      	ldr	r0, [pc, #100]	; (80065b8 <__s2b+0x90>)
 8006552:	21ce      	movs	r1, #206	; 0xce
 8006554:	f000 fe44 	bl	80071e0 <__assert_func>
 8006558:	0052      	lsls	r2, r2, #1
 800655a:	3101      	adds	r1, #1
 800655c:	e7f0      	b.n	8006540 <__s2b+0x18>
 800655e:	9b08      	ldr	r3, [sp, #32]
 8006560:	6143      	str	r3, [r0, #20]
 8006562:	2d09      	cmp	r5, #9
 8006564:	f04f 0301 	mov.w	r3, #1
 8006568:	6103      	str	r3, [r0, #16]
 800656a:	dd16      	ble.n	800659a <__s2b+0x72>
 800656c:	f104 0909 	add.w	r9, r4, #9
 8006570:	46c8      	mov	r8, r9
 8006572:	442c      	add	r4, r5
 8006574:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006578:	4601      	mov	r1, r0
 800657a:	3b30      	subs	r3, #48	; 0x30
 800657c:	220a      	movs	r2, #10
 800657e:	4630      	mov	r0, r6
 8006580:	f7ff ff88 	bl	8006494 <__multadd>
 8006584:	45a0      	cmp	r8, r4
 8006586:	d1f5      	bne.n	8006574 <__s2b+0x4c>
 8006588:	f1a5 0408 	sub.w	r4, r5, #8
 800658c:	444c      	add	r4, r9
 800658e:	1b2d      	subs	r5, r5, r4
 8006590:	1963      	adds	r3, r4, r5
 8006592:	42bb      	cmp	r3, r7
 8006594:	db04      	blt.n	80065a0 <__s2b+0x78>
 8006596:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800659a:	340a      	adds	r4, #10
 800659c:	2509      	movs	r5, #9
 800659e:	e7f6      	b.n	800658e <__s2b+0x66>
 80065a0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80065a4:	4601      	mov	r1, r0
 80065a6:	3b30      	subs	r3, #48	; 0x30
 80065a8:	220a      	movs	r2, #10
 80065aa:	4630      	mov	r0, r6
 80065ac:	f7ff ff72 	bl	8006494 <__multadd>
 80065b0:	e7ee      	b.n	8006590 <__s2b+0x68>
 80065b2:	bf00      	nop
 80065b4:	08008ffc 	.word	0x08008ffc
 80065b8:	0800908c 	.word	0x0800908c

080065bc <__hi0bits>:
 80065bc:	0c03      	lsrs	r3, r0, #16
 80065be:	041b      	lsls	r3, r3, #16
 80065c0:	b9d3      	cbnz	r3, 80065f8 <__hi0bits+0x3c>
 80065c2:	0400      	lsls	r0, r0, #16
 80065c4:	2310      	movs	r3, #16
 80065c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80065ca:	bf04      	itt	eq
 80065cc:	0200      	lsleq	r0, r0, #8
 80065ce:	3308      	addeq	r3, #8
 80065d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80065d4:	bf04      	itt	eq
 80065d6:	0100      	lsleq	r0, r0, #4
 80065d8:	3304      	addeq	r3, #4
 80065da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80065de:	bf04      	itt	eq
 80065e0:	0080      	lsleq	r0, r0, #2
 80065e2:	3302      	addeq	r3, #2
 80065e4:	2800      	cmp	r0, #0
 80065e6:	db05      	blt.n	80065f4 <__hi0bits+0x38>
 80065e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80065ec:	f103 0301 	add.w	r3, r3, #1
 80065f0:	bf08      	it	eq
 80065f2:	2320      	moveq	r3, #32
 80065f4:	4618      	mov	r0, r3
 80065f6:	4770      	bx	lr
 80065f8:	2300      	movs	r3, #0
 80065fa:	e7e4      	b.n	80065c6 <__hi0bits+0xa>

080065fc <__lo0bits>:
 80065fc:	6803      	ldr	r3, [r0, #0]
 80065fe:	f013 0207 	ands.w	r2, r3, #7
 8006602:	4601      	mov	r1, r0
 8006604:	d00b      	beq.n	800661e <__lo0bits+0x22>
 8006606:	07da      	lsls	r2, r3, #31
 8006608:	d424      	bmi.n	8006654 <__lo0bits+0x58>
 800660a:	0798      	lsls	r0, r3, #30
 800660c:	bf49      	itett	mi
 800660e:	085b      	lsrmi	r3, r3, #1
 8006610:	089b      	lsrpl	r3, r3, #2
 8006612:	2001      	movmi	r0, #1
 8006614:	600b      	strmi	r3, [r1, #0]
 8006616:	bf5c      	itt	pl
 8006618:	600b      	strpl	r3, [r1, #0]
 800661a:	2002      	movpl	r0, #2
 800661c:	4770      	bx	lr
 800661e:	b298      	uxth	r0, r3
 8006620:	b9b0      	cbnz	r0, 8006650 <__lo0bits+0x54>
 8006622:	0c1b      	lsrs	r3, r3, #16
 8006624:	2010      	movs	r0, #16
 8006626:	f013 0fff 	tst.w	r3, #255	; 0xff
 800662a:	bf04      	itt	eq
 800662c:	0a1b      	lsreq	r3, r3, #8
 800662e:	3008      	addeq	r0, #8
 8006630:	071a      	lsls	r2, r3, #28
 8006632:	bf04      	itt	eq
 8006634:	091b      	lsreq	r3, r3, #4
 8006636:	3004      	addeq	r0, #4
 8006638:	079a      	lsls	r2, r3, #30
 800663a:	bf04      	itt	eq
 800663c:	089b      	lsreq	r3, r3, #2
 800663e:	3002      	addeq	r0, #2
 8006640:	07da      	lsls	r2, r3, #31
 8006642:	d403      	bmi.n	800664c <__lo0bits+0x50>
 8006644:	085b      	lsrs	r3, r3, #1
 8006646:	f100 0001 	add.w	r0, r0, #1
 800664a:	d005      	beq.n	8006658 <__lo0bits+0x5c>
 800664c:	600b      	str	r3, [r1, #0]
 800664e:	4770      	bx	lr
 8006650:	4610      	mov	r0, r2
 8006652:	e7e8      	b.n	8006626 <__lo0bits+0x2a>
 8006654:	2000      	movs	r0, #0
 8006656:	4770      	bx	lr
 8006658:	2020      	movs	r0, #32
 800665a:	4770      	bx	lr

0800665c <__i2b>:
 800665c:	b510      	push	{r4, lr}
 800665e:	460c      	mov	r4, r1
 8006660:	2101      	movs	r1, #1
 8006662:	f7ff feb5 	bl	80063d0 <_Balloc>
 8006666:	4602      	mov	r2, r0
 8006668:	b928      	cbnz	r0, 8006676 <__i2b+0x1a>
 800666a:	4b05      	ldr	r3, [pc, #20]	; (8006680 <__i2b+0x24>)
 800666c:	4805      	ldr	r0, [pc, #20]	; (8006684 <__i2b+0x28>)
 800666e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006672:	f000 fdb5 	bl	80071e0 <__assert_func>
 8006676:	2301      	movs	r3, #1
 8006678:	6144      	str	r4, [r0, #20]
 800667a:	6103      	str	r3, [r0, #16]
 800667c:	bd10      	pop	{r4, pc}
 800667e:	bf00      	nop
 8006680:	08008ffc 	.word	0x08008ffc
 8006684:	0800908c 	.word	0x0800908c

08006688 <__multiply>:
 8006688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800668c:	4614      	mov	r4, r2
 800668e:	690a      	ldr	r2, [r1, #16]
 8006690:	6923      	ldr	r3, [r4, #16]
 8006692:	429a      	cmp	r2, r3
 8006694:	bfb8      	it	lt
 8006696:	460b      	movlt	r3, r1
 8006698:	460d      	mov	r5, r1
 800669a:	bfbc      	itt	lt
 800669c:	4625      	movlt	r5, r4
 800669e:	461c      	movlt	r4, r3
 80066a0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80066a4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80066a8:	68ab      	ldr	r3, [r5, #8]
 80066aa:	6869      	ldr	r1, [r5, #4]
 80066ac:	eb0a 0709 	add.w	r7, sl, r9
 80066b0:	42bb      	cmp	r3, r7
 80066b2:	b085      	sub	sp, #20
 80066b4:	bfb8      	it	lt
 80066b6:	3101      	addlt	r1, #1
 80066b8:	f7ff fe8a 	bl	80063d0 <_Balloc>
 80066bc:	b930      	cbnz	r0, 80066cc <__multiply+0x44>
 80066be:	4602      	mov	r2, r0
 80066c0:	4b42      	ldr	r3, [pc, #264]	; (80067cc <__multiply+0x144>)
 80066c2:	4843      	ldr	r0, [pc, #268]	; (80067d0 <__multiply+0x148>)
 80066c4:	f240 115d 	movw	r1, #349	; 0x15d
 80066c8:	f000 fd8a 	bl	80071e0 <__assert_func>
 80066cc:	f100 0614 	add.w	r6, r0, #20
 80066d0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80066d4:	4633      	mov	r3, r6
 80066d6:	2200      	movs	r2, #0
 80066d8:	4543      	cmp	r3, r8
 80066da:	d31e      	bcc.n	800671a <__multiply+0x92>
 80066dc:	f105 0c14 	add.w	ip, r5, #20
 80066e0:	f104 0314 	add.w	r3, r4, #20
 80066e4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80066e8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80066ec:	9202      	str	r2, [sp, #8]
 80066ee:	ebac 0205 	sub.w	r2, ip, r5
 80066f2:	3a15      	subs	r2, #21
 80066f4:	f022 0203 	bic.w	r2, r2, #3
 80066f8:	3204      	adds	r2, #4
 80066fa:	f105 0115 	add.w	r1, r5, #21
 80066fe:	458c      	cmp	ip, r1
 8006700:	bf38      	it	cc
 8006702:	2204      	movcc	r2, #4
 8006704:	9201      	str	r2, [sp, #4]
 8006706:	9a02      	ldr	r2, [sp, #8]
 8006708:	9303      	str	r3, [sp, #12]
 800670a:	429a      	cmp	r2, r3
 800670c:	d808      	bhi.n	8006720 <__multiply+0x98>
 800670e:	2f00      	cmp	r7, #0
 8006710:	dc55      	bgt.n	80067be <__multiply+0x136>
 8006712:	6107      	str	r7, [r0, #16]
 8006714:	b005      	add	sp, #20
 8006716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800671a:	f843 2b04 	str.w	r2, [r3], #4
 800671e:	e7db      	b.n	80066d8 <__multiply+0x50>
 8006720:	f8b3 a000 	ldrh.w	sl, [r3]
 8006724:	f1ba 0f00 	cmp.w	sl, #0
 8006728:	d020      	beq.n	800676c <__multiply+0xe4>
 800672a:	f105 0e14 	add.w	lr, r5, #20
 800672e:	46b1      	mov	r9, r6
 8006730:	2200      	movs	r2, #0
 8006732:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006736:	f8d9 b000 	ldr.w	fp, [r9]
 800673a:	b2a1      	uxth	r1, r4
 800673c:	fa1f fb8b 	uxth.w	fp, fp
 8006740:	fb0a b101 	mla	r1, sl, r1, fp
 8006744:	4411      	add	r1, r2
 8006746:	f8d9 2000 	ldr.w	r2, [r9]
 800674a:	0c24      	lsrs	r4, r4, #16
 800674c:	0c12      	lsrs	r2, r2, #16
 800674e:	fb0a 2404 	mla	r4, sl, r4, r2
 8006752:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006756:	b289      	uxth	r1, r1
 8006758:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800675c:	45f4      	cmp	ip, lr
 800675e:	f849 1b04 	str.w	r1, [r9], #4
 8006762:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006766:	d8e4      	bhi.n	8006732 <__multiply+0xaa>
 8006768:	9901      	ldr	r1, [sp, #4]
 800676a:	5072      	str	r2, [r6, r1]
 800676c:	9a03      	ldr	r2, [sp, #12]
 800676e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006772:	3304      	adds	r3, #4
 8006774:	f1b9 0f00 	cmp.w	r9, #0
 8006778:	d01f      	beq.n	80067ba <__multiply+0x132>
 800677a:	6834      	ldr	r4, [r6, #0]
 800677c:	f105 0114 	add.w	r1, r5, #20
 8006780:	46b6      	mov	lr, r6
 8006782:	f04f 0a00 	mov.w	sl, #0
 8006786:	880a      	ldrh	r2, [r1, #0]
 8006788:	f8be b002 	ldrh.w	fp, [lr, #2]
 800678c:	fb09 b202 	mla	r2, r9, r2, fp
 8006790:	4492      	add	sl, r2
 8006792:	b2a4      	uxth	r4, r4
 8006794:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006798:	f84e 4b04 	str.w	r4, [lr], #4
 800679c:	f851 4b04 	ldr.w	r4, [r1], #4
 80067a0:	f8be 2000 	ldrh.w	r2, [lr]
 80067a4:	0c24      	lsrs	r4, r4, #16
 80067a6:	fb09 2404 	mla	r4, r9, r4, r2
 80067aa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80067ae:	458c      	cmp	ip, r1
 80067b0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80067b4:	d8e7      	bhi.n	8006786 <__multiply+0xfe>
 80067b6:	9a01      	ldr	r2, [sp, #4]
 80067b8:	50b4      	str	r4, [r6, r2]
 80067ba:	3604      	adds	r6, #4
 80067bc:	e7a3      	b.n	8006706 <__multiply+0x7e>
 80067be:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1a5      	bne.n	8006712 <__multiply+0x8a>
 80067c6:	3f01      	subs	r7, #1
 80067c8:	e7a1      	b.n	800670e <__multiply+0x86>
 80067ca:	bf00      	nop
 80067cc:	08008ffc 	.word	0x08008ffc
 80067d0:	0800908c 	.word	0x0800908c

080067d4 <__pow5mult>:
 80067d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067d8:	4615      	mov	r5, r2
 80067da:	f012 0203 	ands.w	r2, r2, #3
 80067de:	4606      	mov	r6, r0
 80067e0:	460f      	mov	r7, r1
 80067e2:	d007      	beq.n	80067f4 <__pow5mult+0x20>
 80067e4:	4c25      	ldr	r4, [pc, #148]	; (800687c <__pow5mult+0xa8>)
 80067e6:	3a01      	subs	r2, #1
 80067e8:	2300      	movs	r3, #0
 80067ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067ee:	f7ff fe51 	bl	8006494 <__multadd>
 80067f2:	4607      	mov	r7, r0
 80067f4:	10ad      	asrs	r5, r5, #2
 80067f6:	d03d      	beq.n	8006874 <__pow5mult+0xa0>
 80067f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80067fa:	b97c      	cbnz	r4, 800681c <__pow5mult+0x48>
 80067fc:	2010      	movs	r0, #16
 80067fe:	f7ff fdbf 	bl	8006380 <malloc>
 8006802:	4602      	mov	r2, r0
 8006804:	6270      	str	r0, [r6, #36]	; 0x24
 8006806:	b928      	cbnz	r0, 8006814 <__pow5mult+0x40>
 8006808:	4b1d      	ldr	r3, [pc, #116]	; (8006880 <__pow5mult+0xac>)
 800680a:	481e      	ldr	r0, [pc, #120]	; (8006884 <__pow5mult+0xb0>)
 800680c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006810:	f000 fce6 	bl	80071e0 <__assert_func>
 8006814:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006818:	6004      	str	r4, [r0, #0]
 800681a:	60c4      	str	r4, [r0, #12]
 800681c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006820:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006824:	b94c      	cbnz	r4, 800683a <__pow5mult+0x66>
 8006826:	f240 2171 	movw	r1, #625	; 0x271
 800682a:	4630      	mov	r0, r6
 800682c:	f7ff ff16 	bl	800665c <__i2b>
 8006830:	2300      	movs	r3, #0
 8006832:	f8c8 0008 	str.w	r0, [r8, #8]
 8006836:	4604      	mov	r4, r0
 8006838:	6003      	str	r3, [r0, #0]
 800683a:	f04f 0900 	mov.w	r9, #0
 800683e:	07eb      	lsls	r3, r5, #31
 8006840:	d50a      	bpl.n	8006858 <__pow5mult+0x84>
 8006842:	4639      	mov	r1, r7
 8006844:	4622      	mov	r2, r4
 8006846:	4630      	mov	r0, r6
 8006848:	f7ff ff1e 	bl	8006688 <__multiply>
 800684c:	4639      	mov	r1, r7
 800684e:	4680      	mov	r8, r0
 8006850:	4630      	mov	r0, r6
 8006852:	f7ff fdfd 	bl	8006450 <_Bfree>
 8006856:	4647      	mov	r7, r8
 8006858:	106d      	asrs	r5, r5, #1
 800685a:	d00b      	beq.n	8006874 <__pow5mult+0xa0>
 800685c:	6820      	ldr	r0, [r4, #0]
 800685e:	b938      	cbnz	r0, 8006870 <__pow5mult+0x9c>
 8006860:	4622      	mov	r2, r4
 8006862:	4621      	mov	r1, r4
 8006864:	4630      	mov	r0, r6
 8006866:	f7ff ff0f 	bl	8006688 <__multiply>
 800686a:	6020      	str	r0, [r4, #0]
 800686c:	f8c0 9000 	str.w	r9, [r0]
 8006870:	4604      	mov	r4, r0
 8006872:	e7e4      	b.n	800683e <__pow5mult+0x6a>
 8006874:	4638      	mov	r0, r7
 8006876:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800687a:	bf00      	nop
 800687c:	080091e0 	.word	0x080091e0
 8006880:	08008f86 	.word	0x08008f86
 8006884:	0800908c 	.word	0x0800908c

08006888 <__lshift>:
 8006888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800688c:	460c      	mov	r4, r1
 800688e:	6849      	ldr	r1, [r1, #4]
 8006890:	6923      	ldr	r3, [r4, #16]
 8006892:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006896:	68a3      	ldr	r3, [r4, #8]
 8006898:	4607      	mov	r7, r0
 800689a:	4691      	mov	r9, r2
 800689c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80068a0:	f108 0601 	add.w	r6, r8, #1
 80068a4:	42b3      	cmp	r3, r6
 80068a6:	db0b      	blt.n	80068c0 <__lshift+0x38>
 80068a8:	4638      	mov	r0, r7
 80068aa:	f7ff fd91 	bl	80063d0 <_Balloc>
 80068ae:	4605      	mov	r5, r0
 80068b0:	b948      	cbnz	r0, 80068c6 <__lshift+0x3e>
 80068b2:	4602      	mov	r2, r0
 80068b4:	4b28      	ldr	r3, [pc, #160]	; (8006958 <__lshift+0xd0>)
 80068b6:	4829      	ldr	r0, [pc, #164]	; (800695c <__lshift+0xd4>)
 80068b8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80068bc:	f000 fc90 	bl	80071e0 <__assert_func>
 80068c0:	3101      	adds	r1, #1
 80068c2:	005b      	lsls	r3, r3, #1
 80068c4:	e7ee      	b.n	80068a4 <__lshift+0x1c>
 80068c6:	2300      	movs	r3, #0
 80068c8:	f100 0114 	add.w	r1, r0, #20
 80068cc:	f100 0210 	add.w	r2, r0, #16
 80068d0:	4618      	mov	r0, r3
 80068d2:	4553      	cmp	r3, sl
 80068d4:	db33      	blt.n	800693e <__lshift+0xb6>
 80068d6:	6920      	ldr	r0, [r4, #16]
 80068d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80068dc:	f104 0314 	add.w	r3, r4, #20
 80068e0:	f019 091f 	ands.w	r9, r9, #31
 80068e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80068e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80068ec:	d02b      	beq.n	8006946 <__lshift+0xbe>
 80068ee:	f1c9 0e20 	rsb	lr, r9, #32
 80068f2:	468a      	mov	sl, r1
 80068f4:	2200      	movs	r2, #0
 80068f6:	6818      	ldr	r0, [r3, #0]
 80068f8:	fa00 f009 	lsl.w	r0, r0, r9
 80068fc:	4302      	orrs	r2, r0
 80068fe:	f84a 2b04 	str.w	r2, [sl], #4
 8006902:	f853 2b04 	ldr.w	r2, [r3], #4
 8006906:	459c      	cmp	ip, r3
 8006908:	fa22 f20e 	lsr.w	r2, r2, lr
 800690c:	d8f3      	bhi.n	80068f6 <__lshift+0x6e>
 800690e:	ebac 0304 	sub.w	r3, ip, r4
 8006912:	3b15      	subs	r3, #21
 8006914:	f023 0303 	bic.w	r3, r3, #3
 8006918:	3304      	adds	r3, #4
 800691a:	f104 0015 	add.w	r0, r4, #21
 800691e:	4584      	cmp	ip, r0
 8006920:	bf38      	it	cc
 8006922:	2304      	movcc	r3, #4
 8006924:	50ca      	str	r2, [r1, r3]
 8006926:	b10a      	cbz	r2, 800692c <__lshift+0xa4>
 8006928:	f108 0602 	add.w	r6, r8, #2
 800692c:	3e01      	subs	r6, #1
 800692e:	4638      	mov	r0, r7
 8006930:	612e      	str	r6, [r5, #16]
 8006932:	4621      	mov	r1, r4
 8006934:	f7ff fd8c 	bl	8006450 <_Bfree>
 8006938:	4628      	mov	r0, r5
 800693a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800693e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006942:	3301      	adds	r3, #1
 8006944:	e7c5      	b.n	80068d2 <__lshift+0x4a>
 8006946:	3904      	subs	r1, #4
 8006948:	f853 2b04 	ldr.w	r2, [r3], #4
 800694c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006950:	459c      	cmp	ip, r3
 8006952:	d8f9      	bhi.n	8006948 <__lshift+0xc0>
 8006954:	e7ea      	b.n	800692c <__lshift+0xa4>
 8006956:	bf00      	nop
 8006958:	08008ffc 	.word	0x08008ffc
 800695c:	0800908c 	.word	0x0800908c

08006960 <__mcmp>:
 8006960:	b530      	push	{r4, r5, lr}
 8006962:	6902      	ldr	r2, [r0, #16]
 8006964:	690c      	ldr	r4, [r1, #16]
 8006966:	1b12      	subs	r2, r2, r4
 8006968:	d10e      	bne.n	8006988 <__mcmp+0x28>
 800696a:	f100 0314 	add.w	r3, r0, #20
 800696e:	3114      	adds	r1, #20
 8006970:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006974:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006978:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800697c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006980:	42a5      	cmp	r5, r4
 8006982:	d003      	beq.n	800698c <__mcmp+0x2c>
 8006984:	d305      	bcc.n	8006992 <__mcmp+0x32>
 8006986:	2201      	movs	r2, #1
 8006988:	4610      	mov	r0, r2
 800698a:	bd30      	pop	{r4, r5, pc}
 800698c:	4283      	cmp	r3, r0
 800698e:	d3f3      	bcc.n	8006978 <__mcmp+0x18>
 8006990:	e7fa      	b.n	8006988 <__mcmp+0x28>
 8006992:	f04f 32ff 	mov.w	r2, #4294967295
 8006996:	e7f7      	b.n	8006988 <__mcmp+0x28>

08006998 <__mdiff>:
 8006998:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800699c:	460c      	mov	r4, r1
 800699e:	4606      	mov	r6, r0
 80069a0:	4611      	mov	r1, r2
 80069a2:	4620      	mov	r0, r4
 80069a4:	4617      	mov	r7, r2
 80069a6:	f7ff ffdb 	bl	8006960 <__mcmp>
 80069aa:	1e05      	subs	r5, r0, #0
 80069ac:	d110      	bne.n	80069d0 <__mdiff+0x38>
 80069ae:	4629      	mov	r1, r5
 80069b0:	4630      	mov	r0, r6
 80069b2:	f7ff fd0d 	bl	80063d0 <_Balloc>
 80069b6:	b930      	cbnz	r0, 80069c6 <__mdiff+0x2e>
 80069b8:	4b39      	ldr	r3, [pc, #228]	; (8006aa0 <__mdiff+0x108>)
 80069ba:	4602      	mov	r2, r0
 80069bc:	f240 2132 	movw	r1, #562	; 0x232
 80069c0:	4838      	ldr	r0, [pc, #224]	; (8006aa4 <__mdiff+0x10c>)
 80069c2:	f000 fc0d 	bl	80071e0 <__assert_func>
 80069c6:	2301      	movs	r3, #1
 80069c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80069cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069d0:	bfa4      	itt	ge
 80069d2:	463b      	movge	r3, r7
 80069d4:	4627      	movge	r7, r4
 80069d6:	4630      	mov	r0, r6
 80069d8:	6879      	ldr	r1, [r7, #4]
 80069da:	bfa6      	itte	ge
 80069dc:	461c      	movge	r4, r3
 80069de:	2500      	movge	r5, #0
 80069e0:	2501      	movlt	r5, #1
 80069e2:	f7ff fcf5 	bl	80063d0 <_Balloc>
 80069e6:	b920      	cbnz	r0, 80069f2 <__mdiff+0x5a>
 80069e8:	4b2d      	ldr	r3, [pc, #180]	; (8006aa0 <__mdiff+0x108>)
 80069ea:	4602      	mov	r2, r0
 80069ec:	f44f 7110 	mov.w	r1, #576	; 0x240
 80069f0:	e7e6      	b.n	80069c0 <__mdiff+0x28>
 80069f2:	693e      	ldr	r6, [r7, #16]
 80069f4:	60c5      	str	r5, [r0, #12]
 80069f6:	6925      	ldr	r5, [r4, #16]
 80069f8:	f107 0114 	add.w	r1, r7, #20
 80069fc:	f104 0914 	add.w	r9, r4, #20
 8006a00:	f100 0e14 	add.w	lr, r0, #20
 8006a04:	f107 0210 	add.w	r2, r7, #16
 8006a08:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006a0c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006a10:	46f2      	mov	sl, lr
 8006a12:	2700      	movs	r7, #0
 8006a14:	f859 3b04 	ldr.w	r3, [r9], #4
 8006a18:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006a1c:	fa1f f883 	uxth.w	r8, r3
 8006a20:	fa17 f78b 	uxtah	r7, r7, fp
 8006a24:	0c1b      	lsrs	r3, r3, #16
 8006a26:	eba7 0808 	sub.w	r8, r7, r8
 8006a2a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006a2e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006a32:	fa1f f888 	uxth.w	r8, r8
 8006a36:	141f      	asrs	r7, r3, #16
 8006a38:	454d      	cmp	r5, r9
 8006a3a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006a3e:	f84a 3b04 	str.w	r3, [sl], #4
 8006a42:	d8e7      	bhi.n	8006a14 <__mdiff+0x7c>
 8006a44:	1b2b      	subs	r3, r5, r4
 8006a46:	3b15      	subs	r3, #21
 8006a48:	f023 0303 	bic.w	r3, r3, #3
 8006a4c:	3304      	adds	r3, #4
 8006a4e:	3415      	adds	r4, #21
 8006a50:	42a5      	cmp	r5, r4
 8006a52:	bf38      	it	cc
 8006a54:	2304      	movcc	r3, #4
 8006a56:	4419      	add	r1, r3
 8006a58:	4473      	add	r3, lr
 8006a5a:	469e      	mov	lr, r3
 8006a5c:	460d      	mov	r5, r1
 8006a5e:	4565      	cmp	r5, ip
 8006a60:	d30e      	bcc.n	8006a80 <__mdiff+0xe8>
 8006a62:	f10c 0203 	add.w	r2, ip, #3
 8006a66:	1a52      	subs	r2, r2, r1
 8006a68:	f022 0203 	bic.w	r2, r2, #3
 8006a6c:	3903      	subs	r1, #3
 8006a6e:	458c      	cmp	ip, r1
 8006a70:	bf38      	it	cc
 8006a72:	2200      	movcc	r2, #0
 8006a74:	441a      	add	r2, r3
 8006a76:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006a7a:	b17b      	cbz	r3, 8006a9c <__mdiff+0x104>
 8006a7c:	6106      	str	r6, [r0, #16]
 8006a7e:	e7a5      	b.n	80069cc <__mdiff+0x34>
 8006a80:	f855 8b04 	ldr.w	r8, [r5], #4
 8006a84:	fa17 f488 	uxtah	r4, r7, r8
 8006a88:	1422      	asrs	r2, r4, #16
 8006a8a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006a8e:	b2a4      	uxth	r4, r4
 8006a90:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006a94:	f84e 4b04 	str.w	r4, [lr], #4
 8006a98:	1417      	asrs	r7, r2, #16
 8006a9a:	e7e0      	b.n	8006a5e <__mdiff+0xc6>
 8006a9c:	3e01      	subs	r6, #1
 8006a9e:	e7ea      	b.n	8006a76 <__mdiff+0xde>
 8006aa0:	08008ffc 	.word	0x08008ffc
 8006aa4:	0800908c 	.word	0x0800908c

08006aa8 <__ulp>:
 8006aa8:	b082      	sub	sp, #8
 8006aaa:	ed8d 0b00 	vstr	d0, [sp]
 8006aae:	9b01      	ldr	r3, [sp, #4]
 8006ab0:	4912      	ldr	r1, [pc, #72]	; (8006afc <__ulp+0x54>)
 8006ab2:	4019      	ands	r1, r3
 8006ab4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8006ab8:	2900      	cmp	r1, #0
 8006aba:	dd05      	ble.n	8006ac8 <__ulp+0x20>
 8006abc:	2200      	movs	r2, #0
 8006abe:	460b      	mov	r3, r1
 8006ac0:	ec43 2b10 	vmov	d0, r2, r3
 8006ac4:	b002      	add	sp, #8
 8006ac6:	4770      	bx	lr
 8006ac8:	4249      	negs	r1, r1
 8006aca:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8006ace:	ea4f 5021 	mov.w	r0, r1, asr #20
 8006ad2:	f04f 0200 	mov.w	r2, #0
 8006ad6:	f04f 0300 	mov.w	r3, #0
 8006ada:	da04      	bge.n	8006ae6 <__ulp+0x3e>
 8006adc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8006ae0:	fa41 f300 	asr.w	r3, r1, r0
 8006ae4:	e7ec      	b.n	8006ac0 <__ulp+0x18>
 8006ae6:	f1a0 0114 	sub.w	r1, r0, #20
 8006aea:	291e      	cmp	r1, #30
 8006aec:	bfda      	itte	le
 8006aee:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8006af2:	fa20 f101 	lsrle.w	r1, r0, r1
 8006af6:	2101      	movgt	r1, #1
 8006af8:	460a      	mov	r2, r1
 8006afa:	e7e1      	b.n	8006ac0 <__ulp+0x18>
 8006afc:	7ff00000 	.word	0x7ff00000

08006b00 <__b2d>:
 8006b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b02:	6905      	ldr	r5, [r0, #16]
 8006b04:	f100 0714 	add.w	r7, r0, #20
 8006b08:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8006b0c:	1f2e      	subs	r6, r5, #4
 8006b0e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8006b12:	4620      	mov	r0, r4
 8006b14:	f7ff fd52 	bl	80065bc <__hi0bits>
 8006b18:	f1c0 0320 	rsb	r3, r0, #32
 8006b1c:	280a      	cmp	r0, #10
 8006b1e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8006b9c <__b2d+0x9c>
 8006b22:	600b      	str	r3, [r1, #0]
 8006b24:	dc14      	bgt.n	8006b50 <__b2d+0x50>
 8006b26:	f1c0 0e0b 	rsb	lr, r0, #11
 8006b2a:	fa24 f10e 	lsr.w	r1, r4, lr
 8006b2e:	42b7      	cmp	r7, r6
 8006b30:	ea41 030c 	orr.w	r3, r1, ip
 8006b34:	bf34      	ite	cc
 8006b36:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006b3a:	2100      	movcs	r1, #0
 8006b3c:	3015      	adds	r0, #21
 8006b3e:	fa04 f000 	lsl.w	r0, r4, r0
 8006b42:	fa21 f10e 	lsr.w	r1, r1, lr
 8006b46:	ea40 0201 	orr.w	r2, r0, r1
 8006b4a:	ec43 2b10 	vmov	d0, r2, r3
 8006b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b50:	42b7      	cmp	r7, r6
 8006b52:	bf3a      	itte	cc
 8006b54:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006b58:	f1a5 0608 	subcc.w	r6, r5, #8
 8006b5c:	2100      	movcs	r1, #0
 8006b5e:	380b      	subs	r0, #11
 8006b60:	d017      	beq.n	8006b92 <__b2d+0x92>
 8006b62:	f1c0 0c20 	rsb	ip, r0, #32
 8006b66:	fa04 f500 	lsl.w	r5, r4, r0
 8006b6a:	42be      	cmp	r6, r7
 8006b6c:	fa21 f40c 	lsr.w	r4, r1, ip
 8006b70:	ea45 0504 	orr.w	r5, r5, r4
 8006b74:	bf8c      	ite	hi
 8006b76:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8006b7a:	2400      	movls	r4, #0
 8006b7c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8006b80:	fa01 f000 	lsl.w	r0, r1, r0
 8006b84:	fa24 f40c 	lsr.w	r4, r4, ip
 8006b88:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006b8c:	ea40 0204 	orr.w	r2, r0, r4
 8006b90:	e7db      	b.n	8006b4a <__b2d+0x4a>
 8006b92:	ea44 030c 	orr.w	r3, r4, ip
 8006b96:	460a      	mov	r2, r1
 8006b98:	e7d7      	b.n	8006b4a <__b2d+0x4a>
 8006b9a:	bf00      	nop
 8006b9c:	3ff00000 	.word	0x3ff00000

08006ba0 <__d2b>:
 8006ba0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ba4:	4689      	mov	r9, r1
 8006ba6:	2101      	movs	r1, #1
 8006ba8:	ec57 6b10 	vmov	r6, r7, d0
 8006bac:	4690      	mov	r8, r2
 8006bae:	f7ff fc0f 	bl	80063d0 <_Balloc>
 8006bb2:	4604      	mov	r4, r0
 8006bb4:	b930      	cbnz	r0, 8006bc4 <__d2b+0x24>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	4b25      	ldr	r3, [pc, #148]	; (8006c50 <__d2b+0xb0>)
 8006bba:	4826      	ldr	r0, [pc, #152]	; (8006c54 <__d2b+0xb4>)
 8006bbc:	f240 310a 	movw	r1, #778	; 0x30a
 8006bc0:	f000 fb0e 	bl	80071e0 <__assert_func>
 8006bc4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006bc8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006bcc:	bb35      	cbnz	r5, 8006c1c <__d2b+0x7c>
 8006bce:	2e00      	cmp	r6, #0
 8006bd0:	9301      	str	r3, [sp, #4]
 8006bd2:	d028      	beq.n	8006c26 <__d2b+0x86>
 8006bd4:	4668      	mov	r0, sp
 8006bd6:	9600      	str	r6, [sp, #0]
 8006bd8:	f7ff fd10 	bl	80065fc <__lo0bits>
 8006bdc:	9900      	ldr	r1, [sp, #0]
 8006bde:	b300      	cbz	r0, 8006c22 <__d2b+0x82>
 8006be0:	9a01      	ldr	r2, [sp, #4]
 8006be2:	f1c0 0320 	rsb	r3, r0, #32
 8006be6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bea:	430b      	orrs	r3, r1
 8006bec:	40c2      	lsrs	r2, r0
 8006bee:	6163      	str	r3, [r4, #20]
 8006bf0:	9201      	str	r2, [sp, #4]
 8006bf2:	9b01      	ldr	r3, [sp, #4]
 8006bf4:	61a3      	str	r3, [r4, #24]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	bf14      	ite	ne
 8006bfa:	2202      	movne	r2, #2
 8006bfc:	2201      	moveq	r2, #1
 8006bfe:	6122      	str	r2, [r4, #16]
 8006c00:	b1d5      	cbz	r5, 8006c38 <__d2b+0x98>
 8006c02:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006c06:	4405      	add	r5, r0
 8006c08:	f8c9 5000 	str.w	r5, [r9]
 8006c0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006c10:	f8c8 0000 	str.w	r0, [r8]
 8006c14:	4620      	mov	r0, r4
 8006c16:	b003      	add	sp, #12
 8006c18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006c20:	e7d5      	b.n	8006bce <__d2b+0x2e>
 8006c22:	6161      	str	r1, [r4, #20]
 8006c24:	e7e5      	b.n	8006bf2 <__d2b+0x52>
 8006c26:	a801      	add	r0, sp, #4
 8006c28:	f7ff fce8 	bl	80065fc <__lo0bits>
 8006c2c:	9b01      	ldr	r3, [sp, #4]
 8006c2e:	6163      	str	r3, [r4, #20]
 8006c30:	2201      	movs	r2, #1
 8006c32:	6122      	str	r2, [r4, #16]
 8006c34:	3020      	adds	r0, #32
 8006c36:	e7e3      	b.n	8006c00 <__d2b+0x60>
 8006c38:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006c3c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006c40:	f8c9 0000 	str.w	r0, [r9]
 8006c44:	6918      	ldr	r0, [r3, #16]
 8006c46:	f7ff fcb9 	bl	80065bc <__hi0bits>
 8006c4a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006c4e:	e7df      	b.n	8006c10 <__d2b+0x70>
 8006c50:	08008ffc 	.word	0x08008ffc
 8006c54:	0800908c 	.word	0x0800908c

08006c58 <__ratio>:
 8006c58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c5c:	4688      	mov	r8, r1
 8006c5e:	4669      	mov	r1, sp
 8006c60:	4681      	mov	r9, r0
 8006c62:	f7ff ff4d 	bl	8006b00 <__b2d>
 8006c66:	a901      	add	r1, sp, #4
 8006c68:	4640      	mov	r0, r8
 8006c6a:	ec55 4b10 	vmov	r4, r5, d0
 8006c6e:	f7ff ff47 	bl	8006b00 <__b2d>
 8006c72:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006c76:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006c7a:	eba3 0c02 	sub.w	ip, r3, r2
 8006c7e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006c82:	1a9b      	subs	r3, r3, r2
 8006c84:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006c88:	ec51 0b10 	vmov	r0, r1, d0
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	bfd6      	itet	le
 8006c90:	460a      	movle	r2, r1
 8006c92:	462a      	movgt	r2, r5
 8006c94:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006c98:	468b      	mov	fp, r1
 8006c9a:	462f      	mov	r7, r5
 8006c9c:	bfd4      	ite	le
 8006c9e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006ca2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	ee10 2a10 	vmov	r2, s0
 8006cac:	465b      	mov	r3, fp
 8006cae:	4639      	mov	r1, r7
 8006cb0:	f7f9 fddc 	bl	800086c <__aeabi_ddiv>
 8006cb4:	ec41 0b10 	vmov	d0, r0, r1
 8006cb8:	b003      	add	sp, #12
 8006cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006cbe <__copybits>:
 8006cbe:	3901      	subs	r1, #1
 8006cc0:	b570      	push	{r4, r5, r6, lr}
 8006cc2:	1149      	asrs	r1, r1, #5
 8006cc4:	6914      	ldr	r4, [r2, #16]
 8006cc6:	3101      	adds	r1, #1
 8006cc8:	f102 0314 	add.w	r3, r2, #20
 8006ccc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006cd0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006cd4:	1f05      	subs	r5, r0, #4
 8006cd6:	42a3      	cmp	r3, r4
 8006cd8:	d30c      	bcc.n	8006cf4 <__copybits+0x36>
 8006cda:	1aa3      	subs	r3, r4, r2
 8006cdc:	3b11      	subs	r3, #17
 8006cde:	f023 0303 	bic.w	r3, r3, #3
 8006ce2:	3211      	adds	r2, #17
 8006ce4:	42a2      	cmp	r2, r4
 8006ce6:	bf88      	it	hi
 8006ce8:	2300      	movhi	r3, #0
 8006cea:	4418      	add	r0, r3
 8006cec:	2300      	movs	r3, #0
 8006cee:	4288      	cmp	r0, r1
 8006cf0:	d305      	bcc.n	8006cfe <__copybits+0x40>
 8006cf2:	bd70      	pop	{r4, r5, r6, pc}
 8006cf4:	f853 6b04 	ldr.w	r6, [r3], #4
 8006cf8:	f845 6f04 	str.w	r6, [r5, #4]!
 8006cfc:	e7eb      	b.n	8006cd6 <__copybits+0x18>
 8006cfe:	f840 3b04 	str.w	r3, [r0], #4
 8006d02:	e7f4      	b.n	8006cee <__copybits+0x30>

08006d04 <__any_on>:
 8006d04:	f100 0214 	add.w	r2, r0, #20
 8006d08:	6900      	ldr	r0, [r0, #16]
 8006d0a:	114b      	asrs	r3, r1, #5
 8006d0c:	4298      	cmp	r0, r3
 8006d0e:	b510      	push	{r4, lr}
 8006d10:	db11      	blt.n	8006d36 <__any_on+0x32>
 8006d12:	dd0a      	ble.n	8006d2a <__any_on+0x26>
 8006d14:	f011 011f 	ands.w	r1, r1, #31
 8006d18:	d007      	beq.n	8006d2a <__any_on+0x26>
 8006d1a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006d1e:	fa24 f001 	lsr.w	r0, r4, r1
 8006d22:	fa00 f101 	lsl.w	r1, r0, r1
 8006d26:	428c      	cmp	r4, r1
 8006d28:	d10b      	bne.n	8006d42 <__any_on+0x3e>
 8006d2a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d803      	bhi.n	8006d3a <__any_on+0x36>
 8006d32:	2000      	movs	r0, #0
 8006d34:	bd10      	pop	{r4, pc}
 8006d36:	4603      	mov	r3, r0
 8006d38:	e7f7      	b.n	8006d2a <__any_on+0x26>
 8006d3a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006d3e:	2900      	cmp	r1, #0
 8006d40:	d0f5      	beq.n	8006d2e <__any_on+0x2a>
 8006d42:	2001      	movs	r0, #1
 8006d44:	e7f6      	b.n	8006d34 <__any_on+0x30>

08006d46 <_calloc_r>:
 8006d46:	b513      	push	{r0, r1, r4, lr}
 8006d48:	434a      	muls	r2, r1
 8006d4a:	4611      	mov	r1, r2
 8006d4c:	9201      	str	r2, [sp, #4]
 8006d4e:	f000 f859 	bl	8006e04 <_malloc_r>
 8006d52:	4604      	mov	r4, r0
 8006d54:	b118      	cbz	r0, 8006d5e <_calloc_r+0x18>
 8006d56:	9a01      	ldr	r2, [sp, #4]
 8006d58:	2100      	movs	r1, #0
 8006d5a:	f7fc fbc9 	bl	80034f0 <memset>
 8006d5e:	4620      	mov	r0, r4
 8006d60:	b002      	add	sp, #8
 8006d62:	bd10      	pop	{r4, pc}

08006d64 <_free_r>:
 8006d64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006d66:	2900      	cmp	r1, #0
 8006d68:	d048      	beq.n	8006dfc <_free_r+0x98>
 8006d6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d6e:	9001      	str	r0, [sp, #4]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f1a1 0404 	sub.w	r4, r1, #4
 8006d76:	bfb8      	it	lt
 8006d78:	18e4      	addlt	r4, r4, r3
 8006d7a:	f000 fa7b 	bl	8007274 <__malloc_lock>
 8006d7e:	4a20      	ldr	r2, [pc, #128]	; (8006e00 <_free_r+0x9c>)
 8006d80:	9801      	ldr	r0, [sp, #4]
 8006d82:	6813      	ldr	r3, [r2, #0]
 8006d84:	4615      	mov	r5, r2
 8006d86:	b933      	cbnz	r3, 8006d96 <_free_r+0x32>
 8006d88:	6063      	str	r3, [r4, #4]
 8006d8a:	6014      	str	r4, [r2, #0]
 8006d8c:	b003      	add	sp, #12
 8006d8e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d92:	f000 ba75 	b.w	8007280 <__malloc_unlock>
 8006d96:	42a3      	cmp	r3, r4
 8006d98:	d90b      	bls.n	8006db2 <_free_r+0x4e>
 8006d9a:	6821      	ldr	r1, [r4, #0]
 8006d9c:	1862      	adds	r2, r4, r1
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	bf04      	itt	eq
 8006da2:	681a      	ldreq	r2, [r3, #0]
 8006da4:	685b      	ldreq	r3, [r3, #4]
 8006da6:	6063      	str	r3, [r4, #4]
 8006da8:	bf04      	itt	eq
 8006daa:	1852      	addeq	r2, r2, r1
 8006dac:	6022      	streq	r2, [r4, #0]
 8006dae:	602c      	str	r4, [r5, #0]
 8006db0:	e7ec      	b.n	8006d8c <_free_r+0x28>
 8006db2:	461a      	mov	r2, r3
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	b10b      	cbz	r3, 8006dbc <_free_r+0x58>
 8006db8:	42a3      	cmp	r3, r4
 8006dba:	d9fa      	bls.n	8006db2 <_free_r+0x4e>
 8006dbc:	6811      	ldr	r1, [r2, #0]
 8006dbe:	1855      	adds	r5, r2, r1
 8006dc0:	42a5      	cmp	r5, r4
 8006dc2:	d10b      	bne.n	8006ddc <_free_r+0x78>
 8006dc4:	6824      	ldr	r4, [r4, #0]
 8006dc6:	4421      	add	r1, r4
 8006dc8:	1854      	adds	r4, r2, r1
 8006dca:	42a3      	cmp	r3, r4
 8006dcc:	6011      	str	r1, [r2, #0]
 8006dce:	d1dd      	bne.n	8006d8c <_free_r+0x28>
 8006dd0:	681c      	ldr	r4, [r3, #0]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	6053      	str	r3, [r2, #4]
 8006dd6:	4421      	add	r1, r4
 8006dd8:	6011      	str	r1, [r2, #0]
 8006dda:	e7d7      	b.n	8006d8c <_free_r+0x28>
 8006ddc:	d902      	bls.n	8006de4 <_free_r+0x80>
 8006dde:	230c      	movs	r3, #12
 8006de0:	6003      	str	r3, [r0, #0]
 8006de2:	e7d3      	b.n	8006d8c <_free_r+0x28>
 8006de4:	6825      	ldr	r5, [r4, #0]
 8006de6:	1961      	adds	r1, r4, r5
 8006de8:	428b      	cmp	r3, r1
 8006dea:	bf04      	itt	eq
 8006dec:	6819      	ldreq	r1, [r3, #0]
 8006dee:	685b      	ldreq	r3, [r3, #4]
 8006df0:	6063      	str	r3, [r4, #4]
 8006df2:	bf04      	itt	eq
 8006df4:	1949      	addeq	r1, r1, r5
 8006df6:	6021      	streq	r1, [r4, #0]
 8006df8:	6054      	str	r4, [r2, #4]
 8006dfa:	e7c7      	b.n	8006d8c <_free_r+0x28>
 8006dfc:	b003      	add	sp, #12
 8006dfe:	bd30      	pop	{r4, r5, pc}
 8006e00:	20000208 	.word	0x20000208

08006e04 <_malloc_r>:
 8006e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e06:	1ccd      	adds	r5, r1, #3
 8006e08:	f025 0503 	bic.w	r5, r5, #3
 8006e0c:	3508      	adds	r5, #8
 8006e0e:	2d0c      	cmp	r5, #12
 8006e10:	bf38      	it	cc
 8006e12:	250c      	movcc	r5, #12
 8006e14:	2d00      	cmp	r5, #0
 8006e16:	4606      	mov	r6, r0
 8006e18:	db01      	blt.n	8006e1e <_malloc_r+0x1a>
 8006e1a:	42a9      	cmp	r1, r5
 8006e1c:	d903      	bls.n	8006e26 <_malloc_r+0x22>
 8006e1e:	230c      	movs	r3, #12
 8006e20:	6033      	str	r3, [r6, #0]
 8006e22:	2000      	movs	r0, #0
 8006e24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e26:	f000 fa25 	bl	8007274 <__malloc_lock>
 8006e2a:	4921      	ldr	r1, [pc, #132]	; (8006eb0 <_malloc_r+0xac>)
 8006e2c:	680a      	ldr	r2, [r1, #0]
 8006e2e:	4614      	mov	r4, r2
 8006e30:	b99c      	cbnz	r4, 8006e5a <_malloc_r+0x56>
 8006e32:	4f20      	ldr	r7, [pc, #128]	; (8006eb4 <_malloc_r+0xb0>)
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	b923      	cbnz	r3, 8006e42 <_malloc_r+0x3e>
 8006e38:	4621      	mov	r1, r4
 8006e3a:	4630      	mov	r0, r6
 8006e3c:	f000 f9a0 	bl	8007180 <_sbrk_r>
 8006e40:	6038      	str	r0, [r7, #0]
 8006e42:	4629      	mov	r1, r5
 8006e44:	4630      	mov	r0, r6
 8006e46:	f000 f99b 	bl	8007180 <_sbrk_r>
 8006e4a:	1c43      	adds	r3, r0, #1
 8006e4c:	d123      	bne.n	8006e96 <_malloc_r+0x92>
 8006e4e:	230c      	movs	r3, #12
 8006e50:	6033      	str	r3, [r6, #0]
 8006e52:	4630      	mov	r0, r6
 8006e54:	f000 fa14 	bl	8007280 <__malloc_unlock>
 8006e58:	e7e3      	b.n	8006e22 <_malloc_r+0x1e>
 8006e5a:	6823      	ldr	r3, [r4, #0]
 8006e5c:	1b5b      	subs	r3, r3, r5
 8006e5e:	d417      	bmi.n	8006e90 <_malloc_r+0x8c>
 8006e60:	2b0b      	cmp	r3, #11
 8006e62:	d903      	bls.n	8006e6c <_malloc_r+0x68>
 8006e64:	6023      	str	r3, [r4, #0]
 8006e66:	441c      	add	r4, r3
 8006e68:	6025      	str	r5, [r4, #0]
 8006e6a:	e004      	b.n	8006e76 <_malloc_r+0x72>
 8006e6c:	6863      	ldr	r3, [r4, #4]
 8006e6e:	42a2      	cmp	r2, r4
 8006e70:	bf0c      	ite	eq
 8006e72:	600b      	streq	r3, [r1, #0]
 8006e74:	6053      	strne	r3, [r2, #4]
 8006e76:	4630      	mov	r0, r6
 8006e78:	f000 fa02 	bl	8007280 <__malloc_unlock>
 8006e7c:	f104 000b 	add.w	r0, r4, #11
 8006e80:	1d23      	adds	r3, r4, #4
 8006e82:	f020 0007 	bic.w	r0, r0, #7
 8006e86:	1ac2      	subs	r2, r0, r3
 8006e88:	d0cc      	beq.n	8006e24 <_malloc_r+0x20>
 8006e8a:	1a1b      	subs	r3, r3, r0
 8006e8c:	50a3      	str	r3, [r4, r2]
 8006e8e:	e7c9      	b.n	8006e24 <_malloc_r+0x20>
 8006e90:	4622      	mov	r2, r4
 8006e92:	6864      	ldr	r4, [r4, #4]
 8006e94:	e7cc      	b.n	8006e30 <_malloc_r+0x2c>
 8006e96:	1cc4      	adds	r4, r0, #3
 8006e98:	f024 0403 	bic.w	r4, r4, #3
 8006e9c:	42a0      	cmp	r0, r4
 8006e9e:	d0e3      	beq.n	8006e68 <_malloc_r+0x64>
 8006ea0:	1a21      	subs	r1, r4, r0
 8006ea2:	4630      	mov	r0, r6
 8006ea4:	f000 f96c 	bl	8007180 <_sbrk_r>
 8006ea8:	3001      	adds	r0, #1
 8006eaa:	d1dd      	bne.n	8006e68 <_malloc_r+0x64>
 8006eac:	e7cf      	b.n	8006e4e <_malloc_r+0x4a>
 8006eae:	bf00      	nop
 8006eb0:	20000208 	.word	0x20000208
 8006eb4:	2000020c 	.word	0x2000020c

08006eb8 <__ssputs_r>:
 8006eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ebc:	688e      	ldr	r6, [r1, #8]
 8006ebe:	429e      	cmp	r6, r3
 8006ec0:	4682      	mov	sl, r0
 8006ec2:	460c      	mov	r4, r1
 8006ec4:	4690      	mov	r8, r2
 8006ec6:	461f      	mov	r7, r3
 8006ec8:	d838      	bhi.n	8006f3c <__ssputs_r+0x84>
 8006eca:	898a      	ldrh	r2, [r1, #12]
 8006ecc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006ed0:	d032      	beq.n	8006f38 <__ssputs_r+0x80>
 8006ed2:	6825      	ldr	r5, [r4, #0]
 8006ed4:	6909      	ldr	r1, [r1, #16]
 8006ed6:	eba5 0901 	sub.w	r9, r5, r1
 8006eda:	6965      	ldr	r5, [r4, #20]
 8006edc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006ee0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	444b      	add	r3, r9
 8006ee8:	106d      	asrs	r5, r5, #1
 8006eea:	429d      	cmp	r5, r3
 8006eec:	bf38      	it	cc
 8006eee:	461d      	movcc	r5, r3
 8006ef0:	0553      	lsls	r3, r2, #21
 8006ef2:	d531      	bpl.n	8006f58 <__ssputs_r+0xa0>
 8006ef4:	4629      	mov	r1, r5
 8006ef6:	f7ff ff85 	bl	8006e04 <_malloc_r>
 8006efa:	4606      	mov	r6, r0
 8006efc:	b950      	cbnz	r0, 8006f14 <__ssputs_r+0x5c>
 8006efe:	230c      	movs	r3, #12
 8006f00:	f8ca 3000 	str.w	r3, [sl]
 8006f04:	89a3      	ldrh	r3, [r4, #12]
 8006f06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f0a:	81a3      	strh	r3, [r4, #12]
 8006f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f14:	6921      	ldr	r1, [r4, #16]
 8006f16:	464a      	mov	r2, r9
 8006f18:	f7ff fa4c 	bl	80063b4 <memcpy>
 8006f1c:	89a3      	ldrh	r3, [r4, #12]
 8006f1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006f22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f26:	81a3      	strh	r3, [r4, #12]
 8006f28:	6126      	str	r6, [r4, #16]
 8006f2a:	6165      	str	r5, [r4, #20]
 8006f2c:	444e      	add	r6, r9
 8006f2e:	eba5 0509 	sub.w	r5, r5, r9
 8006f32:	6026      	str	r6, [r4, #0]
 8006f34:	60a5      	str	r5, [r4, #8]
 8006f36:	463e      	mov	r6, r7
 8006f38:	42be      	cmp	r6, r7
 8006f3a:	d900      	bls.n	8006f3e <__ssputs_r+0x86>
 8006f3c:	463e      	mov	r6, r7
 8006f3e:	4632      	mov	r2, r6
 8006f40:	6820      	ldr	r0, [r4, #0]
 8006f42:	4641      	mov	r1, r8
 8006f44:	f000 f97c 	bl	8007240 <memmove>
 8006f48:	68a3      	ldr	r3, [r4, #8]
 8006f4a:	6822      	ldr	r2, [r4, #0]
 8006f4c:	1b9b      	subs	r3, r3, r6
 8006f4e:	4432      	add	r2, r6
 8006f50:	60a3      	str	r3, [r4, #8]
 8006f52:	6022      	str	r2, [r4, #0]
 8006f54:	2000      	movs	r0, #0
 8006f56:	e7db      	b.n	8006f10 <__ssputs_r+0x58>
 8006f58:	462a      	mov	r2, r5
 8006f5a:	f000 f997 	bl	800728c <_realloc_r>
 8006f5e:	4606      	mov	r6, r0
 8006f60:	2800      	cmp	r0, #0
 8006f62:	d1e1      	bne.n	8006f28 <__ssputs_r+0x70>
 8006f64:	6921      	ldr	r1, [r4, #16]
 8006f66:	4650      	mov	r0, sl
 8006f68:	f7ff fefc 	bl	8006d64 <_free_r>
 8006f6c:	e7c7      	b.n	8006efe <__ssputs_r+0x46>
	...

08006f70 <_svfiprintf_r>:
 8006f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f74:	4698      	mov	r8, r3
 8006f76:	898b      	ldrh	r3, [r1, #12]
 8006f78:	061b      	lsls	r3, r3, #24
 8006f7a:	b09d      	sub	sp, #116	; 0x74
 8006f7c:	4607      	mov	r7, r0
 8006f7e:	460d      	mov	r5, r1
 8006f80:	4614      	mov	r4, r2
 8006f82:	d50e      	bpl.n	8006fa2 <_svfiprintf_r+0x32>
 8006f84:	690b      	ldr	r3, [r1, #16]
 8006f86:	b963      	cbnz	r3, 8006fa2 <_svfiprintf_r+0x32>
 8006f88:	2140      	movs	r1, #64	; 0x40
 8006f8a:	f7ff ff3b 	bl	8006e04 <_malloc_r>
 8006f8e:	6028      	str	r0, [r5, #0]
 8006f90:	6128      	str	r0, [r5, #16]
 8006f92:	b920      	cbnz	r0, 8006f9e <_svfiprintf_r+0x2e>
 8006f94:	230c      	movs	r3, #12
 8006f96:	603b      	str	r3, [r7, #0]
 8006f98:	f04f 30ff 	mov.w	r0, #4294967295
 8006f9c:	e0d1      	b.n	8007142 <_svfiprintf_r+0x1d2>
 8006f9e:	2340      	movs	r3, #64	; 0x40
 8006fa0:	616b      	str	r3, [r5, #20]
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	9309      	str	r3, [sp, #36]	; 0x24
 8006fa6:	2320      	movs	r3, #32
 8006fa8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006fac:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fb0:	2330      	movs	r3, #48	; 0x30
 8006fb2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800715c <_svfiprintf_r+0x1ec>
 8006fb6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006fba:	f04f 0901 	mov.w	r9, #1
 8006fbe:	4623      	mov	r3, r4
 8006fc0:	469a      	mov	sl, r3
 8006fc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fc6:	b10a      	cbz	r2, 8006fcc <_svfiprintf_r+0x5c>
 8006fc8:	2a25      	cmp	r2, #37	; 0x25
 8006fca:	d1f9      	bne.n	8006fc0 <_svfiprintf_r+0x50>
 8006fcc:	ebba 0b04 	subs.w	fp, sl, r4
 8006fd0:	d00b      	beq.n	8006fea <_svfiprintf_r+0x7a>
 8006fd2:	465b      	mov	r3, fp
 8006fd4:	4622      	mov	r2, r4
 8006fd6:	4629      	mov	r1, r5
 8006fd8:	4638      	mov	r0, r7
 8006fda:	f7ff ff6d 	bl	8006eb8 <__ssputs_r>
 8006fde:	3001      	adds	r0, #1
 8006fe0:	f000 80aa 	beq.w	8007138 <_svfiprintf_r+0x1c8>
 8006fe4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fe6:	445a      	add	r2, fp
 8006fe8:	9209      	str	r2, [sp, #36]	; 0x24
 8006fea:	f89a 3000 	ldrb.w	r3, [sl]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	f000 80a2 	beq.w	8007138 <_svfiprintf_r+0x1c8>
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	f04f 32ff 	mov.w	r2, #4294967295
 8006ffa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ffe:	f10a 0a01 	add.w	sl, sl, #1
 8007002:	9304      	str	r3, [sp, #16]
 8007004:	9307      	str	r3, [sp, #28]
 8007006:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800700a:	931a      	str	r3, [sp, #104]	; 0x68
 800700c:	4654      	mov	r4, sl
 800700e:	2205      	movs	r2, #5
 8007010:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007014:	4851      	ldr	r0, [pc, #324]	; (800715c <_svfiprintf_r+0x1ec>)
 8007016:	f7f9 f8f3 	bl	8000200 <memchr>
 800701a:	9a04      	ldr	r2, [sp, #16]
 800701c:	b9d8      	cbnz	r0, 8007056 <_svfiprintf_r+0xe6>
 800701e:	06d0      	lsls	r0, r2, #27
 8007020:	bf44      	itt	mi
 8007022:	2320      	movmi	r3, #32
 8007024:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007028:	0711      	lsls	r1, r2, #28
 800702a:	bf44      	itt	mi
 800702c:	232b      	movmi	r3, #43	; 0x2b
 800702e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007032:	f89a 3000 	ldrb.w	r3, [sl]
 8007036:	2b2a      	cmp	r3, #42	; 0x2a
 8007038:	d015      	beq.n	8007066 <_svfiprintf_r+0xf6>
 800703a:	9a07      	ldr	r2, [sp, #28]
 800703c:	4654      	mov	r4, sl
 800703e:	2000      	movs	r0, #0
 8007040:	f04f 0c0a 	mov.w	ip, #10
 8007044:	4621      	mov	r1, r4
 8007046:	f811 3b01 	ldrb.w	r3, [r1], #1
 800704a:	3b30      	subs	r3, #48	; 0x30
 800704c:	2b09      	cmp	r3, #9
 800704e:	d94e      	bls.n	80070ee <_svfiprintf_r+0x17e>
 8007050:	b1b0      	cbz	r0, 8007080 <_svfiprintf_r+0x110>
 8007052:	9207      	str	r2, [sp, #28]
 8007054:	e014      	b.n	8007080 <_svfiprintf_r+0x110>
 8007056:	eba0 0308 	sub.w	r3, r0, r8
 800705a:	fa09 f303 	lsl.w	r3, r9, r3
 800705e:	4313      	orrs	r3, r2
 8007060:	9304      	str	r3, [sp, #16]
 8007062:	46a2      	mov	sl, r4
 8007064:	e7d2      	b.n	800700c <_svfiprintf_r+0x9c>
 8007066:	9b03      	ldr	r3, [sp, #12]
 8007068:	1d19      	adds	r1, r3, #4
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	9103      	str	r1, [sp, #12]
 800706e:	2b00      	cmp	r3, #0
 8007070:	bfbb      	ittet	lt
 8007072:	425b      	neglt	r3, r3
 8007074:	f042 0202 	orrlt.w	r2, r2, #2
 8007078:	9307      	strge	r3, [sp, #28]
 800707a:	9307      	strlt	r3, [sp, #28]
 800707c:	bfb8      	it	lt
 800707e:	9204      	strlt	r2, [sp, #16]
 8007080:	7823      	ldrb	r3, [r4, #0]
 8007082:	2b2e      	cmp	r3, #46	; 0x2e
 8007084:	d10c      	bne.n	80070a0 <_svfiprintf_r+0x130>
 8007086:	7863      	ldrb	r3, [r4, #1]
 8007088:	2b2a      	cmp	r3, #42	; 0x2a
 800708a:	d135      	bne.n	80070f8 <_svfiprintf_r+0x188>
 800708c:	9b03      	ldr	r3, [sp, #12]
 800708e:	1d1a      	adds	r2, r3, #4
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	9203      	str	r2, [sp, #12]
 8007094:	2b00      	cmp	r3, #0
 8007096:	bfb8      	it	lt
 8007098:	f04f 33ff 	movlt.w	r3, #4294967295
 800709c:	3402      	adds	r4, #2
 800709e:	9305      	str	r3, [sp, #20]
 80070a0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800716c <_svfiprintf_r+0x1fc>
 80070a4:	7821      	ldrb	r1, [r4, #0]
 80070a6:	2203      	movs	r2, #3
 80070a8:	4650      	mov	r0, sl
 80070aa:	f7f9 f8a9 	bl	8000200 <memchr>
 80070ae:	b140      	cbz	r0, 80070c2 <_svfiprintf_r+0x152>
 80070b0:	2340      	movs	r3, #64	; 0x40
 80070b2:	eba0 000a 	sub.w	r0, r0, sl
 80070b6:	fa03 f000 	lsl.w	r0, r3, r0
 80070ba:	9b04      	ldr	r3, [sp, #16]
 80070bc:	4303      	orrs	r3, r0
 80070be:	3401      	adds	r4, #1
 80070c0:	9304      	str	r3, [sp, #16]
 80070c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070c6:	4826      	ldr	r0, [pc, #152]	; (8007160 <_svfiprintf_r+0x1f0>)
 80070c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80070cc:	2206      	movs	r2, #6
 80070ce:	f7f9 f897 	bl	8000200 <memchr>
 80070d2:	2800      	cmp	r0, #0
 80070d4:	d038      	beq.n	8007148 <_svfiprintf_r+0x1d8>
 80070d6:	4b23      	ldr	r3, [pc, #140]	; (8007164 <_svfiprintf_r+0x1f4>)
 80070d8:	bb1b      	cbnz	r3, 8007122 <_svfiprintf_r+0x1b2>
 80070da:	9b03      	ldr	r3, [sp, #12]
 80070dc:	3307      	adds	r3, #7
 80070de:	f023 0307 	bic.w	r3, r3, #7
 80070e2:	3308      	adds	r3, #8
 80070e4:	9303      	str	r3, [sp, #12]
 80070e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070e8:	4433      	add	r3, r6
 80070ea:	9309      	str	r3, [sp, #36]	; 0x24
 80070ec:	e767      	b.n	8006fbe <_svfiprintf_r+0x4e>
 80070ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80070f2:	460c      	mov	r4, r1
 80070f4:	2001      	movs	r0, #1
 80070f6:	e7a5      	b.n	8007044 <_svfiprintf_r+0xd4>
 80070f8:	2300      	movs	r3, #0
 80070fa:	3401      	adds	r4, #1
 80070fc:	9305      	str	r3, [sp, #20]
 80070fe:	4619      	mov	r1, r3
 8007100:	f04f 0c0a 	mov.w	ip, #10
 8007104:	4620      	mov	r0, r4
 8007106:	f810 2b01 	ldrb.w	r2, [r0], #1
 800710a:	3a30      	subs	r2, #48	; 0x30
 800710c:	2a09      	cmp	r2, #9
 800710e:	d903      	bls.n	8007118 <_svfiprintf_r+0x1a8>
 8007110:	2b00      	cmp	r3, #0
 8007112:	d0c5      	beq.n	80070a0 <_svfiprintf_r+0x130>
 8007114:	9105      	str	r1, [sp, #20]
 8007116:	e7c3      	b.n	80070a0 <_svfiprintf_r+0x130>
 8007118:	fb0c 2101 	mla	r1, ip, r1, r2
 800711c:	4604      	mov	r4, r0
 800711e:	2301      	movs	r3, #1
 8007120:	e7f0      	b.n	8007104 <_svfiprintf_r+0x194>
 8007122:	ab03      	add	r3, sp, #12
 8007124:	9300      	str	r3, [sp, #0]
 8007126:	462a      	mov	r2, r5
 8007128:	4b0f      	ldr	r3, [pc, #60]	; (8007168 <_svfiprintf_r+0x1f8>)
 800712a:	a904      	add	r1, sp, #16
 800712c:	4638      	mov	r0, r7
 800712e:	f7fc fa87 	bl	8003640 <_printf_float>
 8007132:	1c42      	adds	r2, r0, #1
 8007134:	4606      	mov	r6, r0
 8007136:	d1d6      	bne.n	80070e6 <_svfiprintf_r+0x176>
 8007138:	89ab      	ldrh	r3, [r5, #12]
 800713a:	065b      	lsls	r3, r3, #25
 800713c:	f53f af2c 	bmi.w	8006f98 <_svfiprintf_r+0x28>
 8007140:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007142:	b01d      	add	sp, #116	; 0x74
 8007144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007148:	ab03      	add	r3, sp, #12
 800714a:	9300      	str	r3, [sp, #0]
 800714c:	462a      	mov	r2, r5
 800714e:	4b06      	ldr	r3, [pc, #24]	; (8007168 <_svfiprintf_r+0x1f8>)
 8007150:	a904      	add	r1, sp, #16
 8007152:	4638      	mov	r0, r7
 8007154:	f7fc fd18 	bl	8003b88 <_printf_i>
 8007158:	e7eb      	b.n	8007132 <_svfiprintf_r+0x1c2>
 800715a:	bf00      	nop
 800715c:	080091ec 	.word	0x080091ec
 8007160:	080091f6 	.word	0x080091f6
 8007164:	08003641 	.word	0x08003641
 8007168:	08006eb9 	.word	0x08006eb9
 800716c:	080091f2 	.word	0x080091f2

08007170 <nan>:
 8007170:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007178 <nan+0x8>
 8007174:	4770      	bx	lr
 8007176:	bf00      	nop
 8007178:	00000000 	.word	0x00000000
 800717c:	7ff80000 	.word	0x7ff80000

08007180 <_sbrk_r>:
 8007180:	b538      	push	{r3, r4, r5, lr}
 8007182:	4d06      	ldr	r5, [pc, #24]	; (800719c <_sbrk_r+0x1c>)
 8007184:	2300      	movs	r3, #0
 8007186:	4604      	mov	r4, r0
 8007188:	4608      	mov	r0, r1
 800718a:	602b      	str	r3, [r5, #0]
 800718c:	f7fa fb46 	bl	800181c <_sbrk>
 8007190:	1c43      	adds	r3, r0, #1
 8007192:	d102      	bne.n	800719a <_sbrk_r+0x1a>
 8007194:	682b      	ldr	r3, [r5, #0]
 8007196:	b103      	cbz	r3, 800719a <_sbrk_r+0x1a>
 8007198:	6023      	str	r3, [r4, #0]
 800719a:	bd38      	pop	{r3, r4, r5, pc}
 800719c:	20000310 	.word	0x20000310

080071a0 <strncmp>:
 80071a0:	b510      	push	{r4, lr}
 80071a2:	b16a      	cbz	r2, 80071c0 <strncmp+0x20>
 80071a4:	3901      	subs	r1, #1
 80071a6:	1884      	adds	r4, r0, r2
 80071a8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80071ac:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d103      	bne.n	80071bc <strncmp+0x1c>
 80071b4:	42a0      	cmp	r0, r4
 80071b6:	d001      	beq.n	80071bc <strncmp+0x1c>
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d1f5      	bne.n	80071a8 <strncmp+0x8>
 80071bc:	1a98      	subs	r0, r3, r2
 80071be:	bd10      	pop	{r4, pc}
 80071c0:	4610      	mov	r0, r2
 80071c2:	e7fc      	b.n	80071be <strncmp+0x1e>

080071c4 <__ascii_wctomb>:
 80071c4:	b149      	cbz	r1, 80071da <__ascii_wctomb+0x16>
 80071c6:	2aff      	cmp	r2, #255	; 0xff
 80071c8:	bf85      	ittet	hi
 80071ca:	238a      	movhi	r3, #138	; 0x8a
 80071cc:	6003      	strhi	r3, [r0, #0]
 80071ce:	700a      	strbls	r2, [r1, #0]
 80071d0:	f04f 30ff 	movhi.w	r0, #4294967295
 80071d4:	bf98      	it	ls
 80071d6:	2001      	movls	r0, #1
 80071d8:	4770      	bx	lr
 80071da:	4608      	mov	r0, r1
 80071dc:	4770      	bx	lr
	...

080071e0 <__assert_func>:
 80071e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80071e2:	4614      	mov	r4, r2
 80071e4:	461a      	mov	r2, r3
 80071e6:	4b09      	ldr	r3, [pc, #36]	; (800720c <__assert_func+0x2c>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4605      	mov	r5, r0
 80071ec:	68d8      	ldr	r0, [r3, #12]
 80071ee:	b14c      	cbz	r4, 8007204 <__assert_func+0x24>
 80071f0:	4b07      	ldr	r3, [pc, #28]	; (8007210 <__assert_func+0x30>)
 80071f2:	9100      	str	r1, [sp, #0]
 80071f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80071f8:	4906      	ldr	r1, [pc, #24]	; (8007214 <__assert_func+0x34>)
 80071fa:	462b      	mov	r3, r5
 80071fc:	f000 f80e 	bl	800721c <fiprintf>
 8007200:	f000 fa84 	bl	800770c <abort>
 8007204:	4b04      	ldr	r3, [pc, #16]	; (8007218 <__assert_func+0x38>)
 8007206:	461c      	mov	r4, r3
 8007208:	e7f3      	b.n	80071f2 <__assert_func+0x12>
 800720a:	bf00      	nop
 800720c:	20000010 	.word	0x20000010
 8007210:	080091fd 	.word	0x080091fd
 8007214:	0800920a 	.word	0x0800920a
 8007218:	08009238 	.word	0x08009238

0800721c <fiprintf>:
 800721c:	b40e      	push	{r1, r2, r3}
 800721e:	b503      	push	{r0, r1, lr}
 8007220:	4601      	mov	r1, r0
 8007222:	ab03      	add	r3, sp, #12
 8007224:	4805      	ldr	r0, [pc, #20]	; (800723c <fiprintf+0x20>)
 8007226:	f853 2b04 	ldr.w	r2, [r3], #4
 800722a:	6800      	ldr	r0, [r0, #0]
 800722c:	9301      	str	r3, [sp, #4]
 800722e:	f000 f87d 	bl	800732c <_vfiprintf_r>
 8007232:	b002      	add	sp, #8
 8007234:	f85d eb04 	ldr.w	lr, [sp], #4
 8007238:	b003      	add	sp, #12
 800723a:	4770      	bx	lr
 800723c:	20000010 	.word	0x20000010

08007240 <memmove>:
 8007240:	4288      	cmp	r0, r1
 8007242:	b510      	push	{r4, lr}
 8007244:	eb01 0402 	add.w	r4, r1, r2
 8007248:	d902      	bls.n	8007250 <memmove+0x10>
 800724a:	4284      	cmp	r4, r0
 800724c:	4623      	mov	r3, r4
 800724e:	d807      	bhi.n	8007260 <memmove+0x20>
 8007250:	1e43      	subs	r3, r0, #1
 8007252:	42a1      	cmp	r1, r4
 8007254:	d008      	beq.n	8007268 <memmove+0x28>
 8007256:	f811 2b01 	ldrb.w	r2, [r1], #1
 800725a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800725e:	e7f8      	b.n	8007252 <memmove+0x12>
 8007260:	4402      	add	r2, r0
 8007262:	4601      	mov	r1, r0
 8007264:	428a      	cmp	r2, r1
 8007266:	d100      	bne.n	800726a <memmove+0x2a>
 8007268:	bd10      	pop	{r4, pc}
 800726a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800726e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007272:	e7f7      	b.n	8007264 <memmove+0x24>

08007274 <__malloc_lock>:
 8007274:	4801      	ldr	r0, [pc, #4]	; (800727c <__malloc_lock+0x8>)
 8007276:	f000 bc09 	b.w	8007a8c <__retarget_lock_acquire_recursive>
 800727a:	bf00      	nop
 800727c:	20000318 	.word	0x20000318

08007280 <__malloc_unlock>:
 8007280:	4801      	ldr	r0, [pc, #4]	; (8007288 <__malloc_unlock+0x8>)
 8007282:	f000 bc04 	b.w	8007a8e <__retarget_lock_release_recursive>
 8007286:	bf00      	nop
 8007288:	20000318 	.word	0x20000318

0800728c <_realloc_r>:
 800728c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800728e:	4607      	mov	r7, r0
 8007290:	4614      	mov	r4, r2
 8007292:	460e      	mov	r6, r1
 8007294:	b921      	cbnz	r1, 80072a0 <_realloc_r+0x14>
 8007296:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800729a:	4611      	mov	r1, r2
 800729c:	f7ff bdb2 	b.w	8006e04 <_malloc_r>
 80072a0:	b922      	cbnz	r2, 80072ac <_realloc_r+0x20>
 80072a2:	f7ff fd5f 	bl	8006d64 <_free_r>
 80072a6:	4625      	mov	r5, r4
 80072a8:	4628      	mov	r0, r5
 80072aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072ac:	f000 fc54 	bl	8007b58 <_malloc_usable_size_r>
 80072b0:	42a0      	cmp	r0, r4
 80072b2:	d20f      	bcs.n	80072d4 <_realloc_r+0x48>
 80072b4:	4621      	mov	r1, r4
 80072b6:	4638      	mov	r0, r7
 80072b8:	f7ff fda4 	bl	8006e04 <_malloc_r>
 80072bc:	4605      	mov	r5, r0
 80072be:	2800      	cmp	r0, #0
 80072c0:	d0f2      	beq.n	80072a8 <_realloc_r+0x1c>
 80072c2:	4631      	mov	r1, r6
 80072c4:	4622      	mov	r2, r4
 80072c6:	f7ff f875 	bl	80063b4 <memcpy>
 80072ca:	4631      	mov	r1, r6
 80072cc:	4638      	mov	r0, r7
 80072ce:	f7ff fd49 	bl	8006d64 <_free_r>
 80072d2:	e7e9      	b.n	80072a8 <_realloc_r+0x1c>
 80072d4:	4635      	mov	r5, r6
 80072d6:	e7e7      	b.n	80072a8 <_realloc_r+0x1c>

080072d8 <__sfputc_r>:
 80072d8:	6893      	ldr	r3, [r2, #8]
 80072da:	3b01      	subs	r3, #1
 80072dc:	2b00      	cmp	r3, #0
 80072de:	b410      	push	{r4}
 80072e0:	6093      	str	r3, [r2, #8]
 80072e2:	da08      	bge.n	80072f6 <__sfputc_r+0x1e>
 80072e4:	6994      	ldr	r4, [r2, #24]
 80072e6:	42a3      	cmp	r3, r4
 80072e8:	db01      	blt.n	80072ee <__sfputc_r+0x16>
 80072ea:	290a      	cmp	r1, #10
 80072ec:	d103      	bne.n	80072f6 <__sfputc_r+0x1e>
 80072ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072f2:	f000 b94b 	b.w	800758c <__swbuf_r>
 80072f6:	6813      	ldr	r3, [r2, #0]
 80072f8:	1c58      	adds	r0, r3, #1
 80072fa:	6010      	str	r0, [r2, #0]
 80072fc:	7019      	strb	r1, [r3, #0]
 80072fe:	4608      	mov	r0, r1
 8007300:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007304:	4770      	bx	lr

08007306 <__sfputs_r>:
 8007306:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007308:	4606      	mov	r6, r0
 800730a:	460f      	mov	r7, r1
 800730c:	4614      	mov	r4, r2
 800730e:	18d5      	adds	r5, r2, r3
 8007310:	42ac      	cmp	r4, r5
 8007312:	d101      	bne.n	8007318 <__sfputs_r+0x12>
 8007314:	2000      	movs	r0, #0
 8007316:	e007      	b.n	8007328 <__sfputs_r+0x22>
 8007318:	f814 1b01 	ldrb.w	r1, [r4], #1
 800731c:	463a      	mov	r2, r7
 800731e:	4630      	mov	r0, r6
 8007320:	f7ff ffda 	bl	80072d8 <__sfputc_r>
 8007324:	1c43      	adds	r3, r0, #1
 8007326:	d1f3      	bne.n	8007310 <__sfputs_r+0xa>
 8007328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800732c <_vfiprintf_r>:
 800732c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007330:	460d      	mov	r5, r1
 8007332:	b09d      	sub	sp, #116	; 0x74
 8007334:	4614      	mov	r4, r2
 8007336:	4698      	mov	r8, r3
 8007338:	4606      	mov	r6, r0
 800733a:	b118      	cbz	r0, 8007344 <_vfiprintf_r+0x18>
 800733c:	6983      	ldr	r3, [r0, #24]
 800733e:	b90b      	cbnz	r3, 8007344 <_vfiprintf_r+0x18>
 8007340:	f000 fb06 	bl	8007950 <__sinit>
 8007344:	4b89      	ldr	r3, [pc, #548]	; (800756c <_vfiprintf_r+0x240>)
 8007346:	429d      	cmp	r5, r3
 8007348:	d11b      	bne.n	8007382 <_vfiprintf_r+0x56>
 800734a:	6875      	ldr	r5, [r6, #4]
 800734c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800734e:	07d9      	lsls	r1, r3, #31
 8007350:	d405      	bmi.n	800735e <_vfiprintf_r+0x32>
 8007352:	89ab      	ldrh	r3, [r5, #12]
 8007354:	059a      	lsls	r2, r3, #22
 8007356:	d402      	bmi.n	800735e <_vfiprintf_r+0x32>
 8007358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800735a:	f000 fb97 	bl	8007a8c <__retarget_lock_acquire_recursive>
 800735e:	89ab      	ldrh	r3, [r5, #12]
 8007360:	071b      	lsls	r3, r3, #28
 8007362:	d501      	bpl.n	8007368 <_vfiprintf_r+0x3c>
 8007364:	692b      	ldr	r3, [r5, #16]
 8007366:	b9eb      	cbnz	r3, 80073a4 <_vfiprintf_r+0x78>
 8007368:	4629      	mov	r1, r5
 800736a:	4630      	mov	r0, r6
 800736c:	f000 f960 	bl	8007630 <__swsetup_r>
 8007370:	b1c0      	cbz	r0, 80073a4 <_vfiprintf_r+0x78>
 8007372:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007374:	07dc      	lsls	r4, r3, #31
 8007376:	d50e      	bpl.n	8007396 <_vfiprintf_r+0x6a>
 8007378:	f04f 30ff 	mov.w	r0, #4294967295
 800737c:	b01d      	add	sp, #116	; 0x74
 800737e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007382:	4b7b      	ldr	r3, [pc, #492]	; (8007570 <_vfiprintf_r+0x244>)
 8007384:	429d      	cmp	r5, r3
 8007386:	d101      	bne.n	800738c <_vfiprintf_r+0x60>
 8007388:	68b5      	ldr	r5, [r6, #8]
 800738a:	e7df      	b.n	800734c <_vfiprintf_r+0x20>
 800738c:	4b79      	ldr	r3, [pc, #484]	; (8007574 <_vfiprintf_r+0x248>)
 800738e:	429d      	cmp	r5, r3
 8007390:	bf08      	it	eq
 8007392:	68f5      	ldreq	r5, [r6, #12]
 8007394:	e7da      	b.n	800734c <_vfiprintf_r+0x20>
 8007396:	89ab      	ldrh	r3, [r5, #12]
 8007398:	0598      	lsls	r0, r3, #22
 800739a:	d4ed      	bmi.n	8007378 <_vfiprintf_r+0x4c>
 800739c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800739e:	f000 fb76 	bl	8007a8e <__retarget_lock_release_recursive>
 80073a2:	e7e9      	b.n	8007378 <_vfiprintf_r+0x4c>
 80073a4:	2300      	movs	r3, #0
 80073a6:	9309      	str	r3, [sp, #36]	; 0x24
 80073a8:	2320      	movs	r3, #32
 80073aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80073b2:	2330      	movs	r3, #48	; 0x30
 80073b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007578 <_vfiprintf_r+0x24c>
 80073b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073bc:	f04f 0901 	mov.w	r9, #1
 80073c0:	4623      	mov	r3, r4
 80073c2:	469a      	mov	sl, r3
 80073c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073c8:	b10a      	cbz	r2, 80073ce <_vfiprintf_r+0xa2>
 80073ca:	2a25      	cmp	r2, #37	; 0x25
 80073cc:	d1f9      	bne.n	80073c2 <_vfiprintf_r+0x96>
 80073ce:	ebba 0b04 	subs.w	fp, sl, r4
 80073d2:	d00b      	beq.n	80073ec <_vfiprintf_r+0xc0>
 80073d4:	465b      	mov	r3, fp
 80073d6:	4622      	mov	r2, r4
 80073d8:	4629      	mov	r1, r5
 80073da:	4630      	mov	r0, r6
 80073dc:	f7ff ff93 	bl	8007306 <__sfputs_r>
 80073e0:	3001      	adds	r0, #1
 80073e2:	f000 80aa 	beq.w	800753a <_vfiprintf_r+0x20e>
 80073e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073e8:	445a      	add	r2, fp
 80073ea:	9209      	str	r2, [sp, #36]	; 0x24
 80073ec:	f89a 3000 	ldrb.w	r3, [sl]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	f000 80a2 	beq.w	800753a <_vfiprintf_r+0x20e>
 80073f6:	2300      	movs	r3, #0
 80073f8:	f04f 32ff 	mov.w	r2, #4294967295
 80073fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007400:	f10a 0a01 	add.w	sl, sl, #1
 8007404:	9304      	str	r3, [sp, #16]
 8007406:	9307      	str	r3, [sp, #28]
 8007408:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800740c:	931a      	str	r3, [sp, #104]	; 0x68
 800740e:	4654      	mov	r4, sl
 8007410:	2205      	movs	r2, #5
 8007412:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007416:	4858      	ldr	r0, [pc, #352]	; (8007578 <_vfiprintf_r+0x24c>)
 8007418:	f7f8 fef2 	bl	8000200 <memchr>
 800741c:	9a04      	ldr	r2, [sp, #16]
 800741e:	b9d8      	cbnz	r0, 8007458 <_vfiprintf_r+0x12c>
 8007420:	06d1      	lsls	r1, r2, #27
 8007422:	bf44      	itt	mi
 8007424:	2320      	movmi	r3, #32
 8007426:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800742a:	0713      	lsls	r3, r2, #28
 800742c:	bf44      	itt	mi
 800742e:	232b      	movmi	r3, #43	; 0x2b
 8007430:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007434:	f89a 3000 	ldrb.w	r3, [sl]
 8007438:	2b2a      	cmp	r3, #42	; 0x2a
 800743a:	d015      	beq.n	8007468 <_vfiprintf_r+0x13c>
 800743c:	9a07      	ldr	r2, [sp, #28]
 800743e:	4654      	mov	r4, sl
 8007440:	2000      	movs	r0, #0
 8007442:	f04f 0c0a 	mov.w	ip, #10
 8007446:	4621      	mov	r1, r4
 8007448:	f811 3b01 	ldrb.w	r3, [r1], #1
 800744c:	3b30      	subs	r3, #48	; 0x30
 800744e:	2b09      	cmp	r3, #9
 8007450:	d94e      	bls.n	80074f0 <_vfiprintf_r+0x1c4>
 8007452:	b1b0      	cbz	r0, 8007482 <_vfiprintf_r+0x156>
 8007454:	9207      	str	r2, [sp, #28]
 8007456:	e014      	b.n	8007482 <_vfiprintf_r+0x156>
 8007458:	eba0 0308 	sub.w	r3, r0, r8
 800745c:	fa09 f303 	lsl.w	r3, r9, r3
 8007460:	4313      	orrs	r3, r2
 8007462:	9304      	str	r3, [sp, #16]
 8007464:	46a2      	mov	sl, r4
 8007466:	e7d2      	b.n	800740e <_vfiprintf_r+0xe2>
 8007468:	9b03      	ldr	r3, [sp, #12]
 800746a:	1d19      	adds	r1, r3, #4
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	9103      	str	r1, [sp, #12]
 8007470:	2b00      	cmp	r3, #0
 8007472:	bfbb      	ittet	lt
 8007474:	425b      	neglt	r3, r3
 8007476:	f042 0202 	orrlt.w	r2, r2, #2
 800747a:	9307      	strge	r3, [sp, #28]
 800747c:	9307      	strlt	r3, [sp, #28]
 800747e:	bfb8      	it	lt
 8007480:	9204      	strlt	r2, [sp, #16]
 8007482:	7823      	ldrb	r3, [r4, #0]
 8007484:	2b2e      	cmp	r3, #46	; 0x2e
 8007486:	d10c      	bne.n	80074a2 <_vfiprintf_r+0x176>
 8007488:	7863      	ldrb	r3, [r4, #1]
 800748a:	2b2a      	cmp	r3, #42	; 0x2a
 800748c:	d135      	bne.n	80074fa <_vfiprintf_r+0x1ce>
 800748e:	9b03      	ldr	r3, [sp, #12]
 8007490:	1d1a      	adds	r2, r3, #4
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	9203      	str	r2, [sp, #12]
 8007496:	2b00      	cmp	r3, #0
 8007498:	bfb8      	it	lt
 800749a:	f04f 33ff 	movlt.w	r3, #4294967295
 800749e:	3402      	adds	r4, #2
 80074a0:	9305      	str	r3, [sp, #20]
 80074a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007588 <_vfiprintf_r+0x25c>
 80074a6:	7821      	ldrb	r1, [r4, #0]
 80074a8:	2203      	movs	r2, #3
 80074aa:	4650      	mov	r0, sl
 80074ac:	f7f8 fea8 	bl	8000200 <memchr>
 80074b0:	b140      	cbz	r0, 80074c4 <_vfiprintf_r+0x198>
 80074b2:	2340      	movs	r3, #64	; 0x40
 80074b4:	eba0 000a 	sub.w	r0, r0, sl
 80074b8:	fa03 f000 	lsl.w	r0, r3, r0
 80074bc:	9b04      	ldr	r3, [sp, #16]
 80074be:	4303      	orrs	r3, r0
 80074c0:	3401      	adds	r4, #1
 80074c2:	9304      	str	r3, [sp, #16]
 80074c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074c8:	482c      	ldr	r0, [pc, #176]	; (800757c <_vfiprintf_r+0x250>)
 80074ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074ce:	2206      	movs	r2, #6
 80074d0:	f7f8 fe96 	bl	8000200 <memchr>
 80074d4:	2800      	cmp	r0, #0
 80074d6:	d03f      	beq.n	8007558 <_vfiprintf_r+0x22c>
 80074d8:	4b29      	ldr	r3, [pc, #164]	; (8007580 <_vfiprintf_r+0x254>)
 80074da:	bb1b      	cbnz	r3, 8007524 <_vfiprintf_r+0x1f8>
 80074dc:	9b03      	ldr	r3, [sp, #12]
 80074de:	3307      	adds	r3, #7
 80074e0:	f023 0307 	bic.w	r3, r3, #7
 80074e4:	3308      	adds	r3, #8
 80074e6:	9303      	str	r3, [sp, #12]
 80074e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074ea:	443b      	add	r3, r7
 80074ec:	9309      	str	r3, [sp, #36]	; 0x24
 80074ee:	e767      	b.n	80073c0 <_vfiprintf_r+0x94>
 80074f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80074f4:	460c      	mov	r4, r1
 80074f6:	2001      	movs	r0, #1
 80074f8:	e7a5      	b.n	8007446 <_vfiprintf_r+0x11a>
 80074fa:	2300      	movs	r3, #0
 80074fc:	3401      	adds	r4, #1
 80074fe:	9305      	str	r3, [sp, #20]
 8007500:	4619      	mov	r1, r3
 8007502:	f04f 0c0a 	mov.w	ip, #10
 8007506:	4620      	mov	r0, r4
 8007508:	f810 2b01 	ldrb.w	r2, [r0], #1
 800750c:	3a30      	subs	r2, #48	; 0x30
 800750e:	2a09      	cmp	r2, #9
 8007510:	d903      	bls.n	800751a <_vfiprintf_r+0x1ee>
 8007512:	2b00      	cmp	r3, #0
 8007514:	d0c5      	beq.n	80074a2 <_vfiprintf_r+0x176>
 8007516:	9105      	str	r1, [sp, #20]
 8007518:	e7c3      	b.n	80074a2 <_vfiprintf_r+0x176>
 800751a:	fb0c 2101 	mla	r1, ip, r1, r2
 800751e:	4604      	mov	r4, r0
 8007520:	2301      	movs	r3, #1
 8007522:	e7f0      	b.n	8007506 <_vfiprintf_r+0x1da>
 8007524:	ab03      	add	r3, sp, #12
 8007526:	9300      	str	r3, [sp, #0]
 8007528:	462a      	mov	r2, r5
 800752a:	4b16      	ldr	r3, [pc, #88]	; (8007584 <_vfiprintf_r+0x258>)
 800752c:	a904      	add	r1, sp, #16
 800752e:	4630      	mov	r0, r6
 8007530:	f7fc f886 	bl	8003640 <_printf_float>
 8007534:	4607      	mov	r7, r0
 8007536:	1c78      	adds	r0, r7, #1
 8007538:	d1d6      	bne.n	80074e8 <_vfiprintf_r+0x1bc>
 800753a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800753c:	07d9      	lsls	r1, r3, #31
 800753e:	d405      	bmi.n	800754c <_vfiprintf_r+0x220>
 8007540:	89ab      	ldrh	r3, [r5, #12]
 8007542:	059a      	lsls	r2, r3, #22
 8007544:	d402      	bmi.n	800754c <_vfiprintf_r+0x220>
 8007546:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007548:	f000 faa1 	bl	8007a8e <__retarget_lock_release_recursive>
 800754c:	89ab      	ldrh	r3, [r5, #12]
 800754e:	065b      	lsls	r3, r3, #25
 8007550:	f53f af12 	bmi.w	8007378 <_vfiprintf_r+0x4c>
 8007554:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007556:	e711      	b.n	800737c <_vfiprintf_r+0x50>
 8007558:	ab03      	add	r3, sp, #12
 800755a:	9300      	str	r3, [sp, #0]
 800755c:	462a      	mov	r2, r5
 800755e:	4b09      	ldr	r3, [pc, #36]	; (8007584 <_vfiprintf_r+0x258>)
 8007560:	a904      	add	r1, sp, #16
 8007562:	4630      	mov	r0, r6
 8007564:	f7fc fb10 	bl	8003b88 <_printf_i>
 8007568:	e7e4      	b.n	8007534 <_vfiprintf_r+0x208>
 800756a:	bf00      	nop
 800756c:	0800925c 	.word	0x0800925c
 8007570:	0800927c 	.word	0x0800927c
 8007574:	0800923c 	.word	0x0800923c
 8007578:	080091ec 	.word	0x080091ec
 800757c:	080091f6 	.word	0x080091f6
 8007580:	08003641 	.word	0x08003641
 8007584:	08007307 	.word	0x08007307
 8007588:	080091f2 	.word	0x080091f2

0800758c <__swbuf_r>:
 800758c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800758e:	460e      	mov	r6, r1
 8007590:	4614      	mov	r4, r2
 8007592:	4605      	mov	r5, r0
 8007594:	b118      	cbz	r0, 800759e <__swbuf_r+0x12>
 8007596:	6983      	ldr	r3, [r0, #24]
 8007598:	b90b      	cbnz	r3, 800759e <__swbuf_r+0x12>
 800759a:	f000 f9d9 	bl	8007950 <__sinit>
 800759e:	4b21      	ldr	r3, [pc, #132]	; (8007624 <__swbuf_r+0x98>)
 80075a0:	429c      	cmp	r4, r3
 80075a2:	d12b      	bne.n	80075fc <__swbuf_r+0x70>
 80075a4:	686c      	ldr	r4, [r5, #4]
 80075a6:	69a3      	ldr	r3, [r4, #24]
 80075a8:	60a3      	str	r3, [r4, #8]
 80075aa:	89a3      	ldrh	r3, [r4, #12]
 80075ac:	071a      	lsls	r2, r3, #28
 80075ae:	d52f      	bpl.n	8007610 <__swbuf_r+0x84>
 80075b0:	6923      	ldr	r3, [r4, #16]
 80075b2:	b36b      	cbz	r3, 8007610 <__swbuf_r+0x84>
 80075b4:	6923      	ldr	r3, [r4, #16]
 80075b6:	6820      	ldr	r0, [r4, #0]
 80075b8:	1ac0      	subs	r0, r0, r3
 80075ba:	6963      	ldr	r3, [r4, #20]
 80075bc:	b2f6      	uxtb	r6, r6
 80075be:	4283      	cmp	r3, r0
 80075c0:	4637      	mov	r7, r6
 80075c2:	dc04      	bgt.n	80075ce <__swbuf_r+0x42>
 80075c4:	4621      	mov	r1, r4
 80075c6:	4628      	mov	r0, r5
 80075c8:	f000 f92e 	bl	8007828 <_fflush_r>
 80075cc:	bb30      	cbnz	r0, 800761c <__swbuf_r+0x90>
 80075ce:	68a3      	ldr	r3, [r4, #8]
 80075d0:	3b01      	subs	r3, #1
 80075d2:	60a3      	str	r3, [r4, #8]
 80075d4:	6823      	ldr	r3, [r4, #0]
 80075d6:	1c5a      	adds	r2, r3, #1
 80075d8:	6022      	str	r2, [r4, #0]
 80075da:	701e      	strb	r6, [r3, #0]
 80075dc:	6963      	ldr	r3, [r4, #20]
 80075de:	3001      	adds	r0, #1
 80075e0:	4283      	cmp	r3, r0
 80075e2:	d004      	beq.n	80075ee <__swbuf_r+0x62>
 80075e4:	89a3      	ldrh	r3, [r4, #12]
 80075e6:	07db      	lsls	r3, r3, #31
 80075e8:	d506      	bpl.n	80075f8 <__swbuf_r+0x6c>
 80075ea:	2e0a      	cmp	r6, #10
 80075ec:	d104      	bne.n	80075f8 <__swbuf_r+0x6c>
 80075ee:	4621      	mov	r1, r4
 80075f0:	4628      	mov	r0, r5
 80075f2:	f000 f919 	bl	8007828 <_fflush_r>
 80075f6:	b988      	cbnz	r0, 800761c <__swbuf_r+0x90>
 80075f8:	4638      	mov	r0, r7
 80075fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075fc:	4b0a      	ldr	r3, [pc, #40]	; (8007628 <__swbuf_r+0x9c>)
 80075fe:	429c      	cmp	r4, r3
 8007600:	d101      	bne.n	8007606 <__swbuf_r+0x7a>
 8007602:	68ac      	ldr	r4, [r5, #8]
 8007604:	e7cf      	b.n	80075a6 <__swbuf_r+0x1a>
 8007606:	4b09      	ldr	r3, [pc, #36]	; (800762c <__swbuf_r+0xa0>)
 8007608:	429c      	cmp	r4, r3
 800760a:	bf08      	it	eq
 800760c:	68ec      	ldreq	r4, [r5, #12]
 800760e:	e7ca      	b.n	80075a6 <__swbuf_r+0x1a>
 8007610:	4621      	mov	r1, r4
 8007612:	4628      	mov	r0, r5
 8007614:	f000 f80c 	bl	8007630 <__swsetup_r>
 8007618:	2800      	cmp	r0, #0
 800761a:	d0cb      	beq.n	80075b4 <__swbuf_r+0x28>
 800761c:	f04f 37ff 	mov.w	r7, #4294967295
 8007620:	e7ea      	b.n	80075f8 <__swbuf_r+0x6c>
 8007622:	bf00      	nop
 8007624:	0800925c 	.word	0x0800925c
 8007628:	0800927c 	.word	0x0800927c
 800762c:	0800923c 	.word	0x0800923c

08007630 <__swsetup_r>:
 8007630:	4b32      	ldr	r3, [pc, #200]	; (80076fc <__swsetup_r+0xcc>)
 8007632:	b570      	push	{r4, r5, r6, lr}
 8007634:	681d      	ldr	r5, [r3, #0]
 8007636:	4606      	mov	r6, r0
 8007638:	460c      	mov	r4, r1
 800763a:	b125      	cbz	r5, 8007646 <__swsetup_r+0x16>
 800763c:	69ab      	ldr	r3, [r5, #24]
 800763e:	b913      	cbnz	r3, 8007646 <__swsetup_r+0x16>
 8007640:	4628      	mov	r0, r5
 8007642:	f000 f985 	bl	8007950 <__sinit>
 8007646:	4b2e      	ldr	r3, [pc, #184]	; (8007700 <__swsetup_r+0xd0>)
 8007648:	429c      	cmp	r4, r3
 800764a:	d10f      	bne.n	800766c <__swsetup_r+0x3c>
 800764c:	686c      	ldr	r4, [r5, #4]
 800764e:	89a3      	ldrh	r3, [r4, #12]
 8007650:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007654:	0719      	lsls	r1, r3, #28
 8007656:	d42c      	bmi.n	80076b2 <__swsetup_r+0x82>
 8007658:	06dd      	lsls	r5, r3, #27
 800765a:	d411      	bmi.n	8007680 <__swsetup_r+0x50>
 800765c:	2309      	movs	r3, #9
 800765e:	6033      	str	r3, [r6, #0]
 8007660:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007664:	81a3      	strh	r3, [r4, #12]
 8007666:	f04f 30ff 	mov.w	r0, #4294967295
 800766a:	e03e      	b.n	80076ea <__swsetup_r+0xba>
 800766c:	4b25      	ldr	r3, [pc, #148]	; (8007704 <__swsetup_r+0xd4>)
 800766e:	429c      	cmp	r4, r3
 8007670:	d101      	bne.n	8007676 <__swsetup_r+0x46>
 8007672:	68ac      	ldr	r4, [r5, #8]
 8007674:	e7eb      	b.n	800764e <__swsetup_r+0x1e>
 8007676:	4b24      	ldr	r3, [pc, #144]	; (8007708 <__swsetup_r+0xd8>)
 8007678:	429c      	cmp	r4, r3
 800767a:	bf08      	it	eq
 800767c:	68ec      	ldreq	r4, [r5, #12]
 800767e:	e7e6      	b.n	800764e <__swsetup_r+0x1e>
 8007680:	0758      	lsls	r0, r3, #29
 8007682:	d512      	bpl.n	80076aa <__swsetup_r+0x7a>
 8007684:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007686:	b141      	cbz	r1, 800769a <__swsetup_r+0x6a>
 8007688:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800768c:	4299      	cmp	r1, r3
 800768e:	d002      	beq.n	8007696 <__swsetup_r+0x66>
 8007690:	4630      	mov	r0, r6
 8007692:	f7ff fb67 	bl	8006d64 <_free_r>
 8007696:	2300      	movs	r3, #0
 8007698:	6363      	str	r3, [r4, #52]	; 0x34
 800769a:	89a3      	ldrh	r3, [r4, #12]
 800769c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80076a0:	81a3      	strh	r3, [r4, #12]
 80076a2:	2300      	movs	r3, #0
 80076a4:	6063      	str	r3, [r4, #4]
 80076a6:	6923      	ldr	r3, [r4, #16]
 80076a8:	6023      	str	r3, [r4, #0]
 80076aa:	89a3      	ldrh	r3, [r4, #12]
 80076ac:	f043 0308 	orr.w	r3, r3, #8
 80076b0:	81a3      	strh	r3, [r4, #12]
 80076b2:	6923      	ldr	r3, [r4, #16]
 80076b4:	b94b      	cbnz	r3, 80076ca <__swsetup_r+0x9a>
 80076b6:	89a3      	ldrh	r3, [r4, #12]
 80076b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80076bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076c0:	d003      	beq.n	80076ca <__swsetup_r+0x9a>
 80076c2:	4621      	mov	r1, r4
 80076c4:	4630      	mov	r0, r6
 80076c6:	f000 fa07 	bl	8007ad8 <__smakebuf_r>
 80076ca:	89a0      	ldrh	r0, [r4, #12]
 80076cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80076d0:	f010 0301 	ands.w	r3, r0, #1
 80076d4:	d00a      	beq.n	80076ec <__swsetup_r+0xbc>
 80076d6:	2300      	movs	r3, #0
 80076d8:	60a3      	str	r3, [r4, #8]
 80076da:	6963      	ldr	r3, [r4, #20]
 80076dc:	425b      	negs	r3, r3
 80076de:	61a3      	str	r3, [r4, #24]
 80076e0:	6923      	ldr	r3, [r4, #16]
 80076e2:	b943      	cbnz	r3, 80076f6 <__swsetup_r+0xc6>
 80076e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80076e8:	d1ba      	bne.n	8007660 <__swsetup_r+0x30>
 80076ea:	bd70      	pop	{r4, r5, r6, pc}
 80076ec:	0781      	lsls	r1, r0, #30
 80076ee:	bf58      	it	pl
 80076f0:	6963      	ldrpl	r3, [r4, #20]
 80076f2:	60a3      	str	r3, [r4, #8]
 80076f4:	e7f4      	b.n	80076e0 <__swsetup_r+0xb0>
 80076f6:	2000      	movs	r0, #0
 80076f8:	e7f7      	b.n	80076ea <__swsetup_r+0xba>
 80076fa:	bf00      	nop
 80076fc:	20000010 	.word	0x20000010
 8007700:	0800925c 	.word	0x0800925c
 8007704:	0800927c 	.word	0x0800927c
 8007708:	0800923c 	.word	0x0800923c

0800770c <abort>:
 800770c:	b508      	push	{r3, lr}
 800770e:	2006      	movs	r0, #6
 8007710:	f000 fa52 	bl	8007bb8 <raise>
 8007714:	2001      	movs	r0, #1
 8007716:	f7fa f809 	bl	800172c <_exit>
	...

0800771c <__sflush_r>:
 800771c:	898a      	ldrh	r2, [r1, #12]
 800771e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007722:	4605      	mov	r5, r0
 8007724:	0710      	lsls	r0, r2, #28
 8007726:	460c      	mov	r4, r1
 8007728:	d458      	bmi.n	80077dc <__sflush_r+0xc0>
 800772a:	684b      	ldr	r3, [r1, #4]
 800772c:	2b00      	cmp	r3, #0
 800772e:	dc05      	bgt.n	800773c <__sflush_r+0x20>
 8007730:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007732:	2b00      	cmp	r3, #0
 8007734:	dc02      	bgt.n	800773c <__sflush_r+0x20>
 8007736:	2000      	movs	r0, #0
 8007738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800773c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800773e:	2e00      	cmp	r6, #0
 8007740:	d0f9      	beq.n	8007736 <__sflush_r+0x1a>
 8007742:	2300      	movs	r3, #0
 8007744:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007748:	682f      	ldr	r7, [r5, #0]
 800774a:	602b      	str	r3, [r5, #0]
 800774c:	d032      	beq.n	80077b4 <__sflush_r+0x98>
 800774e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007750:	89a3      	ldrh	r3, [r4, #12]
 8007752:	075a      	lsls	r2, r3, #29
 8007754:	d505      	bpl.n	8007762 <__sflush_r+0x46>
 8007756:	6863      	ldr	r3, [r4, #4]
 8007758:	1ac0      	subs	r0, r0, r3
 800775a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800775c:	b10b      	cbz	r3, 8007762 <__sflush_r+0x46>
 800775e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007760:	1ac0      	subs	r0, r0, r3
 8007762:	2300      	movs	r3, #0
 8007764:	4602      	mov	r2, r0
 8007766:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007768:	6a21      	ldr	r1, [r4, #32]
 800776a:	4628      	mov	r0, r5
 800776c:	47b0      	blx	r6
 800776e:	1c43      	adds	r3, r0, #1
 8007770:	89a3      	ldrh	r3, [r4, #12]
 8007772:	d106      	bne.n	8007782 <__sflush_r+0x66>
 8007774:	6829      	ldr	r1, [r5, #0]
 8007776:	291d      	cmp	r1, #29
 8007778:	d82c      	bhi.n	80077d4 <__sflush_r+0xb8>
 800777a:	4a2a      	ldr	r2, [pc, #168]	; (8007824 <__sflush_r+0x108>)
 800777c:	40ca      	lsrs	r2, r1
 800777e:	07d6      	lsls	r6, r2, #31
 8007780:	d528      	bpl.n	80077d4 <__sflush_r+0xb8>
 8007782:	2200      	movs	r2, #0
 8007784:	6062      	str	r2, [r4, #4]
 8007786:	04d9      	lsls	r1, r3, #19
 8007788:	6922      	ldr	r2, [r4, #16]
 800778a:	6022      	str	r2, [r4, #0]
 800778c:	d504      	bpl.n	8007798 <__sflush_r+0x7c>
 800778e:	1c42      	adds	r2, r0, #1
 8007790:	d101      	bne.n	8007796 <__sflush_r+0x7a>
 8007792:	682b      	ldr	r3, [r5, #0]
 8007794:	b903      	cbnz	r3, 8007798 <__sflush_r+0x7c>
 8007796:	6560      	str	r0, [r4, #84]	; 0x54
 8007798:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800779a:	602f      	str	r7, [r5, #0]
 800779c:	2900      	cmp	r1, #0
 800779e:	d0ca      	beq.n	8007736 <__sflush_r+0x1a>
 80077a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077a4:	4299      	cmp	r1, r3
 80077a6:	d002      	beq.n	80077ae <__sflush_r+0x92>
 80077a8:	4628      	mov	r0, r5
 80077aa:	f7ff fadb 	bl	8006d64 <_free_r>
 80077ae:	2000      	movs	r0, #0
 80077b0:	6360      	str	r0, [r4, #52]	; 0x34
 80077b2:	e7c1      	b.n	8007738 <__sflush_r+0x1c>
 80077b4:	6a21      	ldr	r1, [r4, #32]
 80077b6:	2301      	movs	r3, #1
 80077b8:	4628      	mov	r0, r5
 80077ba:	47b0      	blx	r6
 80077bc:	1c41      	adds	r1, r0, #1
 80077be:	d1c7      	bne.n	8007750 <__sflush_r+0x34>
 80077c0:	682b      	ldr	r3, [r5, #0]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d0c4      	beq.n	8007750 <__sflush_r+0x34>
 80077c6:	2b1d      	cmp	r3, #29
 80077c8:	d001      	beq.n	80077ce <__sflush_r+0xb2>
 80077ca:	2b16      	cmp	r3, #22
 80077cc:	d101      	bne.n	80077d2 <__sflush_r+0xb6>
 80077ce:	602f      	str	r7, [r5, #0]
 80077d0:	e7b1      	b.n	8007736 <__sflush_r+0x1a>
 80077d2:	89a3      	ldrh	r3, [r4, #12]
 80077d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077d8:	81a3      	strh	r3, [r4, #12]
 80077da:	e7ad      	b.n	8007738 <__sflush_r+0x1c>
 80077dc:	690f      	ldr	r7, [r1, #16]
 80077de:	2f00      	cmp	r7, #0
 80077e0:	d0a9      	beq.n	8007736 <__sflush_r+0x1a>
 80077e2:	0793      	lsls	r3, r2, #30
 80077e4:	680e      	ldr	r6, [r1, #0]
 80077e6:	bf08      	it	eq
 80077e8:	694b      	ldreq	r3, [r1, #20]
 80077ea:	600f      	str	r7, [r1, #0]
 80077ec:	bf18      	it	ne
 80077ee:	2300      	movne	r3, #0
 80077f0:	eba6 0807 	sub.w	r8, r6, r7
 80077f4:	608b      	str	r3, [r1, #8]
 80077f6:	f1b8 0f00 	cmp.w	r8, #0
 80077fa:	dd9c      	ble.n	8007736 <__sflush_r+0x1a>
 80077fc:	6a21      	ldr	r1, [r4, #32]
 80077fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007800:	4643      	mov	r3, r8
 8007802:	463a      	mov	r2, r7
 8007804:	4628      	mov	r0, r5
 8007806:	47b0      	blx	r6
 8007808:	2800      	cmp	r0, #0
 800780a:	dc06      	bgt.n	800781a <__sflush_r+0xfe>
 800780c:	89a3      	ldrh	r3, [r4, #12]
 800780e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007812:	81a3      	strh	r3, [r4, #12]
 8007814:	f04f 30ff 	mov.w	r0, #4294967295
 8007818:	e78e      	b.n	8007738 <__sflush_r+0x1c>
 800781a:	4407      	add	r7, r0
 800781c:	eba8 0800 	sub.w	r8, r8, r0
 8007820:	e7e9      	b.n	80077f6 <__sflush_r+0xda>
 8007822:	bf00      	nop
 8007824:	20400001 	.word	0x20400001

08007828 <_fflush_r>:
 8007828:	b538      	push	{r3, r4, r5, lr}
 800782a:	690b      	ldr	r3, [r1, #16]
 800782c:	4605      	mov	r5, r0
 800782e:	460c      	mov	r4, r1
 8007830:	b913      	cbnz	r3, 8007838 <_fflush_r+0x10>
 8007832:	2500      	movs	r5, #0
 8007834:	4628      	mov	r0, r5
 8007836:	bd38      	pop	{r3, r4, r5, pc}
 8007838:	b118      	cbz	r0, 8007842 <_fflush_r+0x1a>
 800783a:	6983      	ldr	r3, [r0, #24]
 800783c:	b90b      	cbnz	r3, 8007842 <_fflush_r+0x1a>
 800783e:	f000 f887 	bl	8007950 <__sinit>
 8007842:	4b14      	ldr	r3, [pc, #80]	; (8007894 <_fflush_r+0x6c>)
 8007844:	429c      	cmp	r4, r3
 8007846:	d11b      	bne.n	8007880 <_fflush_r+0x58>
 8007848:	686c      	ldr	r4, [r5, #4]
 800784a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d0ef      	beq.n	8007832 <_fflush_r+0xa>
 8007852:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007854:	07d0      	lsls	r0, r2, #31
 8007856:	d404      	bmi.n	8007862 <_fflush_r+0x3a>
 8007858:	0599      	lsls	r1, r3, #22
 800785a:	d402      	bmi.n	8007862 <_fflush_r+0x3a>
 800785c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800785e:	f000 f915 	bl	8007a8c <__retarget_lock_acquire_recursive>
 8007862:	4628      	mov	r0, r5
 8007864:	4621      	mov	r1, r4
 8007866:	f7ff ff59 	bl	800771c <__sflush_r>
 800786a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800786c:	07da      	lsls	r2, r3, #31
 800786e:	4605      	mov	r5, r0
 8007870:	d4e0      	bmi.n	8007834 <_fflush_r+0xc>
 8007872:	89a3      	ldrh	r3, [r4, #12]
 8007874:	059b      	lsls	r3, r3, #22
 8007876:	d4dd      	bmi.n	8007834 <_fflush_r+0xc>
 8007878:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800787a:	f000 f908 	bl	8007a8e <__retarget_lock_release_recursive>
 800787e:	e7d9      	b.n	8007834 <_fflush_r+0xc>
 8007880:	4b05      	ldr	r3, [pc, #20]	; (8007898 <_fflush_r+0x70>)
 8007882:	429c      	cmp	r4, r3
 8007884:	d101      	bne.n	800788a <_fflush_r+0x62>
 8007886:	68ac      	ldr	r4, [r5, #8]
 8007888:	e7df      	b.n	800784a <_fflush_r+0x22>
 800788a:	4b04      	ldr	r3, [pc, #16]	; (800789c <_fflush_r+0x74>)
 800788c:	429c      	cmp	r4, r3
 800788e:	bf08      	it	eq
 8007890:	68ec      	ldreq	r4, [r5, #12]
 8007892:	e7da      	b.n	800784a <_fflush_r+0x22>
 8007894:	0800925c 	.word	0x0800925c
 8007898:	0800927c 	.word	0x0800927c
 800789c:	0800923c 	.word	0x0800923c

080078a0 <std>:
 80078a0:	2300      	movs	r3, #0
 80078a2:	b510      	push	{r4, lr}
 80078a4:	4604      	mov	r4, r0
 80078a6:	e9c0 3300 	strd	r3, r3, [r0]
 80078aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80078ae:	6083      	str	r3, [r0, #8]
 80078b0:	8181      	strh	r1, [r0, #12]
 80078b2:	6643      	str	r3, [r0, #100]	; 0x64
 80078b4:	81c2      	strh	r2, [r0, #14]
 80078b6:	6183      	str	r3, [r0, #24]
 80078b8:	4619      	mov	r1, r3
 80078ba:	2208      	movs	r2, #8
 80078bc:	305c      	adds	r0, #92	; 0x5c
 80078be:	f7fb fe17 	bl	80034f0 <memset>
 80078c2:	4b05      	ldr	r3, [pc, #20]	; (80078d8 <std+0x38>)
 80078c4:	6263      	str	r3, [r4, #36]	; 0x24
 80078c6:	4b05      	ldr	r3, [pc, #20]	; (80078dc <std+0x3c>)
 80078c8:	62a3      	str	r3, [r4, #40]	; 0x28
 80078ca:	4b05      	ldr	r3, [pc, #20]	; (80078e0 <std+0x40>)
 80078cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80078ce:	4b05      	ldr	r3, [pc, #20]	; (80078e4 <std+0x44>)
 80078d0:	6224      	str	r4, [r4, #32]
 80078d2:	6323      	str	r3, [r4, #48]	; 0x30
 80078d4:	bd10      	pop	{r4, pc}
 80078d6:	bf00      	nop
 80078d8:	08007bf1 	.word	0x08007bf1
 80078dc:	08007c13 	.word	0x08007c13
 80078e0:	08007c4b 	.word	0x08007c4b
 80078e4:	08007c6f 	.word	0x08007c6f

080078e8 <_cleanup_r>:
 80078e8:	4901      	ldr	r1, [pc, #4]	; (80078f0 <_cleanup_r+0x8>)
 80078ea:	f000 b8af 	b.w	8007a4c <_fwalk_reent>
 80078ee:	bf00      	nop
 80078f0:	08007829 	.word	0x08007829

080078f4 <__sfmoreglue>:
 80078f4:	b570      	push	{r4, r5, r6, lr}
 80078f6:	1e4a      	subs	r2, r1, #1
 80078f8:	2568      	movs	r5, #104	; 0x68
 80078fa:	4355      	muls	r5, r2
 80078fc:	460e      	mov	r6, r1
 80078fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007902:	f7ff fa7f 	bl	8006e04 <_malloc_r>
 8007906:	4604      	mov	r4, r0
 8007908:	b140      	cbz	r0, 800791c <__sfmoreglue+0x28>
 800790a:	2100      	movs	r1, #0
 800790c:	e9c0 1600 	strd	r1, r6, [r0]
 8007910:	300c      	adds	r0, #12
 8007912:	60a0      	str	r0, [r4, #8]
 8007914:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007918:	f7fb fdea 	bl	80034f0 <memset>
 800791c:	4620      	mov	r0, r4
 800791e:	bd70      	pop	{r4, r5, r6, pc}

08007920 <__sfp_lock_acquire>:
 8007920:	4801      	ldr	r0, [pc, #4]	; (8007928 <__sfp_lock_acquire+0x8>)
 8007922:	f000 b8b3 	b.w	8007a8c <__retarget_lock_acquire_recursive>
 8007926:	bf00      	nop
 8007928:	2000031c 	.word	0x2000031c

0800792c <__sfp_lock_release>:
 800792c:	4801      	ldr	r0, [pc, #4]	; (8007934 <__sfp_lock_release+0x8>)
 800792e:	f000 b8ae 	b.w	8007a8e <__retarget_lock_release_recursive>
 8007932:	bf00      	nop
 8007934:	2000031c 	.word	0x2000031c

08007938 <__sinit_lock_acquire>:
 8007938:	4801      	ldr	r0, [pc, #4]	; (8007940 <__sinit_lock_acquire+0x8>)
 800793a:	f000 b8a7 	b.w	8007a8c <__retarget_lock_acquire_recursive>
 800793e:	bf00      	nop
 8007940:	20000317 	.word	0x20000317

08007944 <__sinit_lock_release>:
 8007944:	4801      	ldr	r0, [pc, #4]	; (800794c <__sinit_lock_release+0x8>)
 8007946:	f000 b8a2 	b.w	8007a8e <__retarget_lock_release_recursive>
 800794a:	bf00      	nop
 800794c:	20000317 	.word	0x20000317

08007950 <__sinit>:
 8007950:	b510      	push	{r4, lr}
 8007952:	4604      	mov	r4, r0
 8007954:	f7ff fff0 	bl	8007938 <__sinit_lock_acquire>
 8007958:	69a3      	ldr	r3, [r4, #24]
 800795a:	b11b      	cbz	r3, 8007964 <__sinit+0x14>
 800795c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007960:	f7ff bff0 	b.w	8007944 <__sinit_lock_release>
 8007964:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007968:	6523      	str	r3, [r4, #80]	; 0x50
 800796a:	4b13      	ldr	r3, [pc, #76]	; (80079b8 <__sinit+0x68>)
 800796c:	4a13      	ldr	r2, [pc, #76]	; (80079bc <__sinit+0x6c>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	62a2      	str	r2, [r4, #40]	; 0x28
 8007972:	42a3      	cmp	r3, r4
 8007974:	bf04      	itt	eq
 8007976:	2301      	moveq	r3, #1
 8007978:	61a3      	streq	r3, [r4, #24]
 800797a:	4620      	mov	r0, r4
 800797c:	f000 f820 	bl	80079c0 <__sfp>
 8007980:	6060      	str	r0, [r4, #4]
 8007982:	4620      	mov	r0, r4
 8007984:	f000 f81c 	bl	80079c0 <__sfp>
 8007988:	60a0      	str	r0, [r4, #8]
 800798a:	4620      	mov	r0, r4
 800798c:	f000 f818 	bl	80079c0 <__sfp>
 8007990:	2200      	movs	r2, #0
 8007992:	60e0      	str	r0, [r4, #12]
 8007994:	2104      	movs	r1, #4
 8007996:	6860      	ldr	r0, [r4, #4]
 8007998:	f7ff ff82 	bl	80078a0 <std>
 800799c:	68a0      	ldr	r0, [r4, #8]
 800799e:	2201      	movs	r2, #1
 80079a0:	2109      	movs	r1, #9
 80079a2:	f7ff ff7d 	bl	80078a0 <std>
 80079a6:	68e0      	ldr	r0, [r4, #12]
 80079a8:	2202      	movs	r2, #2
 80079aa:	2112      	movs	r1, #18
 80079ac:	f7ff ff78 	bl	80078a0 <std>
 80079b0:	2301      	movs	r3, #1
 80079b2:	61a3      	str	r3, [r4, #24]
 80079b4:	e7d2      	b.n	800795c <__sinit+0xc>
 80079b6:	bf00      	nop
 80079b8:	08008de8 	.word	0x08008de8
 80079bc:	080078e9 	.word	0x080078e9

080079c0 <__sfp>:
 80079c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079c2:	4607      	mov	r7, r0
 80079c4:	f7ff ffac 	bl	8007920 <__sfp_lock_acquire>
 80079c8:	4b1e      	ldr	r3, [pc, #120]	; (8007a44 <__sfp+0x84>)
 80079ca:	681e      	ldr	r6, [r3, #0]
 80079cc:	69b3      	ldr	r3, [r6, #24]
 80079ce:	b913      	cbnz	r3, 80079d6 <__sfp+0x16>
 80079d0:	4630      	mov	r0, r6
 80079d2:	f7ff ffbd 	bl	8007950 <__sinit>
 80079d6:	3648      	adds	r6, #72	; 0x48
 80079d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80079dc:	3b01      	subs	r3, #1
 80079de:	d503      	bpl.n	80079e8 <__sfp+0x28>
 80079e0:	6833      	ldr	r3, [r6, #0]
 80079e2:	b30b      	cbz	r3, 8007a28 <__sfp+0x68>
 80079e4:	6836      	ldr	r6, [r6, #0]
 80079e6:	e7f7      	b.n	80079d8 <__sfp+0x18>
 80079e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80079ec:	b9d5      	cbnz	r5, 8007a24 <__sfp+0x64>
 80079ee:	4b16      	ldr	r3, [pc, #88]	; (8007a48 <__sfp+0x88>)
 80079f0:	60e3      	str	r3, [r4, #12]
 80079f2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80079f6:	6665      	str	r5, [r4, #100]	; 0x64
 80079f8:	f000 f847 	bl	8007a8a <__retarget_lock_init_recursive>
 80079fc:	f7ff ff96 	bl	800792c <__sfp_lock_release>
 8007a00:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007a04:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007a08:	6025      	str	r5, [r4, #0]
 8007a0a:	61a5      	str	r5, [r4, #24]
 8007a0c:	2208      	movs	r2, #8
 8007a0e:	4629      	mov	r1, r5
 8007a10:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007a14:	f7fb fd6c 	bl	80034f0 <memset>
 8007a18:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007a1c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007a20:	4620      	mov	r0, r4
 8007a22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a24:	3468      	adds	r4, #104	; 0x68
 8007a26:	e7d9      	b.n	80079dc <__sfp+0x1c>
 8007a28:	2104      	movs	r1, #4
 8007a2a:	4638      	mov	r0, r7
 8007a2c:	f7ff ff62 	bl	80078f4 <__sfmoreglue>
 8007a30:	4604      	mov	r4, r0
 8007a32:	6030      	str	r0, [r6, #0]
 8007a34:	2800      	cmp	r0, #0
 8007a36:	d1d5      	bne.n	80079e4 <__sfp+0x24>
 8007a38:	f7ff ff78 	bl	800792c <__sfp_lock_release>
 8007a3c:	230c      	movs	r3, #12
 8007a3e:	603b      	str	r3, [r7, #0]
 8007a40:	e7ee      	b.n	8007a20 <__sfp+0x60>
 8007a42:	bf00      	nop
 8007a44:	08008de8 	.word	0x08008de8
 8007a48:	ffff0001 	.word	0xffff0001

08007a4c <_fwalk_reent>:
 8007a4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a50:	4606      	mov	r6, r0
 8007a52:	4688      	mov	r8, r1
 8007a54:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007a58:	2700      	movs	r7, #0
 8007a5a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a5e:	f1b9 0901 	subs.w	r9, r9, #1
 8007a62:	d505      	bpl.n	8007a70 <_fwalk_reent+0x24>
 8007a64:	6824      	ldr	r4, [r4, #0]
 8007a66:	2c00      	cmp	r4, #0
 8007a68:	d1f7      	bne.n	8007a5a <_fwalk_reent+0xe>
 8007a6a:	4638      	mov	r0, r7
 8007a6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a70:	89ab      	ldrh	r3, [r5, #12]
 8007a72:	2b01      	cmp	r3, #1
 8007a74:	d907      	bls.n	8007a86 <_fwalk_reent+0x3a>
 8007a76:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	d003      	beq.n	8007a86 <_fwalk_reent+0x3a>
 8007a7e:	4629      	mov	r1, r5
 8007a80:	4630      	mov	r0, r6
 8007a82:	47c0      	blx	r8
 8007a84:	4307      	orrs	r7, r0
 8007a86:	3568      	adds	r5, #104	; 0x68
 8007a88:	e7e9      	b.n	8007a5e <_fwalk_reent+0x12>

08007a8a <__retarget_lock_init_recursive>:
 8007a8a:	4770      	bx	lr

08007a8c <__retarget_lock_acquire_recursive>:
 8007a8c:	4770      	bx	lr

08007a8e <__retarget_lock_release_recursive>:
 8007a8e:	4770      	bx	lr

08007a90 <__swhatbuf_r>:
 8007a90:	b570      	push	{r4, r5, r6, lr}
 8007a92:	460e      	mov	r6, r1
 8007a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a98:	2900      	cmp	r1, #0
 8007a9a:	b096      	sub	sp, #88	; 0x58
 8007a9c:	4614      	mov	r4, r2
 8007a9e:	461d      	mov	r5, r3
 8007aa0:	da07      	bge.n	8007ab2 <__swhatbuf_r+0x22>
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	602b      	str	r3, [r5, #0]
 8007aa6:	89b3      	ldrh	r3, [r6, #12]
 8007aa8:	061a      	lsls	r2, r3, #24
 8007aaa:	d410      	bmi.n	8007ace <__swhatbuf_r+0x3e>
 8007aac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ab0:	e00e      	b.n	8007ad0 <__swhatbuf_r+0x40>
 8007ab2:	466a      	mov	r2, sp
 8007ab4:	f000 f902 	bl	8007cbc <_fstat_r>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	dbf2      	blt.n	8007aa2 <__swhatbuf_r+0x12>
 8007abc:	9a01      	ldr	r2, [sp, #4]
 8007abe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007ac2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007ac6:	425a      	negs	r2, r3
 8007ac8:	415a      	adcs	r2, r3
 8007aca:	602a      	str	r2, [r5, #0]
 8007acc:	e7ee      	b.n	8007aac <__swhatbuf_r+0x1c>
 8007ace:	2340      	movs	r3, #64	; 0x40
 8007ad0:	2000      	movs	r0, #0
 8007ad2:	6023      	str	r3, [r4, #0]
 8007ad4:	b016      	add	sp, #88	; 0x58
 8007ad6:	bd70      	pop	{r4, r5, r6, pc}

08007ad8 <__smakebuf_r>:
 8007ad8:	898b      	ldrh	r3, [r1, #12]
 8007ada:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007adc:	079d      	lsls	r5, r3, #30
 8007ade:	4606      	mov	r6, r0
 8007ae0:	460c      	mov	r4, r1
 8007ae2:	d507      	bpl.n	8007af4 <__smakebuf_r+0x1c>
 8007ae4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007ae8:	6023      	str	r3, [r4, #0]
 8007aea:	6123      	str	r3, [r4, #16]
 8007aec:	2301      	movs	r3, #1
 8007aee:	6163      	str	r3, [r4, #20]
 8007af0:	b002      	add	sp, #8
 8007af2:	bd70      	pop	{r4, r5, r6, pc}
 8007af4:	ab01      	add	r3, sp, #4
 8007af6:	466a      	mov	r2, sp
 8007af8:	f7ff ffca 	bl	8007a90 <__swhatbuf_r>
 8007afc:	9900      	ldr	r1, [sp, #0]
 8007afe:	4605      	mov	r5, r0
 8007b00:	4630      	mov	r0, r6
 8007b02:	f7ff f97f 	bl	8006e04 <_malloc_r>
 8007b06:	b948      	cbnz	r0, 8007b1c <__smakebuf_r+0x44>
 8007b08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b0c:	059a      	lsls	r2, r3, #22
 8007b0e:	d4ef      	bmi.n	8007af0 <__smakebuf_r+0x18>
 8007b10:	f023 0303 	bic.w	r3, r3, #3
 8007b14:	f043 0302 	orr.w	r3, r3, #2
 8007b18:	81a3      	strh	r3, [r4, #12]
 8007b1a:	e7e3      	b.n	8007ae4 <__smakebuf_r+0xc>
 8007b1c:	4b0d      	ldr	r3, [pc, #52]	; (8007b54 <__smakebuf_r+0x7c>)
 8007b1e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007b20:	89a3      	ldrh	r3, [r4, #12]
 8007b22:	6020      	str	r0, [r4, #0]
 8007b24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b28:	81a3      	strh	r3, [r4, #12]
 8007b2a:	9b00      	ldr	r3, [sp, #0]
 8007b2c:	6163      	str	r3, [r4, #20]
 8007b2e:	9b01      	ldr	r3, [sp, #4]
 8007b30:	6120      	str	r0, [r4, #16]
 8007b32:	b15b      	cbz	r3, 8007b4c <__smakebuf_r+0x74>
 8007b34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b38:	4630      	mov	r0, r6
 8007b3a:	f000 f8d1 	bl	8007ce0 <_isatty_r>
 8007b3e:	b128      	cbz	r0, 8007b4c <__smakebuf_r+0x74>
 8007b40:	89a3      	ldrh	r3, [r4, #12]
 8007b42:	f023 0303 	bic.w	r3, r3, #3
 8007b46:	f043 0301 	orr.w	r3, r3, #1
 8007b4a:	81a3      	strh	r3, [r4, #12]
 8007b4c:	89a0      	ldrh	r0, [r4, #12]
 8007b4e:	4305      	orrs	r5, r0
 8007b50:	81a5      	strh	r5, [r4, #12]
 8007b52:	e7cd      	b.n	8007af0 <__smakebuf_r+0x18>
 8007b54:	080078e9 	.word	0x080078e9

08007b58 <_malloc_usable_size_r>:
 8007b58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b5c:	1f18      	subs	r0, r3, #4
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	bfbc      	itt	lt
 8007b62:	580b      	ldrlt	r3, [r1, r0]
 8007b64:	18c0      	addlt	r0, r0, r3
 8007b66:	4770      	bx	lr

08007b68 <_raise_r>:
 8007b68:	291f      	cmp	r1, #31
 8007b6a:	b538      	push	{r3, r4, r5, lr}
 8007b6c:	4604      	mov	r4, r0
 8007b6e:	460d      	mov	r5, r1
 8007b70:	d904      	bls.n	8007b7c <_raise_r+0x14>
 8007b72:	2316      	movs	r3, #22
 8007b74:	6003      	str	r3, [r0, #0]
 8007b76:	f04f 30ff 	mov.w	r0, #4294967295
 8007b7a:	bd38      	pop	{r3, r4, r5, pc}
 8007b7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007b7e:	b112      	cbz	r2, 8007b86 <_raise_r+0x1e>
 8007b80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b84:	b94b      	cbnz	r3, 8007b9a <_raise_r+0x32>
 8007b86:	4620      	mov	r0, r4
 8007b88:	f000 f830 	bl	8007bec <_getpid_r>
 8007b8c:	462a      	mov	r2, r5
 8007b8e:	4601      	mov	r1, r0
 8007b90:	4620      	mov	r0, r4
 8007b92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b96:	f000 b817 	b.w	8007bc8 <_kill_r>
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	d00a      	beq.n	8007bb4 <_raise_r+0x4c>
 8007b9e:	1c59      	adds	r1, r3, #1
 8007ba0:	d103      	bne.n	8007baa <_raise_r+0x42>
 8007ba2:	2316      	movs	r3, #22
 8007ba4:	6003      	str	r3, [r0, #0]
 8007ba6:	2001      	movs	r0, #1
 8007ba8:	e7e7      	b.n	8007b7a <_raise_r+0x12>
 8007baa:	2400      	movs	r4, #0
 8007bac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007bb0:	4628      	mov	r0, r5
 8007bb2:	4798      	blx	r3
 8007bb4:	2000      	movs	r0, #0
 8007bb6:	e7e0      	b.n	8007b7a <_raise_r+0x12>

08007bb8 <raise>:
 8007bb8:	4b02      	ldr	r3, [pc, #8]	; (8007bc4 <raise+0xc>)
 8007bba:	4601      	mov	r1, r0
 8007bbc:	6818      	ldr	r0, [r3, #0]
 8007bbe:	f7ff bfd3 	b.w	8007b68 <_raise_r>
 8007bc2:	bf00      	nop
 8007bc4:	20000010 	.word	0x20000010

08007bc8 <_kill_r>:
 8007bc8:	b538      	push	{r3, r4, r5, lr}
 8007bca:	4d07      	ldr	r5, [pc, #28]	; (8007be8 <_kill_r+0x20>)
 8007bcc:	2300      	movs	r3, #0
 8007bce:	4604      	mov	r4, r0
 8007bd0:	4608      	mov	r0, r1
 8007bd2:	4611      	mov	r1, r2
 8007bd4:	602b      	str	r3, [r5, #0]
 8007bd6:	f7f9 fd99 	bl	800170c <_kill>
 8007bda:	1c43      	adds	r3, r0, #1
 8007bdc:	d102      	bne.n	8007be4 <_kill_r+0x1c>
 8007bde:	682b      	ldr	r3, [r5, #0]
 8007be0:	b103      	cbz	r3, 8007be4 <_kill_r+0x1c>
 8007be2:	6023      	str	r3, [r4, #0]
 8007be4:	bd38      	pop	{r3, r4, r5, pc}
 8007be6:	bf00      	nop
 8007be8:	20000310 	.word	0x20000310

08007bec <_getpid_r>:
 8007bec:	f7f9 bd86 	b.w	80016fc <_getpid>

08007bf0 <__sread>:
 8007bf0:	b510      	push	{r4, lr}
 8007bf2:	460c      	mov	r4, r1
 8007bf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bf8:	f000 f894 	bl	8007d24 <_read_r>
 8007bfc:	2800      	cmp	r0, #0
 8007bfe:	bfab      	itete	ge
 8007c00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007c02:	89a3      	ldrhlt	r3, [r4, #12]
 8007c04:	181b      	addge	r3, r3, r0
 8007c06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007c0a:	bfac      	ite	ge
 8007c0c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007c0e:	81a3      	strhlt	r3, [r4, #12]
 8007c10:	bd10      	pop	{r4, pc}

08007c12 <__swrite>:
 8007c12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c16:	461f      	mov	r7, r3
 8007c18:	898b      	ldrh	r3, [r1, #12]
 8007c1a:	05db      	lsls	r3, r3, #23
 8007c1c:	4605      	mov	r5, r0
 8007c1e:	460c      	mov	r4, r1
 8007c20:	4616      	mov	r6, r2
 8007c22:	d505      	bpl.n	8007c30 <__swrite+0x1e>
 8007c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c28:	2302      	movs	r3, #2
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f000 f868 	bl	8007d00 <_lseek_r>
 8007c30:	89a3      	ldrh	r3, [r4, #12]
 8007c32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c3a:	81a3      	strh	r3, [r4, #12]
 8007c3c:	4632      	mov	r2, r6
 8007c3e:	463b      	mov	r3, r7
 8007c40:	4628      	mov	r0, r5
 8007c42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c46:	f000 b817 	b.w	8007c78 <_write_r>

08007c4a <__sseek>:
 8007c4a:	b510      	push	{r4, lr}
 8007c4c:	460c      	mov	r4, r1
 8007c4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c52:	f000 f855 	bl	8007d00 <_lseek_r>
 8007c56:	1c43      	adds	r3, r0, #1
 8007c58:	89a3      	ldrh	r3, [r4, #12]
 8007c5a:	bf15      	itete	ne
 8007c5c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007c5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007c62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007c66:	81a3      	strheq	r3, [r4, #12]
 8007c68:	bf18      	it	ne
 8007c6a:	81a3      	strhne	r3, [r4, #12]
 8007c6c:	bd10      	pop	{r4, pc}

08007c6e <__sclose>:
 8007c6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c72:	f000 b813 	b.w	8007c9c <_close_r>
	...

08007c78 <_write_r>:
 8007c78:	b538      	push	{r3, r4, r5, lr}
 8007c7a:	4d07      	ldr	r5, [pc, #28]	; (8007c98 <_write_r+0x20>)
 8007c7c:	4604      	mov	r4, r0
 8007c7e:	4608      	mov	r0, r1
 8007c80:	4611      	mov	r1, r2
 8007c82:	2200      	movs	r2, #0
 8007c84:	602a      	str	r2, [r5, #0]
 8007c86:	461a      	mov	r2, r3
 8007c88:	f7f9 fd77 	bl	800177a <_write>
 8007c8c:	1c43      	adds	r3, r0, #1
 8007c8e:	d102      	bne.n	8007c96 <_write_r+0x1e>
 8007c90:	682b      	ldr	r3, [r5, #0]
 8007c92:	b103      	cbz	r3, 8007c96 <_write_r+0x1e>
 8007c94:	6023      	str	r3, [r4, #0]
 8007c96:	bd38      	pop	{r3, r4, r5, pc}
 8007c98:	20000310 	.word	0x20000310

08007c9c <_close_r>:
 8007c9c:	b538      	push	{r3, r4, r5, lr}
 8007c9e:	4d06      	ldr	r5, [pc, #24]	; (8007cb8 <_close_r+0x1c>)
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	4604      	mov	r4, r0
 8007ca4:	4608      	mov	r0, r1
 8007ca6:	602b      	str	r3, [r5, #0]
 8007ca8:	f7f9 fd83 	bl	80017b2 <_close>
 8007cac:	1c43      	adds	r3, r0, #1
 8007cae:	d102      	bne.n	8007cb6 <_close_r+0x1a>
 8007cb0:	682b      	ldr	r3, [r5, #0]
 8007cb2:	b103      	cbz	r3, 8007cb6 <_close_r+0x1a>
 8007cb4:	6023      	str	r3, [r4, #0]
 8007cb6:	bd38      	pop	{r3, r4, r5, pc}
 8007cb8:	20000310 	.word	0x20000310

08007cbc <_fstat_r>:
 8007cbc:	b538      	push	{r3, r4, r5, lr}
 8007cbe:	4d07      	ldr	r5, [pc, #28]	; (8007cdc <_fstat_r+0x20>)
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	4604      	mov	r4, r0
 8007cc4:	4608      	mov	r0, r1
 8007cc6:	4611      	mov	r1, r2
 8007cc8:	602b      	str	r3, [r5, #0]
 8007cca:	f7f9 fd7e 	bl	80017ca <_fstat>
 8007cce:	1c43      	adds	r3, r0, #1
 8007cd0:	d102      	bne.n	8007cd8 <_fstat_r+0x1c>
 8007cd2:	682b      	ldr	r3, [r5, #0]
 8007cd4:	b103      	cbz	r3, 8007cd8 <_fstat_r+0x1c>
 8007cd6:	6023      	str	r3, [r4, #0]
 8007cd8:	bd38      	pop	{r3, r4, r5, pc}
 8007cda:	bf00      	nop
 8007cdc:	20000310 	.word	0x20000310

08007ce0 <_isatty_r>:
 8007ce0:	b538      	push	{r3, r4, r5, lr}
 8007ce2:	4d06      	ldr	r5, [pc, #24]	; (8007cfc <_isatty_r+0x1c>)
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	4604      	mov	r4, r0
 8007ce8:	4608      	mov	r0, r1
 8007cea:	602b      	str	r3, [r5, #0]
 8007cec:	f7f9 fd7d 	bl	80017ea <_isatty>
 8007cf0:	1c43      	adds	r3, r0, #1
 8007cf2:	d102      	bne.n	8007cfa <_isatty_r+0x1a>
 8007cf4:	682b      	ldr	r3, [r5, #0]
 8007cf6:	b103      	cbz	r3, 8007cfa <_isatty_r+0x1a>
 8007cf8:	6023      	str	r3, [r4, #0]
 8007cfa:	bd38      	pop	{r3, r4, r5, pc}
 8007cfc:	20000310 	.word	0x20000310

08007d00 <_lseek_r>:
 8007d00:	b538      	push	{r3, r4, r5, lr}
 8007d02:	4d07      	ldr	r5, [pc, #28]	; (8007d20 <_lseek_r+0x20>)
 8007d04:	4604      	mov	r4, r0
 8007d06:	4608      	mov	r0, r1
 8007d08:	4611      	mov	r1, r2
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	602a      	str	r2, [r5, #0]
 8007d0e:	461a      	mov	r2, r3
 8007d10:	f7f9 fd76 	bl	8001800 <_lseek>
 8007d14:	1c43      	adds	r3, r0, #1
 8007d16:	d102      	bne.n	8007d1e <_lseek_r+0x1e>
 8007d18:	682b      	ldr	r3, [r5, #0]
 8007d1a:	b103      	cbz	r3, 8007d1e <_lseek_r+0x1e>
 8007d1c:	6023      	str	r3, [r4, #0]
 8007d1e:	bd38      	pop	{r3, r4, r5, pc}
 8007d20:	20000310 	.word	0x20000310

08007d24 <_read_r>:
 8007d24:	b538      	push	{r3, r4, r5, lr}
 8007d26:	4d07      	ldr	r5, [pc, #28]	; (8007d44 <_read_r+0x20>)
 8007d28:	4604      	mov	r4, r0
 8007d2a:	4608      	mov	r0, r1
 8007d2c:	4611      	mov	r1, r2
 8007d2e:	2200      	movs	r2, #0
 8007d30:	602a      	str	r2, [r5, #0]
 8007d32:	461a      	mov	r2, r3
 8007d34:	f7f9 fd04 	bl	8001740 <_read>
 8007d38:	1c43      	adds	r3, r0, #1
 8007d3a:	d102      	bne.n	8007d42 <_read_r+0x1e>
 8007d3c:	682b      	ldr	r3, [r5, #0]
 8007d3e:	b103      	cbz	r3, 8007d42 <_read_r+0x1e>
 8007d40:	6023      	str	r3, [r4, #0]
 8007d42:	bd38      	pop	{r3, r4, r5, pc}
 8007d44:	20000310 	.word	0x20000310

08007d48 <sin>:
 8007d48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d4a:	ec53 2b10 	vmov	r2, r3, d0
 8007d4e:	4826      	ldr	r0, [pc, #152]	; (8007de8 <sin+0xa0>)
 8007d50:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007d54:	4281      	cmp	r1, r0
 8007d56:	dc07      	bgt.n	8007d68 <sin+0x20>
 8007d58:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007de0 <sin+0x98>
 8007d5c:	2000      	movs	r0, #0
 8007d5e:	f000 fe5b 	bl	8008a18 <__kernel_sin>
 8007d62:	ec51 0b10 	vmov	r0, r1, d0
 8007d66:	e007      	b.n	8007d78 <sin+0x30>
 8007d68:	4820      	ldr	r0, [pc, #128]	; (8007dec <sin+0xa4>)
 8007d6a:	4281      	cmp	r1, r0
 8007d6c:	dd09      	ble.n	8007d82 <sin+0x3a>
 8007d6e:	ee10 0a10 	vmov	r0, s0
 8007d72:	4619      	mov	r1, r3
 8007d74:	f7f8 fa98 	bl	80002a8 <__aeabi_dsub>
 8007d78:	ec41 0b10 	vmov	d0, r0, r1
 8007d7c:	b005      	add	sp, #20
 8007d7e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007d82:	4668      	mov	r0, sp
 8007d84:	f000 f834 	bl	8007df0 <__ieee754_rem_pio2>
 8007d88:	f000 0003 	and.w	r0, r0, #3
 8007d8c:	2801      	cmp	r0, #1
 8007d8e:	d008      	beq.n	8007da2 <sin+0x5a>
 8007d90:	2802      	cmp	r0, #2
 8007d92:	d00d      	beq.n	8007db0 <sin+0x68>
 8007d94:	b9d0      	cbnz	r0, 8007dcc <sin+0x84>
 8007d96:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007d9a:	ed9d 0b00 	vldr	d0, [sp]
 8007d9e:	2001      	movs	r0, #1
 8007da0:	e7dd      	b.n	8007d5e <sin+0x16>
 8007da2:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007da6:	ed9d 0b00 	vldr	d0, [sp]
 8007daa:	f000 fa2d 	bl	8008208 <__kernel_cos>
 8007dae:	e7d8      	b.n	8007d62 <sin+0x1a>
 8007db0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007db4:	ed9d 0b00 	vldr	d0, [sp]
 8007db8:	2001      	movs	r0, #1
 8007dba:	f000 fe2d 	bl	8008a18 <__kernel_sin>
 8007dbe:	ec53 2b10 	vmov	r2, r3, d0
 8007dc2:	ee10 0a10 	vmov	r0, s0
 8007dc6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007dca:	e7d5      	b.n	8007d78 <sin+0x30>
 8007dcc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007dd0:	ed9d 0b00 	vldr	d0, [sp]
 8007dd4:	f000 fa18 	bl	8008208 <__kernel_cos>
 8007dd8:	e7f1      	b.n	8007dbe <sin+0x76>
 8007dda:	bf00      	nop
 8007ddc:	f3af 8000 	nop.w
	...
 8007de8:	3fe921fb 	.word	0x3fe921fb
 8007dec:	7fefffff 	.word	0x7fefffff

08007df0 <__ieee754_rem_pio2>:
 8007df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007df4:	ed2d 8b02 	vpush	{d8}
 8007df8:	ec55 4b10 	vmov	r4, r5, d0
 8007dfc:	4bca      	ldr	r3, [pc, #808]	; (8008128 <__ieee754_rem_pio2+0x338>)
 8007dfe:	b08b      	sub	sp, #44	; 0x2c
 8007e00:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8007e04:	4598      	cmp	r8, r3
 8007e06:	4682      	mov	sl, r0
 8007e08:	9502      	str	r5, [sp, #8]
 8007e0a:	dc08      	bgt.n	8007e1e <__ieee754_rem_pio2+0x2e>
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	2300      	movs	r3, #0
 8007e10:	ed80 0b00 	vstr	d0, [r0]
 8007e14:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007e18:	f04f 0b00 	mov.w	fp, #0
 8007e1c:	e028      	b.n	8007e70 <__ieee754_rem_pio2+0x80>
 8007e1e:	4bc3      	ldr	r3, [pc, #780]	; (800812c <__ieee754_rem_pio2+0x33c>)
 8007e20:	4598      	cmp	r8, r3
 8007e22:	dc78      	bgt.n	8007f16 <__ieee754_rem_pio2+0x126>
 8007e24:	9b02      	ldr	r3, [sp, #8]
 8007e26:	4ec2      	ldr	r6, [pc, #776]	; (8008130 <__ieee754_rem_pio2+0x340>)
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	ee10 0a10 	vmov	r0, s0
 8007e2e:	a3b0      	add	r3, pc, #704	; (adr r3, 80080f0 <__ieee754_rem_pio2+0x300>)
 8007e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e34:	4629      	mov	r1, r5
 8007e36:	dd39      	ble.n	8007eac <__ieee754_rem_pio2+0xbc>
 8007e38:	f7f8 fa36 	bl	80002a8 <__aeabi_dsub>
 8007e3c:	45b0      	cmp	r8, r6
 8007e3e:	4604      	mov	r4, r0
 8007e40:	460d      	mov	r5, r1
 8007e42:	d01b      	beq.n	8007e7c <__ieee754_rem_pio2+0x8c>
 8007e44:	a3ac      	add	r3, pc, #688	; (adr r3, 80080f8 <__ieee754_rem_pio2+0x308>)
 8007e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e4a:	f7f8 fa2d 	bl	80002a8 <__aeabi_dsub>
 8007e4e:	4602      	mov	r2, r0
 8007e50:	460b      	mov	r3, r1
 8007e52:	e9ca 2300 	strd	r2, r3, [sl]
 8007e56:	4620      	mov	r0, r4
 8007e58:	4629      	mov	r1, r5
 8007e5a:	f7f8 fa25 	bl	80002a8 <__aeabi_dsub>
 8007e5e:	a3a6      	add	r3, pc, #664	; (adr r3, 80080f8 <__ieee754_rem_pio2+0x308>)
 8007e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e64:	f7f8 fa20 	bl	80002a8 <__aeabi_dsub>
 8007e68:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007e6c:	f04f 0b01 	mov.w	fp, #1
 8007e70:	4658      	mov	r0, fp
 8007e72:	b00b      	add	sp, #44	; 0x2c
 8007e74:	ecbd 8b02 	vpop	{d8}
 8007e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e7c:	a3a0      	add	r3, pc, #640	; (adr r3, 8008100 <__ieee754_rem_pio2+0x310>)
 8007e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e82:	f7f8 fa11 	bl	80002a8 <__aeabi_dsub>
 8007e86:	a3a0      	add	r3, pc, #640	; (adr r3, 8008108 <__ieee754_rem_pio2+0x318>)
 8007e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e8c:	4604      	mov	r4, r0
 8007e8e:	460d      	mov	r5, r1
 8007e90:	f7f8 fa0a 	bl	80002a8 <__aeabi_dsub>
 8007e94:	4602      	mov	r2, r0
 8007e96:	460b      	mov	r3, r1
 8007e98:	e9ca 2300 	strd	r2, r3, [sl]
 8007e9c:	4620      	mov	r0, r4
 8007e9e:	4629      	mov	r1, r5
 8007ea0:	f7f8 fa02 	bl	80002a8 <__aeabi_dsub>
 8007ea4:	a398      	add	r3, pc, #608	; (adr r3, 8008108 <__ieee754_rem_pio2+0x318>)
 8007ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eaa:	e7db      	b.n	8007e64 <__ieee754_rem_pio2+0x74>
 8007eac:	f7f8 f9fe 	bl	80002ac <__adddf3>
 8007eb0:	45b0      	cmp	r8, r6
 8007eb2:	4604      	mov	r4, r0
 8007eb4:	460d      	mov	r5, r1
 8007eb6:	d016      	beq.n	8007ee6 <__ieee754_rem_pio2+0xf6>
 8007eb8:	a38f      	add	r3, pc, #572	; (adr r3, 80080f8 <__ieee754_rem_pio2+0x308>)
 8007eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ebe:	f7f8 f9f5 	bl	80002ac <__adddf3>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	e9ca 2300 	strd	r2, r3, [sl]
 8007eca:	4620      	mov	r0, r4
 8007ecc:	4629      	mov	r1, r5
 8007ece:	f7f8 f9eb 	bl	80002a8 <__aeabi_dsub>
 8007ed2:	a389      	add	r3, pc, #548	; (adr r3, 80080f8 <__ieee754_rem_pio2+0x308>)
 8007ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed8:	f7f8 f9e8 	bl	80002ac <__adddf3>
 8007edc:	f04f 3bff 	mov.w	fp, #4294967295
 8007ee0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007ee4:	e7c4      	b.n	8007e70 <__ieee754_rem_pio2+0x80>
 8007ee6:	a386      	add	r3, pc, #536	; (adr r3, 8008100 <__ieee754_rem_pio2+0x310>)
 8007ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eec:	f7f8 f9de 	bl	80002ac <__adddf3>
 8007ef0:	a385      	add	r3, pc, #532	; (adr r3, 8008108 <__ieee754_rem_pio2+0x318>)
 8007ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef6:	4604      	mov	r4, r0
 8007ef8:	460d      	mov	r5, r1
 8007efa:	f7f8 f9d7 	bl	80002ac <__adddf3>
 8007efe:	4602      	mov	r2, r0
 8007f00:	460b      	mov	r3, r1
 8007f02:	e9ca 2300 	strd	r2, r3, [sl]
 8007f06:	4620      	mov	r0, r4
 8007f08:	4629      	mov	r1, r5
 8007f0a:	f7f8 f9cd 	bl	80002a8 <__aeabi_dsub>
 8007f0e:	a37e      	add	r3, pc, #504	; (adr r3, 8008108 <__ieee754_rem_pio2+0x318>)
 8007f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f14:	e7e0      	b.n	8007ed8 <__ieee754_rem_pio2+0xe8>
 8007f16:	4b87      	ldr	r3, [pc, #540]	; (8008134 <__ieee754_rem_pio2+0x344>)
 8007f18:	4598      	cmp	r8, r3
 8007f1a:	f300 80d9 	bgt.w	80080d0 <__ieee754_rem_pio2+0x2e0>
 8007f1e:	f000 fe39 	bl	8008b94 <fabs>
 8007f22:	ec55 4b10 	vmov	r4, r5, d0
 8007f26:	ee10 0a10 	vmov	r0, s0
 8007f2a:	a379      	add	r3, pc, #484	; (adr r3, 8008110 <__ieee754_rem_pio2+0x320>)
 8007f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f30:	4629      	mov	r1, r5
 8007f32:	f7f8 fb71 	bl	8000618 <__aeabi_dmul>
 8007f36:	4b80      	ldr	r3, [pc, #512]	; (8008138 <__ieee754_rem_pio2+0x348>)
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f7f8 f9b7 	bl	80002ac <__adddf3>
 8007f3e:	f7f8 fe1b 	bl	8000b78 <__aeabi_d2iz>
 8007f42:	4683      	mov	fp, r0
 8007f44:	f7f8 fafe 	bl	8000544 <__aeabi_i2d>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	460b      	mov	r3, r1
 8007f4c:	ec43 2b18 	vmov	d8, r2, r3
 8007f50:	a367      	add	r3, pc, #412	; (adr r3, 80080f0 <__ieee754_rem_pio2+0x300>)
 8007f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f56:	f7f8 fb5f 	bl	8000618 <__aeabi_dmul>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	460b      	mov	r3, r1
 8007f5e:	4620      	mov	r0, r4
 8007f60:	4629      	mov	r1, r5
 8007f62:	f7f8 f9a1 	bl	80002a8 <__aeabi_dsub>
 8007f66:	a364      	add	r3, pc, #400	; (adr r3, 80080f8 <__ieee754_rem_pio2+0x308>)
 8007f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f6c:	4606      	mov	r6, r0
 8007f6e:	460f      	mov	r7, r1
 8007f70:	ec51 0b18 	vmov	r0, r1, d8
 8007f74:	f7f8 fb50 	bl	8000618 <__aeabi_dmul>
 8007f78:	f1bb 0f1f 	cmp.w	fp, #31
 8007f7c:	4604      	mov	r4, r0
 8007f7e:	460d      	mov	r5, r1
 8007f80:	dc0d      	bgt.n	8007f9e <__ieee754_rem_pio2+0x1ae>
 8007f82:	4b6e      	ldr	r3, [pc, #440]	; (800813c <__ieee754_rem_pio2+0x34c>)
 8007f84:	f10b 32ff 	add.w	r2, fp, #4294967295
 8007f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f8c:	4543      	cmp	r3, r8
 8007f8e:	d006      	beq.n	8007f9e <__ieee754_rem_pio2+0x1ae>
 8007f90:	4622      	mov	r2, r4
 8007f92:	462b      	mov	r3, r5
 8007f94:	4630      	mov	r0, r6
 8007f96:	4639      	mov	r1, r7
 8007f98:	f7f8 f986 	bl	80002a8 <__aeabi_dsub>
 8007f9c:	e00f      	b.n	8007fbe <__ieee754_rem_pio2+0x1ce>
 8007f9e:	462b      	mov	r3, r5
 8007fa0:	4622      	mov	r2, r4
 8007fa2:	4630      	mov	r0, r6
 8007fa4:	4639      	mov	r1, r7
 8007fa6:	f7f8 f97f 	bl	80002a8 <__aeabi_dsub>
 8007faa:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007fae:	9303      	str	r3, [sp, #12]
 8007fb0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007fb4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8007fb8:	f1b8 0f10 	cmp.w	r8, #16
 8007fbc:	dc02      	bgt.n	8007fc4 <__ieee754_rem_pio2+0x1d4>
 8007fbe:	e9ca 0100 	strd	r0, r1, [sl]
 8007fc2:	e039      	b.n	8008038 <__ieee754_rem_pio2+0x248>
 8007fc4:	a34e      	add	r3, pc, #312	; (adr r3, 8008100 <__ieee754_rem_pio2+0x310>)
 8007fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fca:	ec51 0b18 	vmov	r0, r1, d8
 8007fce:	f7f8 fb23 	bl	8000618 <__aeabi_dmul>
 8007fd2:	4604      	mov	r4, r0
 8007fd4:	460d      	mov	r5, r1
 8007fd6:	4602      	mov	r2, r0
 8007fd8:	460b      	mov	r3, r1
 8007fda:	4630      	mov	r0, r6
 8007fdc:	4639      	mov	r1, r7
 8007fde:	f7f8 f963 	bl	80002a8 <__aeabi_dsub>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	460b      	mov	r3, r1
 8007fe6:	4680      	mov	r8, r0
 8007fe8:	4689      	mov	r9, r1
 8007fea:	4630      	mov	r0, r6
 8007fec:	4639      	mov	r1, r7
 8007fee:	f7f8 f95b 	bl	80002a8 <__aeabi_dsub>
 8007ff2:	4622      	mov	r2, r4
 8007ff4:	462b      	mov	r3, r5
 8007ff6:	f7f8 f957 	bl	80002a8 <__aeabi_dsub>
 8007ffa:	a343      	add	r3, pc, #268	; (adr r3, 8008108 <__ieee754_rem_pio2+0x318>)
 8007ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008000:	4604      	mov	r4, r0
 8008002:	460d      	mov	r5, r1
 8008004:	ec51 0b18 	vmov	r0, r1, d8
 8008008:	f7f8 fb06 	bl	8000618 <__aeabi_dmul>
 800800c:	4622      	mov	r2, r4
 800800e:	462b      	mov	r3, r5
 8008010:	f7f8 f94a 	bl	80002a8 <__aeabi_dsub>
 8008014:	4602      	mov	r2, r0
 8008016:	460b      	mov	r3, r1
 8008018:	4604      	mov	r4, r0
 800801a:	460d      	mov	r5, r1
 800801c:	4640      	mov	r0, r8
 800801e:	4649      	mov	r1, r9
 8008020:	f7f8 f942 	bl	80002a8 <__aeabi_dsub>
 8008024:	9a03      	ldr	r2, [sp, #12]
 8008026:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800802a:	1ad3      	subs	r3, r2, r3
 800802c:	2b31      	cmp	r3, #49	; 0x31
 800802e:	dc24      	bgt.n	800807a <__ieee754_rem_pio2+0x28a>
 8008030:	e9ca 0100 	strd	r0, r1, [sl]
 8008034:	4646      	mov	r6, r8
 8008036:	464f      	mov	r7, r9
 8008038:	e9da 8900 	ldrd	r8, r9, [sl]
 800803c:	4630      	mov	r0, r6
 800803e:	4642      	mov	r2, r8
 8008040:	464b      	mov	r3, r9
 8008042:	4639      	mov	r1, r7
 8008044:	f7f8 f930 	bl	80002a8 <__aeabi_dsub>
 8008048:	462b      	mov	r3, r5
 800804a:	4622      	mov	r2, r4
 800804c:	f7f8 f92c 	bl	80002a8 <__aeabi_dsub>
 8008050:	9b02      	ldr	r3, [sp, #8]
 8008052:	2b00      	cmp	r3, #0
 8008054:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008058:	f6bf af0a 	bge.w	8007e70 <__ieee754_rem_pio2+0x80>
 800805c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008060:	f8ca 3004 	str.w	r3, [sl, #4]
 8008064:	f8ca 8000 	str.w	r8, [sl]
 8008068:	f8ca 0008 	str.w	r0, [sl, #8]
 800806c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008070:	f8ca 300c 	str.w	r3, [sl, #12]
 8008074:	f1cb 0b00 	rsb	fp, fp, #0
 8008078:	e6fa      	b.n	8007e70 <__ieee754_rem_pio2+0x80>
 800807a:	a327      	add	r3, pc, #156	; (adr r3, 8008118 <__ieee754_rem_pio2+0x328>)
 800807c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008080:	ec51 0b18 	vmov	r0, r1, d8
 8008084:	f7f8 fac8 	bl	8000618 <__aeabi_dmul>
 8008088:	4604      	mov	r4, r0
 800808a:	460d      	mov	r5, r1
 800808c:	4602      	mov	r2, r0
 800808e:	460b      	mov	r3, r1
 8008090:	4640      	mov	r0, r8
 8008092:	4649      	mov	r1, r9
 8008094:	f7f8 f908 	bl	80002a8 <__aeabi_dsub>
 8008098:	4602      	mov	r2, r0
 800809a:	460b      	mov	r3, r1
 800809c:	4606      	mov	r6, r0
 800809e:	460f      	mov	r7, r1
 80080a0:	4640      	mov	r0, r8
 80080a2:	4649      	mov	r1, r9
 80080a4:	f7f8 f900 	bl	80002a8 <__aeabi_dsub>
 80080a8:	4622      	mov	r2, r4
 80080aa:	462b      	mov	r3, r5
 80080ac:	f7f8 f8fc 	bl	80002a8 <__aeabi_dsub>
 80080b0:	a31b      	add	r3, pc, #108	; (adr r3, 8008120 <__ieee754_rem_pio2+0x330>)
 80080b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b6:	4604      	mov	r4, r0
 80080b8:	460d      	mov	r5, r1
 80080ba:	ec51 0b18 	vmov	r0, r1, d8
 80080be:	f7f8 faab 	bl	8000618 <__aeabi_dmul>
 80080c2:	4622      	mov	r2, r4
 80080c4:	462b      	mov	r3, r5
 80080c6:	f7f8 f8ef 	bl	80002a8 <__aeabi_dsub>
 80080ca:	4604      	mov	r4, r0
 80080cc:	460d      	mov	r5, r1
 80080ce:	e75f      	b.n	8007f90 <__ieee754_rem_pio2+0x1a0>
 80080d0:	4b1b      	ldr	r3, [pc, #108]	; (8008140 <__ieee754_rem_pio2+0x350>)
 80080d2:	4598      	cmp	r8, r3
 80080d4:	dd36      	ble.n	8008144 <__ieee754_rem_pio2+0x354>
 80080d6:	ee10 2a10 	vmov	r2, s0
 80080da:	462b      	mov	r3, r5
 80080dc:	4620      	mov	r0, r4
 80080de:	4629      	mov	r1, r5
 80080e0:	f7f8 f8e2 	bl	80002a8 <__aeabi_dsub>
 80080e4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80080e8:	e9ca 0100 	strd	r0, r1, [sl]
 80080ec:	e694      	b.n	8007e18 <__ieee754_rem_pio2+0x28>
 80080ee:	bf00      	nop
 80080f0:	54400000 	.word	0x54400000
 80080f4:	3ff921fb 	.word	0x3ff921fb
 80080f8:	1a626331 	.word	0x1a626331
 80080fc:	3dd0b461 	.word	0x3dd0b461
 8008100:	1a600000 	.word	0x1a600000
 8008104:	3dd0b461 	.word	0x3dd0b461
 8008108:	2e037073 	.word	0x2e037073
 800810c:	3ba3198a 	.word	0x3ba3198a
 8008110:	6dc9c883 	.word	0x6dc9c883
 8008114:	3fe45f30 	.word	0x3fe45f30
 8008118:	2e000000 	.word	0x2e000000
 800811c:	3ba3198a 	.word	0x3ba3198a
 8008120:	252049c1 	.word	0x252049c1
 8008124:	397b839a 	.word	0x397b839a
 8008128:	3fe921fb 	.word	0x3fe921fb
 800812c:	4002d97b 	.word	0x4002d97b
 8008130:	3ff921fb 	.word	0x3ff921fb
 8008134:	413921fb 	.word	0x413921fb
 8008138:	3fe00000 	.word	0x3fe00000
 800813c:	0800929c 	.word	0x0800929c
 8008140:	7fefffff 	.word	0x7fefffff
 8008144:	ea4f 5428 	mov.w	r4, r8, asr #20
 8008148:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800814c:	ee10 0a10 	vmov	r0, s0
 8008150:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8008154:	ee10 6a10 	vmov	r6, s0
 8008158:	460f      	mov	r7, r1
 800815a:	f7f8 fd0d 	bl	8000b78 <__aeabi_d2iz>
 800815e:	f7f8 f9f1 	bl	8000544 <__aeabi_i2d>
 8008162:	4602      	mov	r2, r0
 8008164:	460b      	mov	r3, r1
 8008166:	4630      	mov	r0, r6
 8008168:	4639      	mov	r1, r7
 800816a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800816e:	f7f8 f89b 	bl	80002a8 <__aeabi_dsub>
 8008172:	4b22      	ldr	r3, [pc, #136]	; (80081fc <__ieee754_rem_pio2+0x40c>)
 8008174:	2200      	movs	r2, #0
 8008176:	f7f8 fa4f 	bl	8000618 <__aeabi_dmul>
 800817a:	460f      	mov	r7, r1
 800817c:	4606      	mov	r6, r0
 800817e:	f7f8 fcfb 	bl	8000b78 <__aeabi_d2iz>
 8008182:	f7f8 f9df 	bl	8000544 <__aeabi_i2d>
 8008186:	4602      	mov	r2, r0
 8008188:	460b      	mov	r3, r1
 800818a:	4630      	mov	r0, r6
 800818c:	4639      	mov	r1, r7
 800818e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008192:	f7f8 f889 	bl	80002a8 <__aeabi_dsub>
 8008196:	4b19      	ldr	r3, [pc, #100]	; (80081fc <__ieee754_rem_pio2+0x40c>)
 8008198:	2200      	movs	r2, #0
 800819a:	f7f8 fa3d 	bl	8000618 <__aeabi_dmul>
 800819e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80081a2:	ad04      	add	r5, sp, #16
 80081a4:	f04f 0803 	mov.w	r8, #3
 80081a8:	46a9      	mov	r9, r5
 80081aa:	2600      	movs	r6, #0
 80081ac:	2700      	movs	r7, #0
 80081ae:	4632      	mov	r2, r6
 80081b0:	463b      	mov	r3, r7
 80081b2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80081b6:	46c3      	mov	fp, r8
 80081b8:	3d08      	subs	r5, #8
 80081ba:	f108 38ff 	add.w	r8, r8, #4294967295
 80081be:	f7f8 fc93 	bl	8000ae8 <__aeabi_dcmpeq>
 80081c2:	2800      	cmp	r0, #0
 80081c4:	d1f3      	bne.n	80081ae <__ieee754_rem_pio2+0x3be>
 80081c6:	4b0e      	ldr	r3, [pc, #56]	; (8008200 <__ieee754_rem_pio2+0x410>)
 80081c8:	9301      	str	r3, [sp, #4]
 80081ca:	2302      	movs	r3, #2
 80081cc:	9300      	str	r3, [sp, #0]
 80081ce:	4622      	mov	r2, r4
 80081d0:	465b      	mov	r3, fp
 80081d2:	4651      	mov	r1, sl
 80081d4:	4648      	mov	r0, r9
 80081d6:	f000 f8df 	bl	8008398 <__kernel_rem_pio2>
 80081da:	9b02      	ldr	r3, [sp, #8]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	4683      	mov	fp, r0
 80081e0:	f6bf ae46 	bge.w	8007e70 <__ieee754_rem_pio2+0x80>
 80081e4:	f8da 3004 	ldr.w	r3, [sl, #4]
 80081e8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80081ec:	f8ca 3004 	str.w	r3, [sl, #4]
 80081f0:	f8da 300c 	ldr.w	r3, [sl, #12]
 80081f4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80081f8:	e73a      	b.n	8008070 <__ieee754_rem_pio2+0x280>
 80081fa:	bf00      	nop
 80081fc:	41700000 	.word	0x41700000
 8008200:	0800931c 	.word	0x0800931c
 8008204:	00000000 	.word	0x00000000

08008208 <__kernel_cos>:
 8008208:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800820c:	ec57 6b10 	vmov	r6, r7, d0
 8008210:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8008214:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8008218:	ed8d 1b00 	vstr	d1, [sp]
 800821c:	da07      	bge.n	800822e <__kernel_cos+0x26>
 800821e:	ee10 0a10 	vmov	r0, s0
 8008222:	4639      	mov	r1, r7
 8008224:	f7f8 fca8 	bl	8000b78 <__aeabi_d2iz>
 8008228:	2800      	cmp	r0, #0
 800822a:	f000 8088 	beq.w	800833e <__kernel_cos+0x136>
 800822e:	4632      	mov	r2, r6
 8008230:	463b      	mov	r3, r7
 8008232:	4630      	mov	r0, r6
 8008234:	4639      	mov	r1, r7
 8008236:	f7f8 f9ef 	bl	8000618 <__aeabi_dmul>
 800823a:	4b51      	ldr	r3, [pc, #324]	; (8008380 <__kernel_cos+0x178>)
 800823c:	2200      	movs	r2, #0
 800823e:	4604      	mov	r4, r0
 8008240:	460d      	mov	r5, r1
 8008242:	f7f8 f9e9 	bl	8000618 <__aeabi_dmul>
 8008246:	a340      	add	r3, pc, #256	; (adr r3, 8008348 <__kernel_cos+0x140>)
 8008248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800824c:	4682      	mov	sl, r0
 800824e:	468b      	mov	fp, r1
 8008250:	4620      	mov	r0, r4
 8008252:	4629      	mov	r1, r5
 8008254:	f7f8 f9e0 	bl	8000618 <__aeabi_dmul>
 8008258:	a33d      	add	r3, pc, #244	; (adr r3, 8008350 <__kernel_cos+0x148>)
 800825a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800825e:	f7f8 f825 	bl	80002ac <__adddf3>
 8008262:	4622      	mov	r2, r4
 8008264:	462b      	mov	r3, r5
 8008266:	f7f8 f9d7 	bl	8000618 <__aeabi_dmul>
 800826a:	a33b      	add	r3, pc, #236	; (adr r3, 8008358 <__kernel_cos+0x150>)
 800826c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008270:	f7f8 f81a 	bl	80002a8 <__aeabi_dsub>
 8008274:	4622      	mov	r2, r4
 8008276:	462b      	mov	r3, r5
 8008278:	f7f8 f9ce 	bl	8000618 <__aeabi_dmul>
 800827c:	a338      	add	r3, pc, #224	; (adr r3, 8008360 <__kernel_cos+0x158>)
 800827e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008282:	f7f8 f813 	bl	80002ac <__adddf3>
 8008286:	4622      	mov	r2, r4
 8008288:	462b      	mov	r3, r5
 800828a:	f7f8 f9c5 	bl	8000618 <__aeabi_dmul>
 800828e:	a336      	add	r3, pc, #216	; (adr r3, 8008368 <__kernel_cos+0x160>)
 8008290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008294:	f7f8 f808 	bl	80002a8 <__aeabi_dsub>
 8008298:	4622      	mov	r2, r4
 800829a:	462b      	mov	r3, r5
 800829c:	f7f8 f9bc 	bl	8000618 <__aeabi_dmul>
 80082a0:	a333      	add	r3, pc, #204	; (adr r3, 8008370 <__kernel_cos+0x168>)
 80082a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a6:	f7f8 f801 	bl	80002ac <__adddf3>
 80082aa:	4622      	mov	r2, r4
 80082ac:	462b      	mov	r3, r5
 80082ae:	f7f8 f9b3 	bl	8000618 <__aeabi_dmul>
 80082b2:	4622      	mov	r2, r4
 80082b4:	462b      	mov	r3, r5
 80082b6:	f7f8 f9af 	bl	8000618 <__aeabi_dmul>
 80082ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082be:	4604      	mov	r4, r0
 80082c0:	460d      	mov	r5, r1
 80082c2:	4630      	mov	r0, r6
 80082c4:	4639      	mov	r1, r7
 80082c6:	f7f8 f9a7 	bl	8000618 <__aeabi_dmul>
 80082ca:	460b      	mov	r3, r1
 80082cc:	4602      	mov	r2, r0
 80082ce:	4629      	mov	r1, r5
 80082d0:	4620      	mov	r0, r4
 80082d2:	f7f7 ffe9 	bl	80002a8 <__aeabi_dsub>
 80082d6:	4b2b      	ldr	r3, [pc, #172]	; (8008384 <__kernel_cos+0x17c>)
 80082d8:	4598      	cmp	r8, r3
 80082da:	4606      	mov	r6, r0
 80082dc:	460f      	mov	r7, r1
 80082de:	dc10      	bgt.n	8008302 <__kernel_cos+0xfa>
 80082e0:	4602      	mov	r2, r0
 80082e2:	460b      	mov	r3, r1
 80082e4:	4650      	mov	r0, sl
 80082e6:	4659      	mov	r1, fp
 80082e8:	f7f7 ffde 	bl	80002a8 <__aeabi_dsub>
 80082ec:	460b      	mov	r3, r1
 80082ee:	4926      	ldr	r1, [pc, #152]	; (8008388 <__kernel_cos+0x180>)
 80082f0:	4602      	mov	r2, r0
 80082f2:	2000      	movs	r0, #0
 80082f4:	f7f7 ffd8 	bl	80002a8 <__aeabi_dsub>
 80082f8:	ec41 0b10 	vmov	d0, r0, r1
 80082fc:	b003      	add	sp, #12
 80082fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008302:	4b22      	ldr	r3, [pc, #136]	; (800838c <__kernel_cos+0x184>)
 8008304:	4920      	ldr	r1, [pc, #128]	; (8008388 <__kernel_cos+0x180>)
 8008306:	4598      	cmp	r8, r3
 8008308:	bfcc      	ite	gt
 800830a:	4d21      	ldrgt	r5, [pc, #132]	; (8008390 <__kernel_cos+0x188>)
 800830c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8008310:	2400      	movs	r4, #0
 8008312:	4622      	mov	r2, r4
 8008314:	462b      	mov	r3, r5
 8008316:	2000      	movs	r0, #0
 8008318:	f7f7 ffc6 	bl	80002a8 <__aeabi_dsub>
 800831c:	4622      	mov	r2, r4
 800831e:	4680      	mov	r8, r0
 8008320:	4689      	mov	r9, r1
 8008322:	462b      	mov	r3, r5
 8008324:	4650      	mov	r0, sl
 8008326:	4659      	mov	r1, fp
 8008328:	f7f7 ffbe 	bl	80002a8 <__aeabi_dsub>
 800832c:	4632      	mov	r2, r6
 800832e:	463b      	mov	r3, r7
 8008330:	f7f7 ffba 	bl	80002a8 <__aeabi_dsub>
 8008334:	4602      	mov	r2, r0
 8008336:	460b      	mov	r3, r1
 8008338:	4640      	mov	r0, r8
 800833a:	4649      	mov	r1, r9
 800833c:	e7da      	b.n	80082f4 <__kernel_cos+0xec>
 800833e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8008378 <__kernel_cos+0x170>
 8008342:	e7db      	b.n	80082fc <__kernel_cos+0xf4>
 8008344:	f3af 8000 	nop.w
 8008348:	be8838d4 	.word	0xbe8838d4
 800834c:	bda8fae9 	.word	0xbda8fae9
 8008350:	bdb4b1c4 	.word	0xbdb4b1c4
 8008354:	3e21ee9e 	.word	0x3e21ee9e
 8008358:	809c52ad 	.word	0x809c52ad
 800835c:	3e927e4f 	.word	0x3e927e4f
 8008360:	19cb1590 	.word	0x19cb1590
 8008364:	3efa01a0 	.word	0x3efa01a0
 8008368:	16c15177 	.word	0x16c15177
 800836c:	3f56c16c 	.word	0x3f56c16c
 8008370:	5555554c 	.word	0x5555554c
 8008374:	3fa55555 	.word	0x3fa55555
 8008378:	00000000 	.word	0x00000000
 800837c:	3ff00000 	.word	0x3ff00000
 8008380:	3fe00000 	.word	0x3fe00000
 8008384:	3fd33332 	.word	0x3fd33332
 8008388:	3ff00000 	.word	0x3ff00000
 800838c:	3fe90000 	.word	0x3fe90000
 8008390:	3fd20000 	.word	0x3fd20000
 8008394:	00000000 	.word	0x00000000

08008398 <__kernel_rem_pio2>:
 8008398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800839c:	ed2d 8b02 	vpush	{d8}
 80083a0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80083a4:	f112 0f14 	cmn.w	r2, #20
 80083a8:	9308      	str	r3, [sp, #32]
 80083aa:	9101      	str	r1, [sp, #4]
 80083ac:	4bc6      	ldr	r3, [pc, #792]	; (80086c8 <__kernel_rem_pio2+0x330>)
 80083ae:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80083b0:	9009      	str	r0, [sp, #36]	; 0x24
 80083b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80083b6:	9304      	str	r3, [sp, #16]
 80083b8:	9b08      	ldr	r3, [sp, #32]
 80083ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80083be:	bfa8      	it	ge
 80083c0:	1ed4      	subge	r4, r2, #3
 80083c2:	9306      	str	r3, [sp, #24]
 80083c4:	bfb2      	itee	lt
 80083c6:	2400      	movlt	r4, #0
 80083c8:	2318      	movge	r3, #24
 80083ca:	fb94 f4f3 	sdivge	r4, r4, r3
 80083ce:	f06f 0317 	mvn.w	r3, #23
 80083d2:	fb04 3303 	mla	r3, r4, r3, r3
 80083d6:	eb03 0a02 	add.w	sl, r3, r2
 80083da:	9b04      	ldr	r3, [sp, #16]
 80083dc:	9a06      	ldr	r2, [sp, #24]
 80083de:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80086b8 <__kernel_rem_pio2+0x320>
 80083e2:	eb03 0802 	add.w	r8, r3, r2
 80083e6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80083e8:	1aa7      	subs	r7, r4, r2
 80083ea:	ae20      	add	r6, sp, #128	; 0x80
 80083ec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80083f0:	2500      	movs	r5, #0
 80083f2:	4545      	cmp	r5, r8
 80083f4:	dd18      	ble.n	8008428 <__kernel_rem_pio2+0x90>
 80083f6:	9b08      	ldr	r3, [sp, #32]
 80083f8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80083fc:	aa20      	add	r2, sp, #128	; 0x80
 80083fe:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80086b8 <__kernel_rem_pio2+0x320>
 8008402:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8008406:	f1c3 0301 	rsb	r3, r3, #1
 800840a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800840e:	9307      	str	r3, [sp, #28]
 8008410:	9b07      	ldr	r3, [sp, #28]
 8008412:	9a04      	ldr	r2, [sp, #16]
 8008414:	4443      	add	r3, r8
 8008416:	429a      	cmp	r2, r3
 8008418:	db2f      	blt.n	800847a <__kernel_rem_pio2+0xe2>
 800841a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800841e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008422:	462f      	mov	r7, r5
 8008424:	2600      	movs	r6, #0
 8008426:	e01b      	b.n	8008460 <__kernel_rem_pio2+0xc8>
 8008428:	42ef      	cmn	r7, r5
 800842a:	d407      	bmi.n	800843c <__kernel_rem_pio2+0xa4>
 800842c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008430:	f7f8 f888 	bl	8000544 <__aeabi_i2d>
 8008434:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008438:	3501      	adds	r5, #1
 800843a:	e7da      	b.n	80083f2 <__kernel_rem_pio2+0x5a>
 800843c:	ec51 0b18 	vmov	r0, r1, d8
 8008440:	e7f8      	b.n	8008434 <__kernel_rem_pio2+0x9c>
 8008442:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008446:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800844a:	f7f8 f8e5 	bl	8000618 <__aeabi_dmul>
 800844e:	4602      	mov	r2, r0
 8008450:	460b      	mov	r3, r1
 8008452:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008456:	f7f7 ff29 	bl	80002ac <__adddf3>
 800845a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800845e:	3601      	adds	r6, #1
 8008460:	9b06      	ldr	r3, [sp, #24]
 8008462:	429e      	cmp	r6, r3
 8008464:	f1a7 0708 	sub.w	r7, r7, #8
 8008468:	ddeb      	ble.n	8008442 <__kernel_rem_pio2+0xaa>
 800846a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800846e:	3508      	adds	r5, #8
 8008470:	ecab 7b02 	vstmia	fp!, {d7}
 8008474:	f108 0801 	add.w	r8, r8, #1
 8008478:	e7ca      	b.n	8008410 <__kernel_rem_pio2+0x78>
 800847a:	9b04      	ldr	r3, [sp, #16]
 800847c:	aa0c      	add	r2, sp, #48	; 0x30
 800847e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008482:	930b      	str	r3, [sp, #44]	; 0x2c
 8008484:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008486:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800848a:	9c04      	ldr	r4, [sp, #16]
 800848c:	930a      	str	r3, [sp, #40]	; 0x28
 800848e:	ab98      	add	r3, sp, #608	; 0x260
 8008490:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008494:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8008498:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800849c:	f8cd b008 	str.w	fp, [sp, #8]
 80084a0:	4625      	mov	r5, r4
 80084a2:	2d00      	cmp	r5, #0
 80084a4:	dc78      	bgt.n	8008598 <__kernel_rem_pio2+0x200>
 80084a6:	ec47 6b10 	vmov	d0, r6, r7
 80084aa:	4650      	mov	r0, sl
 80084ac:	f000 fbfc 	bl	8008ca8 <scalbn>
 80084b0:	ec57 6b10 	vmov	r6, r7, d0
 80084b4:	2200      	movs	r2, #0
 80084b6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80084ba:	ee10 0a10 	vmov	r0, s0
 80084be:	4639      	mov	r1, r7
 80084c0:	f7f8 f8aa 	bl	8000618 <__aeabi_dmul>
 80084c4:	ec41 0b10 	vmov	d0, r0, r1
 80084c8:	f000 fb6e 	bl	8008ba8 <floor>
 80084cc:	4b7f      	ldr	r3, [pc, #508]	; (80086cc <__kernel_rem_pio2+0x334>)
 80084ce:	ec51 0b10 	vmov	r0, r1, d0
 80084d2:	2200      	movs	r2, #0
 80084d4:	f7f8 f8a0 	bl	8000618 <__aeabi_dmul>
 80084d8:	4602      	mov	r2, r0
 80084da:	460b      	mov	r3, r1
 80084dc:	4630      	mov	r0, r6
 80084de:	4639      	mov	r1, r7
 80084e0:	f7f7 fee2 	bl	80002a8 <__aeabi_dsub>
 80084e4:	460f      	mov	r7, r1
 80084e6:	4606      	mov	r6, r0
 80084e8:	f7f8 fb46 	bl	8000b78 <__aeabi_d2iz>
 80084ec:	9007      	str	r0, [sp, #28]
 80084ee:	f7f8 f829 	bl	8000544 <__aeabi_i2d>
 80084f2:	4602      	mov	r2, r0
 80084f4:	460b      	mov	r3, r1
 80084f6:	4630      	mov	r0, r6
 80084f8:	4639      	mov	r1, r7
 80084fa:	f7f7 fed5 	bl	80002a8 <__aeabi_dsub>
 80084fe:	f1ba 0f00 	cmp.w	sl, #0
 8008502:	4606      	mov	r6, r0
 8008504:	460f      	mov	r7, r1
 8008506:	dd70      	ble.n	80085ea <__kernel_rem_pio2+0x252>
 8008508:	1e62      	subs	r2, r4, #1
 800850a:	ab0c      	add	r3, sp, #48	; 0x30
 800850c:	9d07      	ldr	r5, [sp, #28]
 800850e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8008512:	f1ca 0118 	rsb	r1, sl, #24
 8008516:	fa40 f301 	asr.w	r3, r0, r1
 800851a:	441d      	add	r5, r3
 800851c:	408b      	lsls	r3, r1
 800851e:	1ac0      	subs	r0, r0, r3
 8008520:	ab0c      	add	r3, sp, #48	; 0x30
 8008522:	9507      	str	r5, [sp, #28]
 8008524:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8008528:	f1ca 0317 	rsb	r3, sl, #23
 800852c:	fa40 f303 	asr.w	r3, r0, r3
 8008530:	9302      	str	r3, [sp, #8]
 8008532:	9b02      	ldr	r3, [sp, #8]
 8008534:	2b00      	cmp	r3, #0
 8008536:	dd66      	ble.n	8008606 <__kernel_rem_pio2+0x26e>
 8008538:	9b07      	ldr	r3, [sp, #28]
 800853a:	2200      	movs	r2, #0
 800853c:	3301      	adds	r3, #1
 800853e:	9307      	str	r3, [sp, #28]
 8008540:	4615      	mov	r5, r2
 8008542:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008546:	4294      	cmp	r4, r2
 8008548:	f300 8099 	bgt.w	800867e <__kernel_rem_pio2+0x2e6>
 800854c:	f1ba 0f00 	cmp.w	sl, #0
 8008550:	dd07      	ble.n	8008562 <__kernel_rem_pio2+0x1ca>
 8008552:	f1ba 0f01 	cmp.w	sl, #1
 8008556:	f000 80a5 	beq.w	80086a4 <__kernel_rem_pio2+0x30c>
 800855a:	f1ba 0f02 	cmp.w	sl, #2
 800855e:	f000 80c1 	beq.w	80086e4 <__kernel_rem_pio2+0x34c>
 8008562:	9b02      	ldr	r3, [sp, #8]
 8008564:	2b02      	cmp	r3, #2
 8008566:	d14e      	bne.n	8008606 <__kernel_rem_pio2+0x26e>
 8008568:	4632      	mov	r2, r6
 800856a:	463b      	mov	r3, r7
 800856c:	4958      	ldr	r1, [pc, #352]	; (80086d0 <__kernel_rem_pio2+0x338>)
 800856e:	2000      	movs	r0, #0
 8008570:	f7f7 fe9a 	bl	80002a8 <__aeabi_dsub>
 8008574:	4606      	mov	r6, r0
 8008576:	460f      	mov	r7, r1
 8008578:	2d00      	cmp	r5, #0
 800857a:	d044      	beq.n	8008606 <__kernel_rem_pio2+0x26e>
 800857c:	4650      	mov	r0, sl
 800857e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80086c0 <__kernel_rem_pio2+0x328>
 8008582:	f000 fb91 	bl	8008ca8 <scalbn>
 8008586:	4630      	mov	r0, r6
 8008588:	4639      	mov	r1, r7
 800858a:	ec53 2b10 	vmov	r2, r3, d0
 800858e:	f7f7 fe8b 	bl	80002a8 <__aeabi_dsub>
 8008592:	4606      	mov	r6, r0
 8008594:	460f      	mov	r7, r1
 8008596:	e036      	b.n	8008606 <__kernel_rem_pio2+0x26e>
 8008598:	4b4e      	ldr	r3, [pc, #312]	; (80086d4 <__kernel_rem_pio2+0x33c>)
 800859a:	2200      	movs	r2, #0
 800859c:	4630      	mov	r0, r6
 800859e:	4639      	mov	r1, r7
 80085a0:	f7f8 f83a 	bl	8000618 <__aeabi_dmul>
 80085a4:	f7f8 fae8 	bl	8000b78 <__aeabi_d2iz>
 80085a8:	f7f7 ffcc 	bl	8000544 <__aeabi_i2d>
 80085ac:	4b4a      	ldr	r3, [pc, #296]	; (80086d8 <__kernel_rem_pio2+0x340>)
 80085ae:	2200      	movs	r2, #0
 80085b0:	4680      	mov	r8, r0
 80085b2:	4689      	mov	r9, r1
 80085b4:	f7f8 f830 	bl	8000618 <__aeabi_dmul>
 80085b8:	4602      	mov	r2, r0
 80085ba:	460b      	mov	r3, r1
 80085bc:	4630      	mov	r0, r6
 80085be:	4639      	mov	r1, r7
 80085c0:	f7f7 fe72 	bl	80002a8 <__aeabi_dsub>
 80085c4:	f7f8 fad8 	bl	8000b78 <__aeabi_d2iz>
 80085c8:	9b02      	ldr	r3, [sp, #8]
 80085ca:	f843 0b04 	str.w	r0, [r3], #4
 80085ce:	3d01      	subs	r5, #1
 80085d0:	9302      	str	r3, [sp, #8]
 80085d2:	ab70      	add	r3, sp, #448	; 0x1c0
 80085d4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80085d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085dc:	4640      	mov	r0, r8
 80085de:	4649      	mov	r1, r9
 80085e0:	f7f7 fe64 	bl	80002ac <__adddf3>
 80085e4:	4606      	mov	r6, r0
 80085e6:	460f      	mov	r7, r1
 80085e8:	e75b      	b.n	80084a2 <__kernel_rem_pio2+0x10a>
 80085ea:	d105      	bne.n	80085f8 <__kernel_rem_pio2+0x260>
 80085ec:	1e63      	subs	r3, r4, #1
 80085ee:	aa0c      	add	r2, sp, #48	; 0x30
 80085f0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80085f4:	15c3      	asrs	r3, r0, #23
 80085f6:	e79b      	b.n	8008530 <__kernel_rem_pio2+0x198>
 80085f8:	4b38      	ldr	r3, [pc, #224]	; (80086dc <__kernel_rem_pio2+0x344>)
 80085fa:	2200      	movs	r2, #0
 80085fc:	f7f8 fa92 	bl	8000b24 <__aeabi_dcmpge>
 8008600:	2800      	cmp	r0, #0
 8008602:	d139      	bne.n	8008678 <__kernel_rem_pio2+0x2e0>
 8008604:	9002      	str	r0, [sp, #8]
 8008606:	2200      	movs	r2, #0
 8008608:	2300      	movs	r3, #0
 800860a:	4630      	mov	r0, r6
 800860c:	4639      	mov	r1, r7
 800860e:	f7f8 fa6b 	bl	8000ae8 <__aeabi_dcmpeq>
 8008612:	2800      	cmp	r0, #0
 8008614:	f000 80b4 	beq.w	8008780 <__kernel_rem_pio2+0x3e8>
 8008618:	f104 3bff 	add.w	fp, r4, #4294967295
 800861c:	465b      	mov	r3, fp
 800861e:	2200      	movs	r2, #0
 8008620:	9904      	ldr	r1, [sp, #16]
 8008622:	428b      	cmp	r3, r1
 8008624:	da65      	bge.n	80086f2 <__kernel_rem_pio2+0x35a>
 8008626:	2a00      	cmp	r2, #0
 8008628:	d07b      	beq.n	8008722 <__kernel_rem_pio2+0x38a>
 800862a:	ab0c      	add	r3, sp, #48	; 0x30
 800862c:	f1aa 0a18 	sub.w	sl, sl, #24
 8008630:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8008634:	2b00      	cmp	r3, #0
 8008636:	f000 80a0 	beq.w	800877a <__kernel_rem_pio2+0x3e2>
 800863a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80086c0 <__kernel_rem_pio2+0x328>
 800863e:	4650      	mov	r0, sl
 8008640:	f000 fb32 	bl	8008ca8 <scalbn>
 8008644:	4f23      	ldr	r7, [pc, #140]	; (80086d4 <__kernel_rem_pio2+0x33c>)
 8008646:	ec55 4b10 	vmov	r4, r5, d0
 800864a:	46d8      	mov	r8, fp
 800864c:	2600      	movs	r6, #0
 800864e:	f1b8 0f00 	cmp.w	r8, #0
 8008652:	f280 80cf 	bge.w	80087f4 <__kernel_rem_pio2+0x45c>
 8008656:	ed9f 8b18 	vldr	d8, [pc, #96]	; 80086b8 <__kernel_rem_pio2+0x320>
 800865a:	465f      	mov	r7, fp
 800865c:	f04f 0800 	mov.w	r8, #0
 8008660:	2f00      	cmp	r7, #0
 8008662:	f2c0 80fd 	blt.w	8008860 <__kernel_rem_pio2+0x4c8>
 8008666:	ab70      	add	r3, sp, #448	; 0x1c0
 8008668:	f8df a074 	ldr.w	sl, [pc, #116]	; 80086e0 <__kernel_rem_pio2+0x348>
 800866c:	ec55 4b18 	vmov	r4, r5, d8
 8008670:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8008674:	2600      	movs	r6, #0
 8008676:	e0e5      	b.n	8008844 <__kernel_rem_pio2+0x4ac>
 8008678:	2302      	movs	r3, #2
 800867a:	9302      	str	r3, [sp, #8]
 800867c:	e75c      	b.n	8008538 <__kernel_rem_pio2+0x1a0>
 800867e:	f8db 3000 	ldr.w	r3, [fp]
 8008682:	b955      	cbnz	r5, 800869a <__kernel_rem_pio2+0x302>
 8008684:	b123      	cbz	r3, 8008690 <__kernel_rem_pio2+0x2f8>
 8008686:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800868a:	f8cb 3000 	str.w	r3, [fp]
 800868e:	2301      	movs	r3, #1
 8008690:	3201      	adds	r2, #1
 8008692:	f10b 0b04 	add.w	fp, fp, #4
 8008696:	461d      	mov	r5, r3
 8008698:	e755      	b.n	8008546 <__kernel_rem_pio2+0x1ae>
 800869a:	1acb      	subs	r3, r1, r3
 800869c:	f8cb 3000 	str.w	r3, [fp]
 80086a0:	462b      	mov	r3, r5
 80086a2:	e7f5      	b.n	8008690 <__kernel_rem_pio2+0x2f8>
 80086a4:	1e62      	subs	r2, r4, #1
 80086a6:	ab0c      	add	r3, sp, #48	; 0x30
 80086a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086ac:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80086b0:	a90c      	add	r1, sp, #48	; 0x30
 80086b2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80086b6:	e754      	b.n	8008562 <__kernel_rem_pio2+0x1ca>
	...
 80086c4:	3ff00000 	.word	0x3ff00000
 80086c8:	08009468 	.word	0x08009468
 80086cc:	40200000 	.word	0x40200000
 80086d0:	3ff00000 	.word	0x3ff00000
 80086d4:	3e700000 	.word	0x3e700000
 80086d8:	41700000 	.word	0x41700000
 80086dc:	3fe00000 	.word	0x3fe00000
 80086e0:	08009428 	.word	0x08009428
 80086e4:	1e62      	subs	r2, r4, #1
 80086e6:	ab0c      	add	r3, sp, #48	; 0x30
 80086e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086ec:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80086f0:	e7de      	b.n	80086b0 <__kernel_rem_pio2+0x318>
 80086f2:	a90c      	add	r1, sp, #48	; 0x30
 80086f4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80086f8:	3b01      	subs	r3, #1
 80086fa:	430a      	orrs	r2, r1
 80086fc:	e790      	b.n	8008620 <__kernel_rem_pio2+0x288>
 80086fe:	3301      	adds	r3, #1
 8008700:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8008704:	2900      	cmp	r1, #0
 8008706:	d0fa      	beq.n	80086fe <__kernel_rem_pio2+0x366>
 8008708:	9a08      	ldr	r2, [sp, #32]
 800870a:	18e3      	adds	r3, r4, r3
 800870c:	18a6      	adds	r6, r4, r2
 800870e:	aa20      	add	r2, sp, #128	; 0x80
 8008710:	1c65      	adds	r5, r4, #1
 8008712:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8008716:	9302      	str	r3, [sp, #8]
 8008718:	9b02      	ldr	r3, [sp, #8]
 800871a:	42ab      	cmp	r3, r5
 800871c:	da04      	bge.n	8008728 <__kernel_rem_pio2+0x390>
 800871e:	461c      	mov	r4, r3
 8008720:	e6b5      	b.n	800848e <__kernel_rem_pio2+0xf6>
 8008722:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008724:	2301      	movs	r3, #1
 8008726:	e7eb      	b.n	8008700 <__kernel_rem_pio2+0x368>
 8008728:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800872a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800872e:	f7f7 ff09 	bl	8000544 <__aeabi_i2d>
 8008732:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008738:	46b3      	mov	fp, r6
 800873a:	461c      	mov	r4, r3
 800873c:	2700      	movs	r7, #0
 800873e:	f04f 0800 	mov.w	r8, #0
 8008742:	f04f 0900 	mov.w	r9, #0
 8008746:	9b06      	ldr	r3, [sp, #24]
 8008748:	429f      	cmp	r7, r3
 800874a:	dd06      	ble.n	800875a <__kernel_rem_pio2+0x3c2>
 800874c:	ab70      	add	r3, sp, #448	; 0x1c0
 800874e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008752:	e9c3 8900 	strd	r8, r9, [r3]
 8008756:	3501      	adds	r5, #1
 8008758:	e7de      	b.n	8008718 <__kernel_rem_pio2+0x380>
 800875a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800875e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8008762:	f7f7 ff59 	bl	8000618 <__aeabi_dmul>
 8008766:	4602      	mov	r2, r0
 8008768:	460b      	mov	r3, r1
 800876a:	4640      	mov	r0, r8
 800876c:	4649      	mov	r1, r9
 800876e:	f7f7 fd9d 	bl	80002ac <__adddf3>
 8008772:	3701      	adds	r7, #1
 8008774:	4680      	mov	r8, r0
 8008776:	4689      	mov	r9, r1
 8008778:	e7e5      	b.n	8008746 <__kernel_rem_pio2+0x3ae>
 800877a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800877e:	e754      	b.n	800862a <__kernel_rem_pio2+0x292>
 8008780:	ec47 6b10 	vmov	d0, r6, r7
 8008784:	f1ca 0000 	rsb	r0, sl, #0
 8008788:	f000 fa8e 	bl	8008ca8 <scalbn>
 800878c:	ec57 6b10 	vmov	r6, r7, d0
 8008790:	4b9f      	ldr	r3, [pc, #636]	; (8008a10 <__kernel_rem_pio2+0x678>)
 8008792:	ee10 0a10 	vmov	r0, s0
 8008796:	2200      	movs	r2, #0
 8008798:	4639      	mov	r1, r7
 800879a:	f7f8 f9c3 	bl	8000b24 <__aeabi_dcmpge>
 800879e:	b300      	cbz	r0, 80087e2 <__kernel_rem_pio2+0x44a>
 80087a0:	4b9c      	ldr	r3, [pc, #624]	; (8008a14 <__kernel_rem_pio2+0x67c>)
 80087a2:	2200      	movs	r2, #0
 80087a4:	4630      	mov	r0, r6
 80087a6:	4639      	mov	r1, r7
 80087a8:	f7f7 ff36 	bl	8000618 <__aeabi_dmul>
 80087ac:	f7f8 f9e4 	bl	8000b78 <__aeabi_d2iz>
 80087b0:	4605      	mov	r5, r0
 80087b2:	f7f7 fec7 	bl	8000544 <__aeabi_i2d>
 80087b6:	4b96      	ldr	r3, [pc, #600]	; (8008a10 <__kernel_rem_pio2+0x678>)
 80087b8:	2200      	movs	r2, #0
 80087ba:	f7f7 ff2d 	bl	8000618 <__aeabi_dmul>
 80087be:	460b      	mov	r3, r1
 80087c0:	4602      	mov	r2, r0
 80087c2:	4639      	mov	r1, r7
 80087c4:	4630      	mov	r0, r6
 80087c6:	f7f7 fd6f 	bl	80002a8 <__aeabi_dsub>
 80087ca:	f7f8 f9d5 	bl	8000b78 <__aeabi_d2iz>
 80087ce:	f104 0b01 	add.w	fp, r4, #1
 80087d2:	ab0c      	add	r3, sp, #48	; 0x30
 80087d4:	f10a 0a18 	add.w	sl, sl, #24
 80087d8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80087dc:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 80087e0:	e72b      	b.n	800863a <__kernel_rem_pio2+0x2a2>
 80087e2:	4630      	mov	r0, r6
 80087e4:	4639      	mov	r1, r7
 80087e6:	f7f8 f9c7 	bl	8000b78 <__aeabi_d2iz>
 80087ea:	ab0c      	add	r3, sp, #48	; 0x30
 80087ec:	46a3      	mov	fp, r4
 80087ee:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80087f2:	e722      	b.n	800863a <__kernel_rem_pio2+0x2a2>
 80087f4:	ab70      	add	r3, sp, #448	; 0x1c0
 80087f6:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 80087fa:	ab0c      	add	r3, sp, #48	; 0x30
 80087fc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008800:	f7f7 fea0 	bl	8000544 <__aeabi_i2d>
 8008804:	4622      	mov	r2, r4
 8008806:	462b      	mov	r3, r5
 8008808:	f7f7 ff06 	bl	8000618 <__aeabi_dmul>
 800880c:	4632      	mov	r2, r6
 800880e:	e9c9 0100 	strd	r0, r1, [r9]
 8008812:	463b      	mov	r3, r7
 8008814:	4620      	mov	r0, r4
 8008816:	4629      	mov	r1, r5
 8008818:	f7f7 fefe 	bl	8000618 <__aeabi_dmul>
 800881c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008820:	4604      	mov	r4, r0
 8008822:	460d      	mov	r5, r1
 8008824:	e713      	b.n	800864e <__kernel_rem_pio2+0x2b6>
 8008826:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800882a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800882e:	f7f7 fef3 	bl	8000618 <__aeabi_dmul>
 8008832:	4602      	mov	r2, r0
 8008834:	460b      	mov	r3, r1
 8008836:	4620      	mov	r0, r4
 8008838:	4629      	mov	r1, r5
 800883a:	f7f7 fd37 	bl	80002ac <__adddf3>
 800883e:	3601      	adds	r6, #1
 8008840:	4604      	mov	r4, r0
 8008842:	460d      	mov	r5, r1
 8008844:	9b04      	ldr	r3, [sp, #16]
 8008846:	429e      	cmp	r6, r3
 8008848:	dc01      	bgt.n	800884e <__kernel_rem_pio2+0x4b6>
 800884a:	45b0      	cmp	r8, r6
 800884c:	daeb      	bge.n	8008826 <__kernel_rem_pio2+0x48e>
 800884e:	ab48      	add	r3, sp, #288	; 0x120
 8008850:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008854:	e9c3 4500 	strd	r4, r5, [r3]
 8008858:	3f01      	subs	r7, #1
 800885a:	f108 0801 	add.w	r8, r8, #1
 800885e:	e6ff      	b.n	8008660 <__kernel_rem_pio2+0x2c8>
 8008860:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008862:	2b02      	cmp	r3, #2
 8008864:	dc0b      	bgt.n	800887e <__kernel_rem_pio2+0x4e6>
 8008866:	2b00      	cmp	r3, #0
 8008868:	dc6e      	bgt.n	8008948 <__kernel_rem_pio2+0x5b0>
 800886a:	d045      	beq.n	80088f8 <__kernel_rem_pio2+0x560>
 800886c:	9b07      	ldr	r3, [sp, #28]
 800886e:	f003 0007 	and.w	r0, r3, #7
 8008872:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8008876:	ecbd 8b02 	vpop	{d8}
 800887a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800887e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008880:	2b03      	cmp	r3, #3
 8008882:	d1f3      	bne.n	800886c <__kernel_rem_pio2+0x4d4>
 8008884:	ab48      	add	r3, sp, #288	; 0x120
 8008886:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800888a:	46d0      	mov	r8, sl
 800888c:	46d9      	mov	r9, fp
 800888e:	f1b9 0f00 	cmp.w	r9, #0
 8008892:	f1a8 0808 	sub.w	r8, r8, #8
 8008896:	dc64      	bgt.n	8008962 <__kernel_rem_pio2+0x5ca>
 8008898:	465c      	mov	r4, fp
 800889a:	2c01      	cmp	r4, #1
 800889c:	f1aa 0a08 	sub.w	sl, sl, #8
 80088a0:	dc7e      	bgt.n	80089a0 <__kernel_rem_pio2+0x608>
 80088a2:	2000      	movs	r0, #0
 80088a4:	2100      	movs	r1, #0
 80088a6:	f1bb 0f01 	cmp.w	fp, #1
 80088aa:	f300 8097 	bgt.w	80089dc <__kernel_rem_pio2+0x644>
 80088ae:	9b02      	ldr	r3, [sp, #8]
 80088b0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 80088b4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	f040 8099 	bne.w	80089f0 <__kernel_rem_pio2+0x658>
 80088be:	9b01      	ldr	r3, [sp, #4]
 80088c0:	e9c3 5600 	strd	r5, r6, [r3]
 80088c4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80088c8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80088cc:	e7ce      	b.n	800886c <__kernel_rem_pio2+0x4d4>
 80088ce:	ab48      	add	r3, sp, #288	; 0x120
 80088d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80088d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088d8:	f7f7 fce8 	bl	80002ac <__adddf3>
 80088dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80088e0:	f1bb 0f00 	cmp.w	fp, #0
 80088e4:	daf3      	bge.n	80088ce <__kernel_rem_pio2+0x536>
 80088e6:	9b02      	ldr	r3, [sp, #8]
 80088e8:	b113      	cbz	r3, 80088f0 <__kernel_rem_pio2+0x558>
 80088ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80088ee:	4619      	mov	r1, r3
 80088f0:	9b01      	ldr	r3, [sp, #4]
 80088f2:	e9c3 0100 	strd	r0, r1, [r3]
 80088f6:	e7b9      	b.n	800886c <__kernel_rem_pio2+0x4d4>
 80088f8:	2000      	movs	r0, #0
 80088fa:	2100      	movs	r1, #0
 80088fc:	e7f0      	b.n	80088e0 <__kernel_rem_pio2+0x548>
 80088fe:	ab48      	add	r3, sp, #288	; 0x120
 8008900:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008908:	f7f7 fcd0 	bl	80002ac <__adddf3>
 800890c:	3c01      	subs	r4, #1
 800890e:	2c00      	cmp	r4, #0
 8008910:	daf5      	bge.n	80088fe <__kernel_rem_pio2+0x566>
 8008912:	9b02      	ldr	r3, [sp, #8]
 8008914:	b1e3      	cbz	r3, 8008950 <__kernel_rem_pio2+0x5b8>
 8008916:	4602      	mov	r2, r0
 8008918:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800891c:	9c01      	ldr	r4, [sp, #4]
 800891e:	e9c4 2300 	strd	r2, r3, [r4]
 8008922:	4602      	mov	r2, r0
 8008924:	460b      	mov	r3, r1
 8008926:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800892a:	f7f7 fcbd 	bl	80002a8 <__aeabi_dsub>
 800892e:	ad4a      	add	r5, sp, #296	; 0x128
 8008930:	2401      	movs	r4, #1
 8008932:	45a3      	cmp	fp, r4
 8008934:	da0f      	bge.n	8008956 <__kernel_rem_pio2+0x5be>
 8008936:	9b02      	ldr	r3, [sp, #8]
 8008938:	b113      	cbz	r3, 8008940 <__kernel_rem_pio2+0x5a8>
 800893a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800893e:	4619      	mov	r1, r3
 8008940:	9b01      	ldr	r3, [sp, #4]
 8008942:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008946:	e791      	b.n	800886c <__kernel_rem_pio2+0x4d4>
 8008948:	465c      	mov	r4, fp
 800894a:	2000      	movs	r0, #0
 800894c:	2100      	movs	r1, #0
 800894e:	e7de      	b.n	800890e <__kernel_rem_pio2+0x576>
 8008950:	4602      	mov	r2, r0
 8008952:	460b      	mov	r3, r1
 8008954:	e7e2      	b.n	800891c <__kernel_rem_pio2+0x584>
 8008956:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800895a:	f7f7 fca7 	bl	80002ac <__adddf3>
 800895e:	3401      	adds	r4, #1
 8008960:	e7e7      	b.n	8008932 <__kernel_rem_pio2+0x59a>
 8008962:	e9d8 4500 	ldrd	r4, r5, [r8]
 8008966:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800896a:	4620      	mov	r0, r4
 800896c:	4632      	mov	r2, r6
 800896e:	463b      	mov	r3, r7
 8008970:	4629      	mov	r1, r5
 8008972:	f7f7 fc9b 	bl	80002ac <__adddf3>
 8008976:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800897a:	4602      	mov	r2, r0
 800897c:	460b      	mov	r3, r1
 800897e:	4620      	mov	r0, r4
 8008980:	4629      	mov	r1, r5
 8008982:	f7f7 fc91 	bl	80002a8 <__aeabi_dsub>
 8008986:	4632      	mov	r2, r6
 8008988:	463b      	mov	r3, r7
 800898a:	f7f7 fc8f 	bl	80002ac <__adddf3>
 800898e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008992:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8008996:	ed88 7b00 	vstr	d7, [r8]
 800899a:	f109 39ff 	add.w	r9, r9, #4294967295
 800899e:	e776      	b.n	800888e <__kernel_rem_pio2+0x4f6>
 80089a0:	e9da 8900 	ldrd	r8, r9, [sl]
 80089a4:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80089a8:	4640      	mov	r0, r8
 80089aa:	4632      	mov	r2, r6
 80089ac:	463b      	mov	r3, r7
 80089ae:	4649      	mov	r1, r9
 80089b0:	f7f7 fc7c 	bl	80002ac <__adddf3>
 80089b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089b8:	4602      	mov	r2, r0
 80089ba:	460b      	mov	r3, r1
 80089bc:	4640      	mov	r0, r8
 80089be:	4649      	mov	r1, r9
 80089c0:	f7f7 fc72 	bl	80002a8 <__aeabi_dsub>
 80089c4:	4632      	mov	r2, r6
 80089c6:	463b      	mov	r3, r7
 80089c8:	f7f7 fc70 	bl	80002ac <__adddf3>
 80089cc:	ed9d 7b04 	vldr	d7, [sp, #16]
 80089d0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80089d4:	ed8a 7b00 	vstr	d7, [sl]
 80089d8:	3c01      	subs	r4, #1
 80089da:	e75e      	b.n	800889a <__kernel_rem_pio2+0x502>
 80089dc:	ab48      	add	r3, sp, #288	; 0x120
 80089de:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80089e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089e6:	f7f7 fc61 	bl	80002ac <__adddf3>
 80089ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 80089ee:	e75a      	b.n	80088a6 <__kernel_rem_pio2+0x50e>
 80089f0:	9b01      	ldr	r3, [sp, #4]
 80089f2:	9a01      	ldr	r2, [sp, #4]
 80089f4:	601d      	str	r5, [r3, #0]
 80089f6:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 80089fa:	605c      	str	r4, [r3, #4]
 80089fc:	609f      	str	r7, [r3, #8]
 80089fe:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8008a02:	60d3      	str	r3, [r2, #12]
 8008a04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a08:	6110      	str	r0, [r2, #16]
 8008a0a:	6153      	str	r3, [r2, #20]
 8008a0c:	e72e      	b.n	800886c <__kernel_rem_pio2+0x4d4>
 8008a0e:	bf00      	nop
 8008a10:	41700000 	.word	0x41700000
 8008a14:	3e700000 	.word	0x3e700000

08008a18 <__kernel_sin>:
 8008a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a1c:	ed2d 8b04 	vpush	{d8-d9}
 8008a20:	eeb0 8a41 	vmov.f32	s16, s2
 8008a24:	eef0 8a61 	vmov.f32	s17, s3
 8008a28:	ec55 4b10 	vmov	r4, r5, d0
 8008a2c:	b083      	sub	sp, #12
 8008a2e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008a32:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8008a36:	9001      	str	r0, [sp, #4]
 8008a38:	da06      	bge.n	8008a48 <__kernel_sin+0x30>
 8008a3a:	ee10 0a10 	vmov	r0, s0
 8008a3e:	4629      	mov	r1, r5
 8008a40:	f7f8 f89a 	bl	8000b78 <__aeabi_d2iz>
 8008a44:	2800      	cmp	r0, #0
 8008a46:	d051      	beq.n	8008aec <__kernel_sin+0xd4>
 8008a48:	4622      	mov	r2, r4
 8008a4a:	462b      	mov	r3, r5
 8008a4c:	4620      	mov	r0, r4
 8008a4e:	4629      	mov	r1, r5
 8008a50:	f7f7 fde2 	bl	8000618 <__aeabi_dmul>
 8008a54:	4682      	mov	sl, r0
 8008a56:	468b      	mov	fp, r1
 8008a58:	4602      	mov	r2, r0
 8008a5a:	460b      	mov	r3, r1
 8008a5c:	4620      	mov	r0, r4
 8008a5e:	4629      	mov	r1, r5
 8008a60:	f7f7 fdda 	bl	8000618 <__aeabi_dmul>
 8008a64:	a341      	add	r3, pc, #260	; (adr r3, 8008b6c <__kernel_sin+0x154>)
 8008a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a6a:	4680      	mov	r8, r0
 8008a6c:	4689      	mov	r9, r1
 8008a6e:	4650      	mov	r0, sl
 8008a70:	4659      	mov	r1, fp
 8008a72:	f7f7 fdd1 	bl	8000618 <__aeabi_dmul>
 8008a76:	a33f      	add	r3, pc, #252	; (adr r3, 8008b74 <__kernel_sin+0x15c>)
 8008a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7c:	f7f7 fc14 	bl	80002a8 <__aeabi_dsub>
 8008a80:	4652      	mov	r2, sl
 8008a82:	465b      	mov	r3, fp
 8008a84:	f7f7 fdc8 	bl	8000618 <__aeabi_dmul>
 8008a88:	a33c      	add	r3, pc, #240	; (adr r3, 8008b7c <__kernel_sin+0x164>)
 8008a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a8e:	f7f7 fc0d 	bl	80002ac <__adddf3>
 8008a92:	4652      	mov	r2, sl
 8008a94:	465b      	mov	r3, fp
 8008a96:	f7f7 fdbf 	bl	8000618 <__aeabi_dmul>
 8008a9a:	a33a      	add	r3, pc, #232	; (adr r3, 8008b84 <__kernel_sin+0x16c>)
 8008a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa0:	f7f7 fc02 	bl	80002a8 <__aeabi_dsub>
 8008aa4:	4652      	mov	r2, sl
 8008aa6:	465b      	mov	r3, fp
 8008aa8:	f7f7 fdb6 	bl	8000618 <__aeabi_dmul>
 8008aac:	a337      	add	r3, pc, #220	; (adr r3, 8008b8c <__kernel_sin+0x174>)
 8008aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab2:	f7f7 fbfb 	bl	80002ac <__adddf3>
 8008ab6:	9b01      	ldr	r3, [sp, #4]
 8008ab8:	4606      	mov	r6, r0
 8008aba:	460f      	mov	r7, r1
 8008abc:	b9eb      	cbnz	r3, 8008afa <__kernel_sin+0xe2>
 8008abe:	4602      	mov	r2, r0
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	4650      	mov	r0, sl
 8008ac4:	4659      	mov	r1, fp
 8008ac6:	f7f7 fda7 	bl	8000618 <__aeabi_dmul>
 8008aca:	a325      	add	r3, pc, #148	; (adr r3, 8008b60 <__kernel_sin+0x148>)
 8008acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad0:	f7f7 fbea 	bl	80002a8 <__aeabi_dsub>
 8008ad4:	4642      	mov	r2, r8
 8008ad6:	464b      	mov	r3, r9
 8008ad8:	f7f7 fd9e 	bl	8000618 <__aeabi_dmul>
 8008adc:	4602      	mov	r2, r0
 8008ade:	460b      	mov	r3, r1
 8008ae0:	4620      	mov	r0, r4
 8008ae2:	4629      	mov	r1, r5
 8008ae4:	f7f7 fbe2 	bl	80002ac <__adddf3>
 8008ae8:	4604      	mov	r4, r0
 8008aea:	460d      	mov	r5, r1
 8008aec:	ec45 4b10 	vmov	d0, r4, r5
 8008af0:	b003      	add	sp, #12
 8008af2:	ecbd 8b04 	vpop	{d8-d9}
 8008af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008afa:	4b1b      	ldr	r3, [pc, #108]	; (8008b68 <__kernel_sin+0x150>)
 8008afc:	ec51 0b18 	vmov	r0, r1, d8
 8008b00:	2200      	movs	r2, #0
 8008b02:	f7f7 fd89 	bl	8000618 <__aeabi_dmul>
 8008b06:	4632      	mov	r2, r6
 8008b08:	ec41 0b19 	vmov	d9, r0, r1
 8008b0c:	463b      	mov	r3, r7
 8008b0e:	4640      	mov	r0, r8
 8008b10:	4649      	mov	r1, r9
 8008b12:	f7f7 fd81 	bl	8000618 <__aeabi_dmul>
 8008b16:	4602      	mov	r2, r0
 8008b18:	460b      	mov	r3, r1
 8008b1a:	ec51 0b19 	vmov	r0, r1, d9
 8008b1e:	f7f7 fbc3 	bl	80002a8 <__aeabi_dsub>
 8008b22:	4652      	mov	r2, sl
 8008b24:	465b      	mov	r3, fp
 8008b26:	f7f7 fd77 	bl	8000618 <__aeabi_dmul>
 8008b2a:	ec53 2b18 	vmov	r2, r3, d8
 8008b2e:	f7f7 fbbb 	bl	80002a8 <__aeabi_dsub>
 8008b32:	a30b      	add	r3, pc, #44	; (adr r3, 8008b60 <__kernel_sin+0x148>)
 8008b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b38:	4606      	mov	r6, r0
 8008b3a:	460f      	mov	r7, r1
 8008b3c:	4640      	mov	r0, r8
 8008b3e:	4649      	mov	r1, r9
 8008b40:	f7f7 fd6a 	bl	8000618 <__aeabi_dmul>
 8008b44:	4602      	mov	r2, r0
 8008b46:	460b      	mov	r3, r1
 8008b48:	4630      	mov	r0, r6
 8008b4a:	4639      	mov	r1, r7
 8008b4c:	f7f7 fbae 	bl	80002ac <__adddf3>
 8008b50:	4602      	mov	r2, r0
 8008b52:	460b      	mov	r3, r1
 8008b54:	4620      	mov	r0, r4
 8008b56:	4629      	mov	r1, r5
 8008b58:	f7f7 fba6 	bl	80002a8 <__aeabi_dsub>
 8008b5c:	e7c4      	b.n	8008ae8 <__kernel_sin+0xd0>
 8008b5e:	bf00      	nop
 8008b60:	55555549 	.word	0x55555549
 8008b64:	3fc55555 	.word	0x3fc55555
 8008b68:	3fe00000 	.word	0x3fe00000
 8008b6c:	5acfd57c 	.word	0x5acfd57c
 8008b70:	3de5d93a 	.word	0x3de5d93a
 8008b74:	8a2b9ceb 	.word	0x8a2b9ceb
 8008b78:	3e5ae5e6 	.word	0x3e5ae5e6
 8008b7c:	57b1fe7d 	.word	0x57b1fe7d
 8008b80:	3ec71de3 	.word	0x3ec71de3
 8008b84:	19c161d5 	.word	0x19c161d5
 8008b88:	3f2a01a0 	.word	0x3f2a01a0
 8008b8c:	1110f8a6 	.word	0x1110f8a6
 8008b90:	3f811111 	.word	0x3f811111

08008b94 <fabs>:
 8008b94:	ec51 0b10 	vmov	r0, r1, d0
 8008b98:	ee10 2a10 	vmov	r2, s0
 8008b9c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008ba0:	ec43 2b10 	vmov	d0, r2, r3
 8008ba4:	4770      	bx	lr
	...

08008ba8 <floor>:
 8008ba8:	ec51 0b10 	vmov	r0, r1, d0
 8008bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8008bb4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8008bb8:	2e13      	cmp	r6, #19
 8008bba:	ee10 5a10 	vmov	r5, s0
 8008bbe:	ee10 8a10 	vmov	r8, s0
 8008bc2:	460c      	mov	r4, r1
 8008bc4:	dc32      	bgt.n	8008c2c <floor+0x84>
 8008bc6:	2e00      	cmp	r6, #0
 8008bc8:	da14      	bge.n	8008bf4 <floor+0x4c>
 8008bca:	a333      	add	r3, pc, #204	; (adr r3, 8008c98 <floor+0xf0>)
 8008bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd0:	f7f7 fb6c 	bl	80002ac <__adddf3>
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	f7f7 ffae 	bl	8000b38 <__aeabi_dcmpgt>
 8008bdc:	b138      	cbz	r0, 8008bee <floor+0x46>
 8008bde:	2c00      	cmp	r4, #0
 8008be0:	da57      	bge.n	8008c92 <floor+0xea>
 8008be2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8008be6:	431d      	orrs	r5, r3
 8008be8:	d001      	beq.n	8008bee <floor+0x46>
 8008bea:	4c2d      	ldr	r4, [pc, #180]	; (8008ca0 <floor+0xf8>)
 8008bec:	2500      	movs	r5, #0
 8008bee:	4621      	mov	r1, r4
 8008bf0:	4628      	mov	r0, r5
 8008bf2:	e025      	b.n	8008c40 <floor+0x98>
 8008bf4:	4f2b      	ldr	r7, [pc, #172]	; (8008ca4 <floor+0xfc>)
 8008bf6:	4137      	asrs	r7, r6
 8008bf8:	ea01 0307 	and.w	r3, r1, r7
 8008bfc:	4303      	orrs	r3, r0
 8008bfe:	d01f      	beq.n	8008c40 <floor+0x98>
 8008c00:	a325      	add	r3, pc, #148	; (adr r3, 8008c98 <floor+0xf0>)
 8008c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c06:	f7f7 fb51 	bl	80002ac <__adddf3>
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	f7f7 ff93 	bl	8000b38 <__aeabi_dcmpgt>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	d0eb      	beq.n	8008bee <floor+0x46>
 8008c16:	2c00      	cmp	r4, #0
 8008c18:	bfbe      	ittt	lt
 8008c1a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008c1e:	fa43 f606 	asrlt.w	r6, r3, r6
 8008c22:	19a4      	addlt	r4, r4, r6
 8008c24:	ea24 0407 	bic.w	r4, r4, r7
 8008c28:	2500      	movs	r5, #0
 8008c2a:	e7e0      	b.n	8008bee <floor+0x46>
 8008c2c:	2e33      	cmp	r6, #51	; 0x33
 8008c2e:	dd0b      	ble.n	8008c48 <floor+0xa0>
 8008c30:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008c34:	d104      	bne.n	8008c40 <floor+0x98>
 8008c36:	ee10 2a10 	vmov	r2, s0
 8008c3a:	460b      	mov	r3, r1
 8008c3c:	f7f7 fb36 	bl	80002ac <__adddf3>
 8008c40:	ec41 0b10 	vmov	d0, r0, r1
 8008c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c48:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8008c50:	fa23 f707 	lsr.w	r7, r3, r7
 8008c54:	4207      	tst	r7, r0
 8008c56:	d0f3      	beq.n	8008c40 <floor+0x98>
 8008c58:	a30f      	add	r3, pc, #60	; (adr r3, 8008c98 <floor+0xf0>)
 8008c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5e:	f7f7 fb25 	bl	80002ac <__adddf3>
 8008c62:	2200      	movs	r2, #0
 8008c64:	2300      	movs	r3, #0
 8008c66:	f7f7 ff67 	bl	8000b38 <__aeabi_dcmpgt>
 8008c6a:	2800      	cmp	r0, #0
 8008c6c:	d0bf      	beq.n	8008bee <floor+0x46>
 8008c6e:	2c00      	cmp	r4, #0
 8008c70:	da02      	bge.n	8008c78 <floor+0xd0>
 8008c72:	2e14      	cmp	r6, #20
 8008c74:	d103      	bne.n	8008c7e <floor+0xd6>
 8008c76:	3401      	adds	r4, #1
 8008c78:	ea25 0507 	bic.w	r5, r5, r7
 8008c7c:	e7b7      	b.n	8008bee <floor+0x46>
 8008c7e:	2301      	movs	r3, #1
 8008c80:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008c84:	fa03 f606 	lsl.w	r6, r3, r6
 8008c88:	4435      	add	r5, r6
 8008c8a:	4545      	cmp	r5, r8
 8008c8c:	bf38      	it	cc
 8008c8e:	18e4      	addcc	r4, r4, r3
 8008c90:	e7f2      	b.n	8008c78 <floor+0xd0>
 8008c92:	2500      	movs	r5, #0
 8008c94:	462c      	mov	r4, r5
 8008c96:	e7aa      	b.n	8008bee <floor+0x46>
 8008c98:	8800759c 	.word	0x8800759c
 8008c9c:	7e37e43c 	.word	0x7e37e43c
 8008ca0:	bff00000 	.word	0xbff00000
 8008ca4:	000fffff 	.word	0x000fffff

08008ca8 <scalbn>:
 8008ca8:	b570      	push	{r4, r5, r6, lr}
 8008caa:	ec55 4b10 	vmov	r4, r5, d0
 8008cae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008cb2:	4606      	mov	r6, r0
 8008cb4:	462b      	mov	r3, r5
 8008cb6:	b99a      	cbnz	r2, 8008ce0 <scalbn+0x38>
 8008cb8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008cbc:	4323      	orrs	r3, r4
 8008cbe:	d036      	beq.n	8008d2e <scalbn+0x86>
 8008cc0:	4b39      	ldr	r3, [pc, #228]	; (8008da8 <scalbn+0x100>)
 8008cc2:	4629      	mov	r1, r5
 8008cc4:	ee10 0a10 	vmov	r0, s0
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f7f7 fca5 	bl	8000618 <__aeabi_dmul>
 8008cce:	4b37      	ldr	r3, [pc, #220]	; (8008dac <scalbn+0x104>)
 8008cd0:	429e      	cmp	r6, r3
 8008cd2:	4604      	mov	r4, r0
 8008cd4:	460d      	mov	r5, r1
 8008cd6:	da10      	bge.n	8008cfa <scalbn+0x52>
 8008cd8:	a32b      	add	r3, pc, #172	; (adr r3, 8008d88 <scalbn+0xe0>)
 8008cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cde:	e03a      	b.n	8008d56 <scalbn+0xae>
 8008ce0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008ce4:	428a      	cmp	r2, r1
 8008ce6:	d10c      	bne.n	8008d02 <scalbn+0x5a>
 8008ce8:	ee10 2a10 	vmov	r2, s0
 8008cec:	4620      	mov	r0, r4
 8008cee:	4629      	mov	r1, r5
 8008cf0:	f7f7 fadc 	bl	80002ac <__adddf3>
 8008cf4:	4604      	mov	r4, r0
 8008cf6:	460d      	mov	r5, r1
 8008cf8:	e019      	b.n	8008d2e <scalbn+0x86>
 8008cfa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008cfe:	460b      	mov	r3, r1
 8008d00:	3a36      	subs	r2, #54	; 0x36
 8008d02:	4432      	add	r2, r6
 8008d04:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008d08:	428a      	cmp	r2, r1
 8008d0a:	dd08      	ble.n	8008d1e <scalbn+0x76>
 8008d0c:	2d00      	cmp	r5, #0
 8008d0e:	a120      	add	r1, pc, #128	; (adr r1, 8008d90 <scalbn+0xe8>)
 8008d10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d14:	da1c      	bge.n	8008d50 <scalbn+0xa8>
 8008d16:	a120      	add	r1, pc, #128	; (adr r1, 8008d98 <scalbn+0xf0>)
 8008d18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d1c:	e018      	b.n	8008d50 <scalbn+0xa8>
 8008d1e:	2a00      	cmp	r2, #0
 8008d20:	dd08      	ble.n	8008d34 <scalbn+0x8c>
 8008d22:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008d26:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008d2a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008d2e:	ec45 4b10 	vmov	d0, r4, r5
 8008d32:	bd70      	pop	{r4, r5, r6, pc}
 8008d34:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008d38:	da19      	bge.n	8008d6e <scalbn+0xc6>
 8008d3a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008d3e:	429e      	cmp	r6, r3
 8008d40:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008d44:	dd0a      	ble.n	8008d5c <scalbn+0xb4>
 8008d46:	a112      	add	r1, pc, #72	; (adr r1, 8008d90 <scalbn+0xe8>)
 8008d48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d1e2      	bne.n	8008d16 <scalbn+0x6e>
 8008d50:	a30f      	add	r3, pc, #60	; (adr r3, 8008d90 <scalbn+0xe8>)
 8008d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d56:	f7f7 fc5f 	bl	8000618 <__aeabi_dmul>
 8008d5a:	e7cb      	b.n	8008cf4 <scalbn+0x4c>
 8008d5c:	a10a      	add	r1, pc, #40	; (adr r1, 8008d88 <scalbn+0xe0>)
 8008d5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d0b8      	beq.n	8008cd8 <scalbn+0x30>
 8008d66:	a10e      	add	r1, pc, #56	; (adr r1, 8008da0 <scalbn+0xf8>)
 8008d68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d6c:	e7b4      	b.n	8008cd8 <scalbn+0x30>
 8008d6e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008d72:	3236      	adds	r2, #54	; 0x36
 8008d74:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008d78:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008d7c:	4620      	mov	r0, r4
 8008d7e:	4b0c      	ldr	r3, [pc, #48]	; (8008db0 <scalbn+0x108>)
 8008d80:	2200      	movs	r2, #0
 8008d82:	e7e8      	b.n	8008d56 <scalbn+0xae>
 8008d84:	f3af 8000 	nop.w
 8008d88:	c2f8f359 	.word	0xc2f8f359
 8008d8c:	01a56e1f 	.word	0x01a56e1f
 8008d90:	8800759c 	.word	0x8800759c
 8008d94:	7e37e43c 	.word	0x7e37e43c
 8008d98:	8800759c 	.word	0x8800759c
 8008d9c:	fe37e43c 	.word	0xfe37e43c
 8008da0:	c2f8f359 	.word	0xc2f8f359
 8008da4:	81a56e1f 	.word	0x81a56e1f
 8008da8:	43500000 	.word	0x43500000
 8008dac:	ffff3cb0 	.word	0xffff3cb0
 8008db0:	3c900000 	.word	0x3c900000

08008db4 <_init>:
 8008db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008db6:	bf00      	nop
 8008db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dba:	bc08      	pop	{r3}
 8008dbc:	469e      	mov	lr, r3
 8008dbe:	4770      	bx	lr

08008dc0 <_fini>:
 8008dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dc2:	bf00      	nop
 8008dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dc6:	bc08      	pop	{r3}
 8008dc8:	469e      	mov	lr, r3
 8008dca:	4770      	bx	lr
