#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 20 00:36:18 2021
# Process ID: 9484
# Current directory: F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2256 F:\Pobrane\fast_invrse_square_root_kb\fast_inverse_square_root\fast_inverse_square_root.xpr
# Log file: F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/vivado.log
# Journal file: F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Kinga/Desktop/fast_invrse_square_root/fast_inverse_square_root' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 670.289 ; gain = 110.586
update_compile_order -fileset sources_1
set_property top float_to_fixed [current_fileset]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float2fixed.v]
set_property top float2fixed_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top float2fixed [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float2fixed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float2fixed_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float2fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float2fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float2fixed_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float2fixed_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float2fixed_tb.sv:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float2fixed_tb_behav xil_defaultlib.float2fixed_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'float_in' [F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float2fixed_tb.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float2fixed
Compiling module xil_defaultlib.float2fixed_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float2fixed_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim/xsim.dir/float2fixed_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 20 00:50:57 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 690.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float2fixed_tb_behav -key {Behavioral:sim_1:Functional:float2fixed_tb} -tclbatch {float2fixed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float2fixed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float2fixed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 713.195 ; gain = 22.938
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float2fixed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float2fixed_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float2fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float2fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float2fixed_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float2fixed_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float2fixed_tb.sv:97]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float2fixed_tb_behav xil_defaultlib.float2fixed_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'float_in' [F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float2fixed_tb.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float2fixed
Compiling module xil_defaultlib.float2fixed_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float2fixed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float2fixed_tb_behav -key {Behavioral:sim_1:Functional:float2fixed_tb} -tclbatch {float2fixed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float2fixed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float2fixed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 729.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float2fixed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float2fixed_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float2fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float2fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float2fixed_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float2fixed_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float2fixed_tb.sv:97]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float2fixed_tb_behav xil_defaultlib.float2fixed_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'fixed_out' [F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float2fixed_tb.sv:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float2fixed
Compiling module xil_defaultlib.float2fixed_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float2fixed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float2fixed_tb_behav -key {Behavioral:sim_1:Functional:float2fixed_tb} -tclbatch {float2fixed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float2fixed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float2fixed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 733.812 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'float2fixed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj float2fixed_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sources_1/new/float2fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float2fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float2fixed_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float2fixed_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 23 bits [F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.srcs/sim_1/new/float2fixed_tb.sv:97]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 602701e1efd54f558625245de818fdc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot float2fixed_tb_behav xil_defaultlib.float2fixed_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float2fixed
Compiling module xil_defaultlib.float2fixed_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float2fixed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Pobrane/fast_invrse_square_root_kb/fast_inverse_square_root/fast_inverse_square_root.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float2fixed_tb_behav -key {Behavioral:sim_1:Functional:float2fixed_tb} -tclbatch {float2fixed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source float2fixed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float2fixed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 733.812 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 20 02:07:52 2021...
